TimeQuest Timing Analyzer report for SoC_Brain
Thu Jul 26 01:52:32 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clk_llc'
 13. Slow 1200mV 100C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 100C Model Setup: 'clk_div[1]'
 15. Slow 1200mV 100C Model Setup: 'vadr[14]'
 16. Slow 1200mV 100C Model Setup: 'clk_llc2'
 17. Slow 1200mV 100C Model Setup: 'href'
 18. Slow 1200mV 100C Model Setup: 'odd'
 19. Slow 1200mV 100C Model Hold: 'clk_llc'
 20. Slow 1200mV 100C Model Hold: 'clk_div[1]'
 21. Slow 1200mV 100C Model Hold: 'clk_llc2'
 22. Slow 1200mV 100C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 100C Model Hold: 'vadr[14]'
 24. Slow 1200mV 100C Model Hold: 'href'
 25. Slow 1200mV 100C Model Hold: 'odd'
 26. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc2'
 27. Slow 1200mV 100C Model Minimum Pulse Width: 'href'
 28. Slow 1200mV 100C Model Minimum Pulse Width: 'odd'
 29. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_div[1]'
 30. Slow 1200mV 100C Model Minimum Pulse Width: 'vadr[14]'
 31. Slow 1200mV 100C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. MTBF Summary
 40. Synchronizer Summary
 41. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
172. Slow 1200mV -40C Model Fmax Summary
173. Slow 1200mV -40C Model Setup Summary
174. Slow 1200mV -40C Model Hold Summary
175. Slow 1200mV -40C Model Recovery Summary
176. Slow 1200mV -40C Model Removal Summary
177. Slow 1200mV -40C Model Minimum Pulse Width Summary
178. Slow 1200mV -40C Model Setup: 'clk_llc'
179. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
180. Slow 1200mV -40C Model Setup: 'clk_div[1]'
181. Slow 1200mV -40C Model Setup: 'vadr[14]'
182. Slow 1200mV -40C Model Setup: 'clk_llc2'
183. Slow 1200mV -40C Model Setup: 'href'
184. Slow 1200mV -40C Model Setup: 'odd'
185. Slow 1200mV -40C Model Hold: 'clk_llc'
186. Slow 1200mV -40C Model Hold: 'clk_div[1]'
187. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
188. Slow 1200mV -40C Model Hold: 'clk_llc2'
189. Slow 1200mV -40C Model Hold: 'vadr[14]'
190. Slow 1200mV -40C Model Hold: 'href'
191. Slow 1200mV -40C Model Hold: 'odd'
192. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'
193. Slow 1200mV -40C Model Minimum Pulse Width: 'href'
194. Slow 1200mV -40C Model Minimum Pulse Width: 'odd'
195. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'
196. Slow 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'
197. Slow 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
198. Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc'
199. Setup Times
200. Hold Times
201. Clock to Output Times
202. Minimum Clock to Output Times
203. Propagation Delay
204. Minimum Propagation Delay
205. MTBF Summary
206. Synchronizer Summary
207. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
208. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
209. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
210. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
211. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
212. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
213. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
214. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
215. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
216. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
217. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
218. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
219. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
220. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
221. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
222. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
223. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
242. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
243. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
244. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
245. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
246. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
247. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
248. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
249. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
250. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
251. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
252. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
253. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
254. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
255. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
256. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
257. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
258. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
259. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
260. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
261. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
262. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
263. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
264. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
265. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
266. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
267. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
268. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
269. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
270. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
271. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
272. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
273. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
274. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
275. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
276. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
277. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
278. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
279. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
280. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
281. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
282. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
283. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
284. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
285. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
286. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
287. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
288. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
289. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
290. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
291. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
292. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
293. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
294. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
295. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
296. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
297. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
298. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
299. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
300. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
301. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
302. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
303. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
304. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
305. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
306. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
307. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
308. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
309. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
310. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
311. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
312. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
313. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
314. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
315. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
316. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
317. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
318. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
319. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
320. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
321. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
322. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
323. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
324. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
325. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
326. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
327. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
328. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
329. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
330. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
331. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
332. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
333. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
334. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
335. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
336. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
337. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
338. Fast 1200mV -40C Model Setup Summary
339. Fast 1200mV -40C Model Hold Summary
340. Fast 1200mV -40C Model Recovery Summary
341. Fast 1200mV -40C Model Removal Summary
342. Fast 1200mV -40C Model Minimum Pulse Width Summary
343. Fast 1200mV -40C Model Setup: 'clk_llc'
344. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
345. Fast 1200mV -40C Model Setup: 'clk_div[1]'
346. Fast 1200mV -40C Model Setup: 'vadr[14]'
347. Fast 1200mV -40C Model Setup: 'clk_llc2'
348. Fast 1200mV -40C Model Setup: 'href'
349. Fast 1200mV -40C Model Setup: 'odd'
350. Fast 1200mV -40C Model Hold: 'clk_llc'
351. Fast 1200mV -40C Model Hold: 'clk_div[1]'
352. Fast 1200mV -40C Model Hold: 'clk_llc2'
353. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
354. Fast 1200mV -40C Model Hold: 'vadr[14]'
355. Fast 1200mV -40C Model Hold: 'href'
356. Fast 1200mV -40C Model Hold: 'odd'
357. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'
358. Fast 1200mV -40C Model Minimum Pulse Width: 'href'
359. Fast 1200mV -40C Model Minimum Pulse Width: 'odd'
360. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'
361. Fast 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'
362. Fast 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
363. Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc'
364. Setup Times
365. Hold Times
366. Clock to Output Times
367. Minimum Clock to Output Times
368. Propagation Delay
369. Minimum Propagation Delay
370. MTBF Summary
371. Synchronizer Summary
372. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
373. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
374. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
375. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
376. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
377. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
378. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
379. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
380. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
381. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
382. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
383. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
384. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
385. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
386. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
387. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
388. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
389. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
390. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
391. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
392. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
393. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
394. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
395. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
396. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
397. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
398. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
399. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
400. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
401. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
402. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
403. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
404. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
405. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
406. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
407. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
408. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
409. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
410. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
411. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
412. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
413. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
414. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
415. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
416. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
417. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
418. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
419. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
420. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
421. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
422. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
423. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
424. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
425. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
426. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
427. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
428. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
429. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
430. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
431. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
432. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
433. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
434. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
435. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
436. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
437. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
438. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
439. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
440. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
441. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
442. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
443. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
444. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
445. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
446. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
447. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
448. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
449. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
450. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
451. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
452. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
453. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
454. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
455. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
456. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
457. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
458. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
459. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
460. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
461. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
462. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
463. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
464. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
465. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
466. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
467. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
468. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
469. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
470. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
471. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
472. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
473. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
474. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
475. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
476. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
477. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
478. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
479. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
480. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
481. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
482. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
483. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
484. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
485. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
486. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
487. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
488. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
489. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
490. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
491. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
492. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
493. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
494. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
495. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
496. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
497. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
498. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
499. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
500. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
501. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
502. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
503. Multicorner Timing Analysis Summary
504. Setup Times
505. Hold Times
506. Clock to Output Times
507. Minimum Clock to Output Times
508. Propagation Delay
509. Minimum Propagation Delay
510. Board Trace Model Assignments
511. Input Transition Times
512. Signal Integrity Metrics (Slow 1200mv n40c Model)
513. Signal Integrity Metrics (Slow 1200mv 100c Model)
514. Signal Integrity Metrics (Fast 1200mv n40c Model)
515. Setup Transfers
516. Hold Transfers
517. Report TCCS
518. Report RSKM
519. Unconstrained Paths
520. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; SoC_Brain                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE75U19I7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.91        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  79.4%      ;
;     Processor 3            ;  11.8%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+
; clk_div[1]                                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_div[1] }                                           ;
; clk_llc                                              ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_llc }                                              ;
; clk_llc2                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { clk_llc2 }                                             ;
; href                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { href }                                                 ;
; odd                                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { odd }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 27        ; 100         ;       ;        ;           ;            ; false    ; clk_llc ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; vadr[14]                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { vadr[14] }                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 4.76 MHz    ; 4.76 MHz        ; clk_llc                                              ;                                                               ;
; 109.4 MHz   ; 109.4 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 137.29 MHz  ; 137.29 MHz      ; clk_div[1]                                           ;                                                               ;
; 543.77 MHz  ; 437.64 MHz      ; vadr[14]                                             ; limit due to minimum period restriction (tmin)                ;
; 804.51 MHz  ; 250.0 MHz       ; clk_llc2                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1254.71 MHz ; 250.0 MHz       ; href                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1254.71 MHz ; 250.0 MHz       ; odd                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                            ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; clk_llc                                              ; -173.110 ; -2166.535     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -35.380  ; -12604.120    ;
; clk_div[1]                                           ; -6.284   ; -387.957      ;
; vadr[14]                                             ; -0.839   ; -3.150        ;
; clk_llc2                                             ; -0.243   ; -0.243        ;
; href                                                 ; 0.203    ; 0.000         ;
; odd                                                  ; 0.203    ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.641 ; -16.876       ;
; clk_div[1]                                           ; -1.276 ; -9.495        ;
; clk_llc2                                             ; -0.196 ; -0.196        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.010  ; 0.000         ;
; vadr[14]                                             ; 0.415  ; 0.000         ;
; href                                                 ; 0.449  ; 0.000         ;
; odd                                                  ; 0.449  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.570        ;
; href                                                 ; -3.000 ; -4.285        ;
; odd                                                  ; -3.000 ; -4.285        ;
; clk_div[1]                                           ; -2.710 ; -179.050      ;
; vadr[14]                                             ; -1.285 ; -7.710        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.702  ; 0.000         ;
; clk_llc                                              ; 18.260 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_llc'                                                                 ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -173.110 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 210.003    ;
; -173.082 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.975    ;
; -173.014 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.908    ;
; -172.930 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.823    ;
; -172.902 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.795    ;
; -172.901 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.794    ;
; -172.889 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.782    ;
; -172.873 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.766    ;
; -172.861 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.754    ;
; -172.834 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.728    ;
; -172.805 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.699    ;
; -172.793 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.687    ;
; -172.766 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.659    ;
; -172.738 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.631    ;
; -172.687 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.581    ;
; -172.670 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.564    ;
; -172.575 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.468    ;
; -172.547 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.440    ;
; -172.525 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.835    ;
; -172.507 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.401    ;
; -172.479 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.373    ;
; -172.478 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.372    ;
; -172.466 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.360    ;
; -172.414 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.307    ;
; -172.386 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 209.279    ;
; -172.385 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 209.722    ;
; -172.345 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.655    ;
; -172.343 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.237    ;
; -172.318 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.212    ;
; -172.316 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.626    ;
; -172.304 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.614    ;
; -172.251 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.561    ;
; -172.205 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 209.542    ;
; -172.181 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.491    ;
; -172.176 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 209.513    ;
; -172.164 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 209.501    ;
; -172.152 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 209.046    ;
; -172.071 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.381    ;
; -172.042 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.352    ;
; -172.041 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 209.378    ;
; -172.030 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.340    ;
; -172.015 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 208.908    ;
; -171.991 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 208.885    ;
; -171.990 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.300    ;
; -171.987 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 208.880    ;
; -171.919 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 208.813    ;
; -171.907 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.217    ;
; -171.874 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 208.767    ;
; -171.850 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 209.187    ;
; -171.846 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.142     ; 208.739    ;
; -171.829 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.139    ;
; -171.778 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 208.672    ;
; -171.716 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 209.026    ;
; -171.689 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 209.026    ;
; -171.645 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.955    ;
; -171.592 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 208.486    ;
; -171.555 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.865    ;
; -171.465 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.775    ;
; -171.451 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.141     ; 208.345    ;
; -171.436 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.746    ;
; -171.430 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.740    ;
; -171.424 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.734    ;
; -171.301 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.611    ;
; -171.290 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 208.627    ;
; -171.289 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.599    ;
; -171.156 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.466    ;
; -171.149 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 208.486    ;
; -171.110 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.420    ;
; -171.015 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.325    ;
; -170.949 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 208.259    ;
; -170.550 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 207.860    ;
; -170.409 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.275      ; 207.719    ;
; -129.090 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 166.040    ;
; -129.062 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 166.012    ;
; -128.994 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 165.945    ;
; -128.873 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 165.823    ;
; -128.870 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 165.820    ;
; -128.845 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 165.795    ;
; -128.842 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 165.792    ;
; -128.839 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 165.789    ;
; -128.811 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 165.761    ;
; -128.777 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 165.728    ;
; -128.774 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 165.725    ;
; -128.773 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 165.723    ;
; -128.745 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 165.695    ;
; -128.743 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 165.694    ;
; -128.677 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 165.628    ;
; -128.667 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 165.618    ;
; -128.505 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.332      ; 165.872    ;
; -128.450 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 165.401    ;
; -128.447 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 165.398    ;
; -128.416 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 165.367    ;
; -128.365 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.359      ; 165.759    ;
; -128.350 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.084     ; 165.301    ;
; -128.288 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.332      ; 165.655    ;
; -128.285 ; H_DIFF[3]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.332      ; 165.652    ;
; -128.254 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.332      ; 165.621    ;
; -128.231 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.332      ; 165.598    ;
; -128.215 ; H_DIFF[4]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.085     ; 165.165    ;
; -128.188 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.332      ; 165.555    ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -35.380 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 31.495     ;
; -35.284 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 31.390     ;
; -35.262 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 31.377     ;
; -35.247 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 31.362     ;
; -35.191 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 31.294     ;
; -35.181 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.855     ; 31.316     ;
; -35.166 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 31.272     ;
; -35.151 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 31.257     ;
; -35.144 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 31.259     ;
; -35.088 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.908     ; 31.170     ;
; -35.073 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 31.176     ;
; -35.063 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.855     ; 31.198     ;
; -35.058 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 31.161     ;
; -35.054 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.895     ; 31.149     ;
; -35.054 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.897     ; 31.147     ;
; -35.048 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 31.154     ;
; -35.048 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.855     ; 31.183     ;
; -35.042 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 31.141     ;
; -35.031 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 31.130     ;
; -35.024 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.893     ; 31.121     ;
; -34.986 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 31.089     ;
; -34.976 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 31.091     ;
; -34.970 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.908     ; 31.052     ;
; -34.960 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.880     ; 31.070     ;
; -34.955 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 31.058     ;
; -34.955 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.908     ; 31.037     ;
; -34.945 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.855     ; 31.080     ;
; -34.936 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.895     ; 31.031     ;
; -34.936 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.897     ; 31.029     ;
; -34.924 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.915     ; 30.999     ;
; -34.924 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 31.023     ;
; -34.921 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.895     ; 31.016     ;
; -34.921 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.897     ; 31.014     ;
; -34.916 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 31.030     ;
; -34.913 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 31.012     ;
; -34.909 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 31.008     ;
; -34.906 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.893     ; 31.003     ;
; -34.898 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 30.997     ;
; -34.891 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.893     ; 30.988     ;
; -34.890 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 31.005     ;
; -34.875 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.890     ; 30.975     ;
; -34.868 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 30.971     ;
; -34.858 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 30.973     ;
; -34.853 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 30.956     ;
; -34.852 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.908     ; 30.934     ;
; -34.843 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 30.958     ;
; -34.842 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.880     ; 30.952     ;
; -34.834 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.867     ; 30.957     ;
; -34.832 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.922     ; 30.900     ;
; -34.827 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.880     ; 30.937     ;
; -34.822 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.915     ; 30.897     ;
; -34.818 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.895     ; 30.913     ;
; -34.818 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.897     ; 30.911     ;
; -34.806 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.866     ; 30.930     ;
; -34.806 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 30.905     ;
; -34.806 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.915     ; 30.881     ;
; -34.798 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 30.913     ;
; -34.798 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 30.912     ;
; -34.795 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 30.894     ;
; -34.794 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 30.900     ;
; -34.791 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.915     ; 30.866     ;
; -34.788 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.893     ; 30.885     ;
; -34.783 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 30.897     ;
; -34.757 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.890     ; 30.857     ;
; -34.750 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 30.853     ;
; -34.742 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.890     ; 30.842     ;
; -34.740 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 30.855     ;
; -34.724 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.880     ; 30.834     ;
; -34.716 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.867     ; 30.839     ;
; -34.714 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.922     ; 30.782     ;
; -34.704 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.915     ; 30.779     ;
; -34.702 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.884     ; 30.808     ;
; -34.701 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 30.804     ;
; -34.701 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.867     ; 30.824     ;
; -34.699 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.922     ; 30.767     ;
; -34.691 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.855     ; 30.826     ;
; -34.689 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.915     ; 30.764     ;
; -34.688 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.915     ; 30.763     ;
; -34.688 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.866     ; 30.812     ;
; -34.680 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.876     ; 30.794     ;
; -34.673 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.866     ; 30.797     ;
; -34.639 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.890     ; 30.739     ;
; -34.609 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 30.712     ;
; -34.599 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.855     ; 30.734     ;
; -34.598 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.908     ; 30.680     ;
; -34.598 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.867     ; 30.721     ;
; -34.596 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.922     ; 30.664     ;
; -34.586 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.915     ; 30.661     ;
; -34.575 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.904     ; 30.661     ;
; -34.570 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.866     ; 30.694     ;
; -34.564 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.895     ; 30.659     ;
; -34.564 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.897     ; 30.657     ;
; -34.552 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 30.651     ;
; -34.541 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.891     ; 30.640     ;
; -34.534 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.893     ; 30.631     ;
; -34.533 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.895     ; 30.628     ;
; -34.506 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.908     ; 30.588     ;
; -34.504 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.893     ; 30.601     ;
; -34.496 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.887     ; 30.599     ;
; -34.486 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.875     ; 30.601     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_div[1]'                                                                                                                                                             ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.284 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.219      ; 7.542      ;
; -6.276 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.210      ; 7.525      ;
; -6.266 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.201      ; 7.506      ;
; -6.262 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.493      ;
; -6.236 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.461      ;
; -6.215 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.219      ; 7.473      ;
; -6.208 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.426      ;
; -6.196 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.197      ; 7.432      ;
; -6.196 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.219      ; 7.454      ;
; -6.195 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 7.428      ;
; -6.195 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.216      ; 7.450      ;
; -6.193 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.424      ;
; -6.185 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.220      ; 7.444      ;
; -6.182 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.213      ; 7.434      ;
; -6.174 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.405      ;
; -6.173 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.210      ; 7.422      ;
; -6.169 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.407      ;
; -6.169 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.219      ; 7.427      ;
; -6.168 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.421      ;
; -6.167 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.392      ;
; -6.163 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.201      ; 7.403      ;
; -6.163 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.193      ; 7.395      ;
; -6.161 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.210      ; 7.410      ;
; -6.160 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 7.379      ;
; -6.156 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.216      ; 7.411      ;
; -6.151 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.201      ; 7.391      ;
; -6.147 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.378      ;
; -6.145 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.211      ; 7.395      ;
; -6.139 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.364      ;
; -6.139 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.357      ;
; -6.135 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.210      ; 7.384      ;
; -6.135 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.202      ; 7.376      ;
; -6.129 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.200      ; 7.368      ;
; -6.125 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.201      ; 7.365      ;
; -6.121 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.346      ;
; -6.120 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.345      ;
; -6.120 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.338      ;
; -6.112 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.350      ;
; -6.110 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 7.331      ;
; -6.109 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.187      ; 7.335      ;
; -6.109 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 7.328      ;
; -6.103 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.217      ; 7.359      ;
; -6.102 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 7.323      ;
; -6.101 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 7.320      ;
; -6.098 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.216      ; 7.353      ;
; -6.093 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 7.311      ;
; -6.093 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.197      ; 7.329      ;
; -6.093 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.331      ;
; -6.092 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 7.325      ;
; -6.087 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.216      ; 7.342      ;
; -6.085 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.213      ; 7.337      ;
; -6.083 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 7.304      ;
; -6.082 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.200      ; 7.321      ;
; -6.082 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 7.301      ;
; -6.081 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.197      ; 7.317      ;
; -6.080 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 7.313      ;
; -6.080 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.216      ; 7.335      ;
; -6.079 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.216      ; 7.334      ;
; -6.072 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 7.294      ;
; -6.071 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.324      ;
; -6.071 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.181      ; 7.291      ;
; -6.070 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.295      ;
; -6.068 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.217      ; 7.324      ;
; -6.068 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.216      ; 7.323      ;
; -6.067 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.213      ; 7.319      ;
; -6.066 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.213      ; 7.318      ;
; -6.065 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.164      ; 7.268      ;
; -6.065 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.198      ; 7.302      ;
; -6.064 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.219      ; 7.322      ;
; -6.064 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.195      ; 7.298      ;
; -6.061 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.181      ; 7.281      ;
; -6.057 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.217      ; 7.313      ;
; -6.055 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.197      ; 7.291      ;
; -6.055 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.308      ;
; -6.054 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.194      ; 7.287      ;
; -6.054 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.199      ; 7.292      ;
; -6.053 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.306      ;
; -6.052 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.169      ; 7.260      ;
; -6.052 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.277      ;
; -6.052 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.214      ; 7.305      ;
; -6.051 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.207      ; 7.297      ;
; -6.051 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.186      ; 7.276      ;
; -6.048 ; vadr_B[6] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.219      ; 7.306      ;
; -6.045 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 7.264      ;
; -6.044 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.209      ; 7.292      ;
; -6.042 ; vadr_B[2] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.273      ;
; -6.041 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.216      ; 7.296      ;
; -6.041 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.215      ; 7.295      ;
; -6.040 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.187      ; 7.266      ;
; -6.034 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.210      ; 7.283      ;
; -6.033 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.169      ; 7.241      ;
; -6.030 ; vadr_B[5] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.219      ; 7.288      ;
; -6.027 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.164      ; 7.230      ;
; -6.026 ; vadr_B[6] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.192      ; 7.257      ;
; -6.026 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.200      ; 7.265      ;
; -6.024 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.201      ; 7.264      ;
; -6.022 ; vadr_B[5] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.210      ; 7.271      ;
; -6.022 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.170      ; 7.231      ;
; -6.020 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.207      ; 7.266      ;
; -6.014 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.200      ; 7.253      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'vadr[14]'                                                                   ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.839 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.760      ;
; -0.831 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.752      ;
; -0.828 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.749      ;
; -0.812 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.733      ;
; -0.740 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.661      ;
; -0.736 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.657      ;
; -0.705 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.626      ;
; -0.697 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.618      ;
; -0.697 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.618      ;
; -0.552 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.333      ; 1.883      ;
; -0.464 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.333      ; 1.795      ;
; -0.460 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.333      ; 1.791      ;
; -0.416 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.333      ; 1.747      ;
; -0.328 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.333      ; 1.659      ;
; -0.256 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.095     ; 1.159      ;
; -0.226 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.147      ;
; -0.224 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.145      ;
; -0.221 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.142      ;
; -0.199 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.120      ;
; -0.197 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 1.118      ;
; 0.149  ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.077     ; 0.772      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk_llc2'                                                               ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.243 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.079     ; 1.162      ;
; 0.091  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 2.828      ; 3.457      ;
; 0.147  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.079     ; 0.772      ;
; 0.658  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 2.828      ; 3.390      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.203 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.203 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.043     ; 0.772      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.641 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.958      ; 1.662      ;
; -1.561 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.960      ; 1.744      ;
; -0.979 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.960      ; 2.326      ;
; -0.922 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.960      ; 2.383      ;
; -0.900 ; RAM_CLEAN_2:RAM_inst_M|result[6] ; vdata_B[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 3.001      ; 2.446      ;
; -0.893 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.960      ; 2.412      ;
; -0.839 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.997      ; 2.503      ;
; -0.819 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 3.001      ; 2.527      ;
; -0.797 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.960      ; 2.508      ;
; -0.782 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.958      ; 2.521      ;
; -0.780 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.958      ; 2.523      ;
; -0.778 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.958      ; 2.525      ;
; -0.774 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.984      ; 2.555      ;
; -0.746 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 3.001      ; 2.600      ;
; -0.742 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.952      ; 2.555      ;
; -0.742 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.952      ; 2.555      ;
; -0.741 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.952      ; 2.556      ;
; -0.724 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.952      ; 2.573      ;
; -0.724 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.952      ; 2.573      ;
; -0.669 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.653      ;
; -0.656 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.666      ;
; -0.652 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.670      ;
; -0.650 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.960      ; 2.655      ;
; -0.635 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.687      ;
; -0.632 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.690      ;
; -0.621 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.960      ; 2.684      ;
; -0.599 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.960      ; 2.706      ;
; -0.595 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.958      ; 2.708      ;
; -0.581 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.741      ;
; -0.537 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.785      ;
; -0.533 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.916      ; 2.831      ;
; -0.470 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.960      ; 2.835      ;
; -0.465 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.857      ;
; -0.443 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.916      ; 2.921      ;
; -0.414 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.555      ; 2.486      ;
; -0.369 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.584      ; 2.560      ;
; -0.369 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.953      ;
; -0.365 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.977      ; 2.957      ;
; 0.301  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.916      ; 3.433      ;
; 0.327  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.916      ; 3.459      ;
; 0.409  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.674      ;
; 0.413  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.678      ;
; 0.496  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.913      ; 3.625      ;
; 0.497  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.913      ; 3.626      ;
; 0.520  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.913      ; 3.649      ;
; 0.521  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.913      ; 3.650      ;
; 0.630  ; Cb_Data1[5]                      ; C_int[9]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.895      ;
; 0.642  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.907      ;
; 0.643  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.908      ;
; 0.645  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.910      ;
; 0.645  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.910      ;
; 0.646  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 0.911      ;
; 0.710  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.974      ;
; 0.711  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 0.975      ;
; 0.784  ; Cb_Data1[4]                      ; C_int[8]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.049      ;
; 0.786  ; odd                              ; vdata[5]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.892      ;
; 0.786  ; odd                              ; vdata[9]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.892      ;
; 0.786  ; odd                              ; vdata[10]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.892      ;
; 0.786  ; odd                              ; vdata[11]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.892      ;
; 0.786  ; odd                              ; vdata[13]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.892      ;
; 0.786  ; odd                              ; vdata[14]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.892      ;
; 0.786  ; odd                              ; vdata[15]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.892      ;
; 0.788  ; odd                              ; vdata[0]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.894      ;
; 0.788  ; odd                              ; vdata[1]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.894      ;
; 0.788  ; odd                              ; vdata[3]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.894      ;
; 0.788  ; odd                              ; vdata[6]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.894      ;
; 0.788  ; odd                              ; vdata[8]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.894      ;
; 0.788  ; odd                              ; vdata[12]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.894      ;
; 0.797  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.913      ; 3.926      ;
; 0.798  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.913      ; 3.927      ;
; 0.802  ; odd                              ; vdata[5]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.908      ;
; 0.802  ; odd                              ; vdata[9]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.908      ;
; 0.802  ; odd                              ; vdata[10]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.908      ;
; 0.802  ; odd                              ; vdata[11]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.908      ;
; 0.802  ; odd                              ; vdata[13]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.908      ;
; 0.802  ; odd                              ; vdata[14]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.908      ;
; 0.802  ; odd                              ; vdata[15]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.908      ;
; 0.808  ; odd                              ; vdata[0]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.914      ;
; 0.808  ; odd                              ; vdata[1]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.914      ;
; 0.808  ; odd                              ; vdata[3]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.914      ;
; 0.808  ; odd                              ; vdata[6]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.914      ;
; 0.808  ; odd                              ; vdata[8]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.914      ;
; 0.808  ; odd                              ; vdata[12]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.890      ; 3.914      ;
; 0.809  ; Cb_Data1[6]                      ; C_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.074      ;
; 0.812  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.077      ;
; 0.817  ; C_H                              ; B_B        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.513      ; 1.516      ;
; 0.837  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.916      ; 3.969      ;
; 0.842  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.913      ; 3.971      ;
; 0.843  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.913      ; 3.972      ;
; 0.855  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.079      ; 1.120      ;
; 0.867  ; C_MAX[7]                         ; BK_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.078      ; 1.131      ;
; 0.867  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.916      ; 3.999      ;
; 0.903  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.081      ; 1.170      ;
; 0.923  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.908      ; 4.047      ;
; 0.923  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.908      ; 4.047      ;
; 0.938  ; R_B                              ; vdata_C[5] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.299     ; 0.825      ;
; 0.938  ; Y_B                              ; vdata_C[3] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.299     ; 0.825      ;
; 0.949  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.908      ; 4.073      ;
; 0.949  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.908      ; 4.073      ;
; 0.949  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.908      ; 4.073      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_div[1]'                                                                                                                                                            ;
+--------+------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.276 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]              ; href         ; clk_div[1]  ; 0.000        ; 4.163      ; 3.103      ;
; -1.146 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]              ; href         ; clk_div[1]  ; 0.000        ; 4.163      ; 3.233      ;
; -0.762 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]              ; href         ; clk_div[1]  ; -0.500       ; 4.163      ; 3.117      ;
; -0.727 ; vadr[14]   ; vadr[14]                                                                                                 ; vadr[14]     ; clk_div[1]  ; 0.000        ; 4.155      ; 3.866      ;
; -0.578 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]              ; href         ; clk_div[1]  ; -0.500       ; 4.163      ; 3.301      ;
; -0.391 ; href       ; vadr_B[7]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 4.164      ; 3.989      ;
; -0.384 ; href       ; vadr_B[5]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 4.163      ; 3.995      ;
; -0.346 ; href       ; vadr_B[8]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 4.162      ; 4.032      ;
; -0.344 ; href       ; vadr_B[12]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 4.157      ; 4.029      ;
; -0.344 ; href       ; vadr_B[9]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 4.157      ; 4.029      ;
; -0.344 ; href       ; vadr_B[10]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 4.157      ; 4.029      ;
; -0.340 ; href       ; vadr_B[11]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 4.157      ; 4.033      ;
; -0.224 ; odd        ; vadr[14]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[0]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[1]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[2]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[3]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[4]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[5]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[6]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[7]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[8]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[9]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[10]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[11]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[12]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.224 ; odd        ; vadr[13]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 4.155      ; 4.147      ;
; -0.180 ; vadr[14]   ; vadr[14]                                                                                                 ; vadr[14]     ; clk_div[1]  ; -0.500       ; 4.155      ; 3.913      ;
; -0.147 ; href       ; vadr_B[4]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 4.163      ; 4.232      ;
; -0.146 ; href       ; vadr_B[1]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 4.163      ; 4.233      ;
; -0.146 ; href       ; vadr_B[6]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 4.163      ; 4.233      ;
; -0.140 ; href       ; vadr_B[0]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 4.163      ; 4.239      ;
; -0.138 ; href       ; vadr_B[3]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 4.163      ; 4.241      ;
; 0.095  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]              ; href         ; clk_div[1]  ; 0.000        ; 1.302      ; 1.613      ;
; 0.146  ; href       ; vadr_B[7]                                                                                                ; href         ; clk_div[1]  ; -0.500       ; 4.164      ; 4.026      ;
; 0.179  ; href       ; vadr_B[12]                                                                                               ; href         ; clk_div[1]  ; -0.500       ; 4.157      ; 4.052      ;
; 0.179  ; href       ; vadr_B[9]                                                                                                ; href         ; clk_div[1]  ; -0.500       ; 4.157      ; 4.052      ;
; 0.179  ; href       ; vadr_B[10]                                                                                               ; href         ; clk_div[1]  ; -0.500       ; 4.157      ; 4.052      ;
; 0.183  ; href       ; vadr_B[11]                                                                                               ; href         ; clk_div[1]  ; -0.500       ; 4.157      ; 4.056      ;
; 0.190  ; href       ; vadr_B[5]                                                                                                ; href         ; clk_div[1]  ; -0.500       ; 4.163      ; 4.069      ;
; 0.217  ; href       ; vadr_B[8]                                                                                                ; href         ; clk_div[1]  ; -0.500       ; 4.162      ; 4.095      ;
; 0.227  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]              ; href         ; clk_div[1]  ; 0.000        ; 1.302      ; 1.745      ;
; 0.346  ; odd        ; vadr[14]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[0]                                                                                                  ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[1]                                                                                                  ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[2]                                                                                                  ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[3]                                                                                                  ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[4]                                                                                                  ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[5]                                                                                                  ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[6]                                                                                                  ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[7]                                                                                                  ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[8]                                                                                                  ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[9]                                                                                                  ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[10]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[11]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[12]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.346  ; odd        ; vadr[13]                                                                                                 ; odd          ; clk_div[1]  ; -0.500       ; 4.155      ; 4.217      ;
; 0.370  ; href       ; vadr_B[4]                                                                                                ; href         ; clk_div[1]  ; -0.500       ; 4.163      ; 4.249      ;
; 0.371  ; href       ; vadr_B[6]                                                                                                ; href         ; clk_div[1]  ; -0.500       ; 4.163      ; 4.250      ;
; 0.372  ; href       ; vadr_B[1]                                                                                                ; href         ; clk_div[1]  ; -0.500       ; 4.163      ; 4.251      ;
; 0.378  ; href       ; vadr_B[0]                                                                                                ; href         ; clk_div[1]  ; -0.500       ; 4.163      ; 4.257      ;
; 0.381  ; href       ; vadr_B[3]                                                                                                ; href         ; clk_div[1]  ; -0.500       ; 4.163      ; 4.260      ;
; 0.410  ; vadr_B[7]  ; vadr_B[7]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; vadr_B[6]  ; vadr_B[6]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; vadr_B[5]  ; vadr_B[5]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; vadr_B[4]  ; vadr_B[4]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; vadr_B[3]  ; vadr_B[3]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; vadr_B[1]  ; vadr_B[1]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; vadr_B[0]  ; vadr_B[0]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.078      ; 0.674      ;
; 0.411  ; vadr_B[11] ; vadr_B[11]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.411  ; vadr_B[12] ; vadr_B[12]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.411  ; vadr_B[10] ; vadr_B[10]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.411  ; vadr_B[9]  ; vadr_B[9]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.411  ; vadr_B[8]  ; vadr_B[8]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.674      ;
; 0.665  ; vadr[5]    ; vadr[5]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.928      ;
; 0.666  ; vadr[2]    ; vadr[2]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.929      ;
; 0.666  ; vadr[1]    ; vadr[1]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.929      ;
; 0.667  ; vadr[12]   ; vadr[12]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[11]   ; vadr[11]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[10]   ; vadr[10]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[9]    ; vadr[9]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[7]    ; vadr[7]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[4]    ; vadr[4]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.667  ; vadr[3]    ; vadr[3]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.930      ;
; 0.670  ; vadr[8]    ; vadr[8]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.933      ;
; 0.670  ; vadr[6]    ; vadr[6]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.933      ;
; 0.688  ; vadr[13]   ; vadr[13]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.951      ;
; 0.692  ; vadr[0]    ; vadr[0]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 0.955      ;
; 0.889  ; href       ; vadr_B[2]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 4.163      ; 5.268      ;
; 0.973  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0  ; href         ; clk_div[1]  ; 0.000        ; 4.461      ; 5.687      ;
; 0.978  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0 ; href         ; clk_div[1]  ; 0.000        ; 4.461      ; 5.692      ;
; 0.982  ; href2      ; vadr_B[7]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.303      ; 2.501      ;
; 0.984  ; vadr[5]    ; vadr[6]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.247      ;
; 0.985  ; vadr[1]    ; vadr[2]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.248      ;
; 0.986  ; vadr[11]   ; vadr[12]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.986  ; vadr[9]    ; vadr[10]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.986  ; vadr[3]    ; vadr[4]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.986  ; vadr[7]    ; vadr[8]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.249      ;
; 0.987  ; href2      ; vadr_B[5]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.302      ; 2.505      ;
; 0.996  ; vadr[2]    ; vadr[3]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.077      ; 1.259      ;
+--------+------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk_llc2'                                                                ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.196 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 2.938      ; 3.190      ;
; 0.343  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 2.938      ; 3.229      ;
; 0.413  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.079      ; 0.678      ;
; 0.768  ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.079      ; 1.033      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.010 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.913      ;
; 0.053 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.956      ;
; 0.391 ; cs[3]                                                                                        ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.674      ;
; 0.395 ; cs[0]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.678      ;
; 0.438 ; waitx_d3                                                                                     ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.440 ; waitx_d6                                                                                     ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; waitx_d2                                                                                     ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.705      ;
; 0.550 ; cs[3]                                                                                        ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.833      ;
; 0.606 ; waitx_d9                                                                                     ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.871      ;
; 0.607 ; oddframe_d2                                                                                  ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.871      ;
; 0.607 ; cs[5]                                                                                        ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.890      ;
; 0.613 ; waitx_d8                                                                                     ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.878      ;
; 0.613 ; waitx_d1                                                                                     ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.878      ;
; 0.628 ; waitx_d7                                                                                     ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.893      ;
; 0.629 ; waitx_d4                                                                                     ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.894      ;
; 0.686 ; cs[0]                                                                                        ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.969      ;
; 0.741 ; cs[1]                                                                                        ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.024      ;
; 0.758 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.445      ;
; 0.774 ; waitx_d5                                                                                     ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.777 ; RAM_BUFF:RAM_inst_B|addr_prev[14]                                                            ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~29                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.042      ;
; 0.809 ; oddframe_d3                                                                                  ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.073      ;
; 0.822 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.513      ;
; 0.863 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.554      ;
; 0.872 ; cs[1]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.155      ;
; 0.877 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.174      ;
; 0.879 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.570      ;
; 0.902 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.199      ;
; 0.936 ; RAM_CLEAN_2:RAM_inst_M|Mux34~5                                                               ; RAM_CLEAN_2:RAM_inst_M|result[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.617      ;
; 0.972 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.643      ;
; 1.029 ; cs[0]                                                                                        ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.312      ;
; 1.037 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.300      ;
; 1.059 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.711      ;
; 1.072 ; A_addr                                                                                       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.336      ;
; 1.080 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.754      ; 2.389      ;
; 1.101 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.361      ;
; 1.104 ; oddframe_d1                                                                                  ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.367      ;
; 1.107 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.739      ; 2.401      ;
; 1.130 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 2.436      ;
; 1.135 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.831      ;
; 1.136 ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.791      ;
; 1.145 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.844      ;
; 1.148 ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.829      ;
; 1.149 ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~5                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.427      ;
; 1.161 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.863      ;
; 1.164 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.863      ;
; 1.167 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.842      ;
; 1.170 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.829      ;
; 1.173 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 2.455      ;
; 1.174 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.817      ;
; 1.184 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.848      ;
; 1.184 ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.870      ;
; 1.186 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.867      ;
; 1.186 ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~15                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.458      ;
; 1.189 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.727      ; 2.471      ;
; 1.190 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~porta_address_reg0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.895      ;
; 1.190 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.886      ;
; 1.192 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.888      ;
; 1.198 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.884      ;
; 1.202 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.901      ;
; 1.206 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.908      ;
; 1.209 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.748      ; 2.512      ;
; 1.215 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.917      ;
; 1.219 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.850      ;
; 1.222 ; RAM_CLEAN_2:RAM_inst_M|Mux34~4                                                               ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.469      ;
; 1.222 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.754      ; 2.531      ;
; 1.230 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.748      ; 2.533      ;
; 1.230 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 2.536      ;
; 1.236 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.935      ;
; 1.236 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.720      ; 2.511      ;
; 1.240 ; RAM_CLEAN_2:RAM_inst_M|Mux34~7                                                               ; RAM_CLEAN_2:RAM_inst_M|result[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.492      ;
; 1.240 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.739      ; 2.534      ;
; 1.244 ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~porta_address_reg0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.949      ;
; 1.249 ; cs[5]                                                                                        ; cs[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.532      ;
; 1.253 ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.193      ;
; 1.260 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.720      ; 2.535      ;
; 1.269 ; RAM_CLEAN_2:RAM_inst_M|Mux34~3                                                               ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.304     ; 1.151      ;
; 1.271 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.946      ;
; 1.276 ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~32                                               ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.278 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.969      ;
; 1.283 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.969      ;
; 1.322 ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.262      ;
; 1.327 ; cs[5]                                                                                        ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.610      ;
; 1.363 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 2.055      ;
; 1.367 ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.025      ;
; 1.376 ; cs[3]                                                                                        ; cs[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.659      ;
; 1.379 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 2.065      ;
; 1.393 ; cs[5]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.676      ;
; 1.395 ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.059      ;
; 1.399 ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 2.070      ;
; 1.400 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.058      ;
; 1.400 ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 2.096      ;
; 1.400 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.742      ; 2.697      ;
; 1.401 ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.661      ;
; 1.402 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.066      ;
; 1.402 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.739      ; 2.696      ;
; 1.405 ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 2.070      ;
; 1.411 ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 2.097      ;
; 1.412 ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~13                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.684      ;
; 1.414 ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 2.069      ;
; 1.423 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_datain_reg0    ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.748      ; 2.726      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.415 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.678      ;
; 0.535 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.505      ; 1.226      ;
; 0.550 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.505      ; 1.241      ;
; 0.644 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.907      ;
; 0.644 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.907      ;
; 0.644 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.907      ;
; 0.650 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.095      ; 0.931      ;
; 0.660 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.923      ;
; 0.663 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.505      ; 1.354      ;
; 0.663 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 0.926      ;
; 0.678 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.505      ; 1.369      ;
; 0.684 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.505      ; 1.375      ;
; 0.963 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.226      ;
; 0.974 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.237      ;
; 0.974 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.237      ;
; 0.978 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.241      ;
; 0.980 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.243      ;
; 0.984 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.247      ;
; 1.087 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.350      ;
; 1.102 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.365      ;
; 1.108 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.077      ; 1.371      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.449 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.449 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.043      ; 0.678      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.284  ; 0.472        ; 0.188          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.308  ; 0.528        ; 0.220          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.358  ; 0.546        ; 0.188          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~0                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.198  ; 0.433        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; 0.199  ; 0.434        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.200  ; 0.435        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; 0.201  ; 0.436        ; 0.235          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.274  ; 0.462        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.277  ; 0.465        ; 0.188          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.309  ; 0.529        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.313  ; 0.533        ; 0.220          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]~35                                                   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~3                                                                   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[11]~11                                                   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~88                                                   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~90                                                   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~92                                                   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[19]~19                                                   ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]~1                                                     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]~78                                                    ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]~3                                                     ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]~80                                                    ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~82                                                    ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]~84                                                    ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[9]~9                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~7                                                                        ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~1                                                                        ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~2                                                                        ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~5                                                                        ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~6                                                                        ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~10                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~12                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~14                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~16                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~18                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~20                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~22                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~24                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~26                                                   ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~5                                                     ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]                                                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~6                                                     ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[7]~7                                                     ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]                                                       ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]~8                                                     ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d1                                                                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d10                                                                                        ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d2                                                                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d3                                                                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d4                                                                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d5                                                                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d6                                                                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d7                                                                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d8                                                                                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; waitx_d9                                                                                         ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[13]                                                                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[14]                                                                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                                 ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~4                                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~5                                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~7                                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~13                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~15                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]                                                      ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[21]~21                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[27]~27                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~29                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~32                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[34]~34                                                   ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]                                                      ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]                                                      ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]~17                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[23]~23                                                   ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]                                                       ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[0]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                 ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[6]                                                                 ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~3                                                                        ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~4                                                                        ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~48                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~50                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~52                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~54                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~56                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~58                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~60                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~62                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~64                                                   ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~44                                                    ;
; 4.712 ; 4.932        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]~46                                                    ;
; 4.713 ; 4.933        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; A_addr                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk_llc'                                         ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; 18.260 ; 18.448       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[0]   ;
; 18.260 ; 18.448       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[1]   ;
; 18.269 ; 18.457       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[2]   ;
; 18.271 ; 18.459       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[3]   ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[4]   ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[5]   ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[6]   ;
; 18.273 ; 18.461       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[7]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; BK_B        ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_H         ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_L         ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[0]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[1]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[2]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[3]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[4]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[5]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[6]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MAX[7]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[2]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[0]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[1]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[2]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[31]  ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[3]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[4]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[5]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[6]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; H_DIFF[7]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; MAX[0]      ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; MAX[1]      ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; SP_B        ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[0]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[10]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[11]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[12]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[13]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[14]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[15]   ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[1]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[3]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[5]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[6]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[8]    ;
; 18.275 ; 18.463       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; vdata[9]    ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[0]    ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[1]    ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[3]    ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[4]    ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[5]    ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[6]    ;
; 18.276 ; 18.464       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[7]    ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[0]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[1]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[2]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[3]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[4]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[5]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[6]   ;
; 18.278 ; 18.466       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[7]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[11]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[12]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[15]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[16]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[18]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[19]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[20]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[9]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[10]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[11]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[12]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[14]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[15]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[16]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[4]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[6]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[7]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[8]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[9]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[19]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[7] ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[0]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[1]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[2]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[3]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[4]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[5]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[6]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[7]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[8]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[10]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[11]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[18]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[19]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[20]   ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; X_int[5]    ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[0]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[1]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[2]  ;
; 18.279 ; 18.467       ; 0.188          ; Low Pulse Width ; clk_llc ; Rise       ; Y_Data1[3]  ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.244 ; 3.201  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.387 ; 0.455  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 4.050 ; 4.101  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.442 ; 1.455  ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.094 ; 1.114  ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 3.839 ; 4.301  ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 3.070 ; 3.509  ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.748 ; 3.227  ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 3.484 ; 3.968  ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 3.389 ; 3.815  ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 3.225 ; 3.697  ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 3.839 ; 4.301  ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 3.183 ; 3.665  ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 3.157 ; 3.616  ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 2.495 ; 2.420  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 9.866 ; 10.524 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 9.452 ; 10.100 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 9.137 ; 9.674  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 9.123 ; 9.646  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 9.190 ; 9.719  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 8.800 ; 9.411  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 8.990 ; 9.566  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 8.637 ; 9.244  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 8.703 ; 9.328  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 9.392 ; 9.838  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 9.623 ; 10.248 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 9.126 ; 9.844  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 9.246 ; 9.902  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 8.921 ; 9.424  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 9.866 ; 10.524 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 9.587 ; 10.113 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 7.048 ; 7.523  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 6.073 ; 6.552  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 6.106 ; 6.657  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 6.259 ; 6.413  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 5.944 ; 6.077  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 7.682 ; 7.725  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.246  ; 1.232  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.194  ; 0.124  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.807  ; 0.667  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.827 ; -0.872 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.357 ; -0.331 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -2.049 ; -2.481 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -2.150 ; -2.586 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -2.204 ; -2.658 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -2.774 ; -3.248 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -2.049 ; -2.481 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -2.217 ; -2.666 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -2.396 ; -2.867 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -2.222 ; -2.668 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -2.085 ; -2.541 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.010  ; 0.034  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -5.286 ; -5.757 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -6.209 ; -6.724 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -6.110 ; -6.527 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -5.973 ; -6.451 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -5.839 ; -6.255 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -5.685 ; -6.155 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -6.222 ; -6.689 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -5.545 ; -6.025 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -5.715 ; -6.143 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -6.166 ; -6.593 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -6.519 ; -7.033 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -6.194 ; -6.664 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -5.964 ; -6.449 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -6.018 ; -6.378 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -5.352 ; -5.835 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -5.286 ; -5.757 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -4.485 ; -4.917 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -4.346 ; -4.812 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -3.881 ; -4.352 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -3.312 ; -3.362 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -2.561 ; -2.559 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -1.948 ; -2.016 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 9.277  ; 9.275  ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 12.312 ; 12.301 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 13.800 ; 13.767 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 10.539 ; 10.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 11.549 ; 11.648 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 11.937 ; 11.868 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 13.800 ; 13.767 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 13.220 ; 13.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 12.089 ; 12.172 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 12.015 ; 12.138 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 12.376 ; 12.463 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 12.251 ; 12.256 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 12.329 ; 12.553 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 12.206 ; 12.196 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 12.741 ; 12.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 11.060 ; 11.068 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 12.663 ; 12.788 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 10.720 ; 10.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 10.470 ; 10.626 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 6.109  ; 6.035  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 9.399  ; 9.372  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 12.361 ; 12.415 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 10.026 ; 10.117 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 8.937  ; 8.925  ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 11.867 ; 11.856 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 5.939  ; 5.989  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 6.954  ; 6.912  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 7.312  ; 7.334  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 7.541  ; 7.453  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 8.794  ; 8.704  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 8.400  ; 8.547  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 7.171  ; 7.227  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 7.405  ; 7.495  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 8.528  ; 8.666  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 8.012  ; 8.003  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 8.766  ; 8.945  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 7.439  ; 7.470  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 8.810  ; 8.720  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 6.994  ; 6.995  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 9.133  ; 9.232  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 7.921  ; 7.934  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 5.939  ; 5.989  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 4.811  ; 4.809  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 7.810  ; 7.878  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 6.553  ; 6.574  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 9.648  ; 9.733  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.843  ; 7.759 ; 8.338 ; 8.254  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.843  ; 7.759 ; 8.338 ; 8.254  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.628  ; 7.556 ; 8.126 ; 8.054  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.621  ; 8.549 ; 9.155 ; 9.083  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.651  ; 8.579 ; 9.186 ; 9.114  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.621  ; 8.549 ; 9.155 ; 9.083  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.623  ; 8.551 ; 9.135 ; 9.063  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.651  ; 8.579 ; 9.186 ; 9.114  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.621  ; 8.549 ; 9.155 ; 9.083  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.623  ; 8.551 ; 9.135 ; 9.063  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.623  ; 8.551 ; 9.135 ; 9.063  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.634  ; 8.562 ; 9.171 ; 9.099  ;
; AMAmem_csx ; AMAmem_data[12] ; 8.981  ; 8.909 ; 9.516 ; 9.444  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.642  ; 8.570 ; 9.178 ; 9.106  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.642  ; 8.570 ; 9.178 ; 9.106  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.666  ; 8.594 ; 9.205 ; 9.133  ;
; AMAmem_csx ; AMAmem_waitx    ; 14.557 ;       ;       ; 15.104 ;
+------------+-----------------+--------+-------+-------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.579  ; 7.495 ; 8.060 ; 7.976  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.579  ; 7.495 ; 8.060 ; 7.976  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.376  ; 7.304 ; 7.860 ; 7.788  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.329  ; 8.257 ; 8.848 ; 8.776  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.358  ; 8.286 ; 8.878 ; 8.806  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.329  ; 8.257 ; 8.848 ; 8.776  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.331  ; 8.259 ; 8.828 ; 8.756  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.358  ; 8.286 ; 8.878 ; 8.806  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.329  ; 8.257 ; 8.848 ; 8.776  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.331  ; 8.259 ; 8.828 ; 8.756  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.331  ; 8.259 ; 8.828 ; 8.756  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.342  ; 8.270 ; 8.864 ; 8.792  ;
; AMAmem_csx ; AMAmem_data[12] ; 8.675  ; 8.603 ; 9.194 ; 9.122  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.350  ; 8.278 ; 8.870 ; 8.798  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.350  ; 8.278 ; 8.870 ; 8.798  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.373  ; 8.301 ; 8.896 ; 8.824  ;
; AMAmem_csx ; AMAmem_waitx    ; 13.947 ;       ;       ; 14.428 ;
+------------+-----------------+--------+-------+-------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 6.782 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 6.782          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 6.782        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.169          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 8.169        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.460          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 8.460        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.542          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 8.542        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                  ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 5.51 MHz    ; 5.51 MHz        ; clk_llc                                              ;                                                               ;
; 122.94 MHz  ; 122.94 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 156.35 MHz  ; 156.35 MHz      ; clk_div[1]                                           ;                                                               ;
; 628.14 MHz  ; 437.64 MHz      ; vadr[14]                                             ; limit due to minimum period restriction (tmin)                ;
; 911.58 MHz  ; 250.0 MHz       ; clk_llc2                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1470.59 MHz ; 250.0 MHz       ; href                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1470.59 MHz ; 250.0 MHz       ; odd                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                            ;
+------------------------------------------------------+----------+---------------+
; Clock                                                ; Slack    ; End Point TNS ;
+------------------------------------------------------+----------+---------------+
; clk_llc                                              ; -144.394 ; -1786.625     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -30.600  ; -10800.681    ;
; clk_div[1]                                           ; -5.396   ; -331.871      ;
; vadr[14]                                             ; -0.592   ; -1.990        ;
; clk_llc2                                             ; -0.097   ; -0.097        ;
; href                                                 ; 0.320    ; 0.000         ;
; odd                                                  ; 0.320    ; 0.000         ;
+------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -1.279 ; -11.549       ;
; clk_div[1]                                           ; -1.165 ; -8.321        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.178 ; -0.178        ;
; clk_llc2                                             ; -0.066 ; -0.066        ;
; vadr[14]                                             ; 0.354  ; 0.000         ;
; href                                                 ; 0.382  ; 0.000         ;
; odd                                                  ; 0.382  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.570        ;
; href                                                 ; -3.000 ; -4.285        ;
; odd                                                  ; -3.000 ; -4.285        ;
; clk_div[1]                                           ; -2.649 ; -176.061      ;
; vadr[14]                                             ; -1.285 ; -7.710        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.679  ; 0.000         ;
; clk_llc                                              ; 18.299 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_llc'                                                                 ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -144.394 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 181.306    ;
; -144.303 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 181.215    ;
; -144.302 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 181.214    ;
; -144.268 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 181.180    ;
; -144.218 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 181.135    ;
; -144.211 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 181.123    ;
; -144.201 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 181.113    ;
; -144.177 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 181.089    ;
; -144.126 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 181.043    ;
; -144.110 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 181.022    ;
; -144.092 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 181.004    ;
; -144.092 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 181.009    ;
; -144.025 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.942    ;
; -144.011 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 180.923    ;
; -144.001 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 180.913    ;
; -143.920 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 180.832    ;
; -143.916 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.833    ;
; -143.915 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.832    ;
; -143.889 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 180.801    ;
; -143.835 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.752    ;
; -143.823 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.740    ;
; -143.798 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 180.710    ;
; -143.789 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.706    ;
; -143.763 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.254      ; 181.054    ;
; -143.743 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.281      ; 181.061    ;
; -143.722 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.639    ;
; -143.713 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.630    ;
; -143.671 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.254      ; 180.962    ;
; -143.651 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.281      ; 180.969    ;
; -143.637 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.254      ; 180.928    ;
; -143.617 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.281      ; 180.935    ;
; -143.613 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.530    ;
; -143.570 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.254      ; 180.861    ;
; -143.550 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.281      ; 180.868    ;
; -143.532 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.449    ;
; -143.521 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.815    ;
; -143.472 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 180.384    ;
; -143.461 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.254      ; 180.752    ;
; -143.441 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.281      ; 180.759    ;
; -143.429 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.723    ;
; -143.410 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.327    ;
; -143.395 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.689    ;
; -143.381 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 180.293    ;
; -143.380 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.254      ; 180.671    ;
; -143.360 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.281      ; 180.678    ;
; -143.353 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 180.265    ;
; -143.328 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.622    ;
; -143.296 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.213    ;
; -143.262 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.125     ; 180.174    ;
; -143.258 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.254      ; 180.549    ;
; -143.238 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.281      ; 180.556    ;
; -143.219 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.513    ;
; -143.177 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 180.094    ;
; -143.138 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.432    ;
; -143.049 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.343    ;
; -143.016 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.310    ;
; -142.993 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 179.910    ;
; -142.957 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.251    ;
; -142.923 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.217    ;
; -142.874 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.120     ; 179.791    ;
; -142.856 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.150    ;
; -142.841 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.254      ; 180.132    ;
; -142.821 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.281      ; 180.139    ;
; -142.747 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 180.041    ;
; -142.722 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.254      ; 180.013    ;
; -142.702 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.281      ; 180.020    ;
; -142.666 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 179.960    ;
; -142.599 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 179.893    ;
; -142.544 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 179.838    ;
; -142.480 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 179.774    ;
; -142.127 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 179.421    ;
; -142.008 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.257      ; 179.302    ;
; -106.418 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 143.378    ;
; -106.327 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 143.287    ;
; -106.242 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.072     ; 143.207    ;
; -106.064 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 143.024    ;
; -106.044 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 143.004    ;
; -106.033 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 142.993    ;
; -106.024 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 142.984    ;
; -105.973 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 142.933    ;
; -105.953 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 142.913    ;
; -105.942 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 142.902    ;
; -105.939 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.072     ; 142.904    ;
; -105.933 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 142.893    ;
; -105.888 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.072     ; 142.853    ;
; -105.868 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.072     ; 142.833    ;
; -105.857 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.072     ; 142.822    ;
; -105.848 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.072     ; 142.813    ;
; -105.787 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 143.126    ;
; -105.767 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.329      ; 143.133    ;
; -105.585 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.072     ; 142.550    ;
; -105.565 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.072     ; 142.530    ;
; -105.554 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.072     ; 142.519    ;
; -105.545 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.305      ; 142.887    ;
; -105.545 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.072     ; 142.510    ;
; -105.517 ; H_DIFF[4]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 142.477    ;
; -105.433 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 142.772    ;
; -105.426 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 142.386    ;
; -105.413 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.302      ; 142.752    ;
; -105.413 ; H_DIFF[0]  ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.329      ; 142.779    ;
+----------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -30.600 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 27.356     ;
; -30.531 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.230     ; 27.280     ;
; -30.504 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 27.260     ;
; -30.490 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 27.246     ;
; -30.464 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.201     ; 27.242     ;
; -30.435 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.230     ; 27.184     ;
; -30.421 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.230     ; 27.170     ;
; -30.408 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 27.130     ;
; -30.408 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 27.164     ;
; -30.406 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.234     ; 27.151     ;
; -30.372 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.244     ; 27.107     ;
; -30.368 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.201     ; 27.146     ;
; -30.354 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.201     ; 27.132     ;
; -30.346 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.239     ; 27.086     ;
; -30.339 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.230     ; 27.088     ;
; -30.338 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 27.080     ;
; -30.322 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.241     ; 27.060     ;
; -30.312 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 27.034     ;
; -30.310 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.234     ; 27.055     ;
; -30.298 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 27.020     ;
; -30.297 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.221     ; 27.055     ;
; -30.296 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.234     ; 27.041     ;
; -30.285 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.238     ; 27.026     ;
; -30.276 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.244     ; 27.011     ;
; -30.272 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.201     ; 27.050     ;
; -30.262 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.244     ; 26.997     ;
; -30.259 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.233     ; 27.005     ;
; -30.251 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.228     ; 27.002     ;
; -30.250 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.239     ; 26.990     ;
; -30.246 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.262     ; 26.963     ;
; -30.242 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 26.984     ;
; -30.236 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.239     ; 26.976     ;
; -30.228 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 26.970     ;
; -30.226 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.241     ; 26.964     ;
; -30.216 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 26.938     ;
; -30.214 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.234     ; 26.959     ;
; -30.212 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.241     ; 26.950     ;
; -30.209 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 26.951     ;
; -30.208 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 26.964     ;
; -30.201 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.221     ; 26.959     ;
; -30.194 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 26.950     ;
; -30.189 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.238     ; 26.930     ;
; -30.187 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.221     ; 26.945     ;
; -30.180 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.244     ; 26.915     ;
; -30.176 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.270     ; 26.885     ;
; -30.175 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.238     ; 26.916     ;
; -30.163 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.233     ; 26.909     ;
; -30.160 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.262     ; 26.877     ;
; -30.155 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.228     ; 26.906     ;
; -30.154 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.239     ; 26.894     ;
; -30.152 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.214     ; 26.917     ;
; -30.150 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.262     ; 26.867     ;
; -30.149 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.233     ; 26.895     ;
; -30.146 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 26.888     ;
; -30.141 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.228     ; 26.892     ;
; -30.136 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.262     ; 26.853     ;
; -30.134 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.213     ; 26.900     ;
; -30.130 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.241     ; 26.868     ;
; -30.125 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.230     ; 26.874     ;
; -30.120 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 26.876     ;
; -30.113 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 26.855     ;
; -30.112 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 26.868     ;
; -30.105 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.221     ; 26.863     ;
; -30.099 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 26.841     ;
; -30.098 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 26.854     ;
; -30.093 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.238     ; 26.834     ;
; -30.080 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.270     ; 26.789     ;
; -30.067 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.233     ; 26.813     ;
; -30.066 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.270     ; 26.775     ;
; -30.064 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.262     ; 26.781     ;
; -30.059 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.228     ; 26.810     ;
; -30.058 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.201     ; 26.836     ;
; -30.056 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.214     ; 26.821     ;
; -30.054 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.262     ; 26.771     ;
; -30.051 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.230     ; 26.800     ;
; -30.050 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.262     ; 26.767     ;
; -30.042 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.214     ; 26.807     ;
; -30.038 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.213     ; 26.804     ;
; -30.024 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.213     ; 26.790     ;
; -30.017 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 26.759     ;
; -30.016 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.223     ; 26.772     ;
; -30.002 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 26.724     ;
; -30.000 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.234     ; 26.745     ;
; -29.984 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.201     ; 26.762     ;
; -29.984 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.270     ; 26.693     ;
; -29.968 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.262     ; 26.685     ;
; -29.966 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.244     ; 26.701     ;
; -29.960 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.214     ; 26.725     ;
; -29.942 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.213     ; 26.708     ;
; -29.940 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.239     ; 26.680     ;
; -29.932 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 26.674     ;
; -29.928 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.257     ; 26.650     ;
; -29.926 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.234     ; 26.671     ;
; -29.917 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a9~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.250     ; 26.646     ;
; -29.916 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.241     ; 26.654     ;
; -29.892 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.244     ; 26.627     ;
; -29.891 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.221     ; 26.649     ;
; -29.879 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.238     ; 26.620     ;
; -29.878 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.244     ; 26.613     ;
; -29.869 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.202     ; 26.646     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_div[1]'                                                                                                                                                             ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.396 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.183      ; 6.607      ;
; -5.388 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 6.598      ;
; -5.385 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.154      ; 6.567      ;
; -5.377 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 6.587      ;
; -5.377 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.558      ;
; -5.370 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.167      ; 6.565      ;
; -5.366 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.547      ;
; -5.362 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 6.556      ;
; -5.351 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 6.545      ;
; -5.349 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 6.524      ;
; -5.341 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 6.515      ;
; -5.333 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.509      ;
; -5.330 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 6.504      ;
; -5.325 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 6.500      ;
; -5.314 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 6.489      ;
; -5.307 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.136      ; 6.471      ;
; -5.299 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 6.462      ;
; -5.297 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.175      ; 6.500      ;
; -5.297 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 6.504      ;
; -5.289 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.142      ; 6.459      ;
; -5.289 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.491      ;
; -5.289 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.495      ;
; -5.288 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 6.451      ;
; -5.281 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.141      ; 6.450      ;
; -5.279 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.132      ; 6.439      ;
; -5.278 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.480      ;
; -5.278 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.484      ;
; -5.271 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.131      ; 6.430      ;
; -5.270 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.141      ; 6.439      ;
; -5.269 ; vadr_B[6] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 6.479      ;
; -5.269 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 6.479      ;
; -5.260 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.462      ;
; -5.260 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.131      ; 6.419      ;
; -5.258 ; vadr_B[6] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.439      ;
; -5.258 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.439      ;
; -5.256 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.172      ; 6.456      ;
; -5.252 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.428      ;
; -5.252 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.453      ;
; -5.251 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 6.461      ;
; -5.249 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.169      ; 6.446      ;
; -5.246 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.163      ; 6.437      ;
; -5.244 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.445      ;
; -5.243 ; vadr_B[6] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 6.437      ;
; -5.241 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.442      ;
; -5.241 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.168      ; 6.437      ;
; -5.240 ; vadr_B[2] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.421      ;
; -5.236 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.172      ; 6.436      ;
; -5.234 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.164      ; 6.426      ;
; -5.230 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.168      ; 6.426      ;
; -5.229 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 6.423      ;
; -5.226 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.163      ; 6.417      ;
; -5.225 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.166      ; 6.419      ;
; -5.225 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.172      ; 6.425      ;
; -5.222 ; vadr_B[6] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 6.396      ;
; -5.218 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.161      ; 6.407      ;
; -5.218 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 6.397      ;
; -5.218 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.420      ;
; -5.215 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.163      ; 6.406      ;
; -5.210 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 6.398      ;
; -5.209 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.131      ; 6.368      ;
; -5.208 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 6.382      ;
; -5.207 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 6.414      ;
; -5.206 ; vadr_B[6] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 6.381      ;
; -5.206 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.149      ; 6.383      ;
; -5.204 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 6.378      ;
; -5.203 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.141      ; 6.372      ;
; -5.200 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.145      ; 6.373      ;
; -5.199 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 6.387      ;
; -5.198 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.374      ;
; -5.192 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 6.367      ;
; -5.190 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.391      ;
; -5.189 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.176      ; 6.393      ;
; -5.188 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.159      ; 6.375      ;
; -5.188 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.147      ; 6.363      ;
; -5.187 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.363      ;
; -5.182 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 6.370      ;
; -5.180 ; vadr_B[6] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 6.343      ;
; -5.176 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.160      ; 6.364      ;
; -5.175 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.182      ; 6.385      ;
; -5.172 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.152      ; 6.352      ;
; -5.170 ; vadr_B[6] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.372      ;
; -5.170 ; vadr_B[6] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.376      ;
; -5.169 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.116      ; 6.313      ;
; -5.168 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.159      ; 6.355      ;
; -5.166 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.180      ; 6.374      ;
; -5.166 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 6.329      ;
; -5.164 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.174      ; 6.366      ;
; -5.164 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.153      ; 6.345      ;
; -5.164 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 6.343      ;
; -5.162 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.135      ; 6.325      ;
; -5.162 ; vadr_B[6] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.141      ; 6.331      ;
; -5.162 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.172      ; 6.362      ;
; -5.161 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.115      ; 6.304      ;
; -5.158 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.148      ; 6.334      ;
; -5.158 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.179      ; 6.365      ;
; -5.157 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.159      ; 6.344      ;
; -5.156 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.178      ; 6.362      ;
; -5.156 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.173      ; 6.357      ;
; -5.154 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.146      ; 6.328      ;
; -5.153 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.151      ; 6.332      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'vadr[14]'                                                                   ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; -0.592 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.526      ;
; -0.588 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.522      ;
; -0.563 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.497      ;
; -0.530 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.464      ;
; -0.492 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.426      ;
; -0.489 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.423      ;
; -0.484 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.418      ;
; -0.480 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.414      ;
; -0.479 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 1.413      ;
; -0.302 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.303      ; 1.605      ;
; -0.231 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.303      ; 1.534      ;
; -0.228 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.303      ; 1.531      ;
; -0.194 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.303      ; 1.497      ;
; -0.123 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.303      ; 1.426      ;
; -0.078 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.082     ; 0.996      ;
; -0.049 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.983      ;
; -0.049 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.983      ;
; -0.044 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.978      ;
; -0.032 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.966      ;
; -0.032 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.966      ;
; 0.272  ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.066     ; 0.662      ;
+--------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_llc2'                                                               ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.097 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.067     ; 1.030      ;
; 0.191  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 2.449      ; 2.956      ;
; 0.271  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.067     ; 0.662      ;
; 0.553  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 2.449      ; 3.094      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.320 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.320 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.038     ; 0.662      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.279 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.367      ; 1.415      ;
; -1.182 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.370      ; 1.515      ;
; -0.680 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.370      ; 2.017      ;
; -0.617 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.370      ; 2.080      ;
; -0.599 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.370      ; 2.098      ;
; -0.590 ; RAM_CLEAN_2:RAM_inst_M|result[6] ; vdata_B[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.404      ; 2.141      ;
; -0.567 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.399      ; 2.159      ;
; -0.555 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.367      ; 2.139      ;
; -0.555 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.367      ; 2.139      ;
; -0.554 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.367      ; 2.140      ;
; -0.547 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.370      ; 2.150      ;
; -0.534 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.386      ; 2.179      ;
; -0.514 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.404      ; 2.217      ;
; -0.511 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.362      ; 2.178      ;
; -0.511 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.362      ; 2.178      ;
; -0.510 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.362      ; 2.179      ;
; -0.483 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.404      ; 2.248      ;
; -0.455 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.527      ; 2.478      ;
; -0.444 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.362      ; 2.245      ;
; -0.443 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.362      ; 2.246      ;
; -0.433 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.276      ;
; -0.429 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.280      ;
; -0.428 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.281      ;
; -0.428 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.281      ;
; -0.426 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.370      ; 2.271      ;
; -0.406 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.303      ;
; -0.406 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.367      ; 2.288      ;
; -0.387 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.322      ;
; -0.372 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.370      ; 2.325      ;
; -0.353 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.370      ; 2.344      ;
; -0.344 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 2.527      ; 2.589      ;
; -0.343 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.366      ;
; -0.282 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.427      ;
; -0.276 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.370      ; 2.421      ;
; -0.205 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.996      ; 2.118      ;
; -0.191 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.518      ;
; -0.187 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.382      ; 2.522      ;
; -0.182 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 2.030      ; 2.175      ;
; 0.285  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.527      ; 3.010      ;
; 0.338  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.574      ;
; 0.352  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.588      ;
; 0.393  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 2.527      ; 3.118      ;
; 0.504  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.523      ; 3.225      ;
; 0.505  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.523      ; 3.226      ;
; 0.508  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 2.523      ; 3.229      ;
; 0.510  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 2.523      ; 3.231      ;
; 0.559  ; Cb_Data1[5]                      ; C_int[9]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.795      ;
; 0.570  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.806      ;
; 0.572  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.808      ;
; 0.573  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.809      ;
; 0.574  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.810      ;
; 0.574  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.810      ;
; 0.628  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.863      ;
; 0.629  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 0.864      ;
; 0.698  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.934      ;
; 0.709  ; Cb_Data1[4]                      ; C_int[8]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.945      ;
; 0.715  ; C_H                              ; B_B        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.446      ; 1.329      ;
; 0.733  ; Cb_Data1[6]                      ; C_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.969      ;
; 0.746  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.523      ; 3.467      ;
; 0.747  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.523      ; 3.468      ;
; 0.754  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.068      ; 0.990      ;
; 0.755  ; odd                              ; vdata[0]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[1]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[3]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[5]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[6]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[8]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[9]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[10]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[11]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[12]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[13]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[14]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.755  ; odd                              ; vdata[15]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.461      ;
; 0.774  ; C_MAX[7]                         ; BK_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.067      ; 1.009      ;
; 0.787  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.070      ; 1.025      ;
; 0.791  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 2.527      ; 3.516      ;
; 0.794  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.523      ; 3.515      ;
; 0.796  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.523      ; 3.517      ;
; 0.805  ; odd                              ; vdata[5]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.511      ;
; 0.805  ; odd                              ; vdata[9]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.511      ;
; 0.805  ; odd                              ; vdata[10]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.511      ;
; 0.805  ; odd                              ; vdata[11]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.511      ;
; 0.805  ; odd                              ; vdata[13]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.511      ;
; 0.805  ; odd                              ; vdata[14]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.511      ;
; 0.805  ; odd                              ; vdata[15]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.511      ;
; 0.809  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 2.519      ; 3.526      ;
; 0.809  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 2.519      ; 3.526      ;
; 0.811  ; odd                              ; vdata[0]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.517      ;
; 0.811  ; odd                              ; vdata[1]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.517      ;
; 0.811  ; odd                              ; vdata[3]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.517      ;
; 0.811  ; odd                              ; vdata[6]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.517      ;
; 0.811  ; odd                              ; vdata[8]   ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.517      ;
; 0.811  ; odd                              ; vdata[12]  ; odd                                                  ; clk_llc     ; 0.000        ; 2.508      ; 3.517      ;
; 0.829  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.519      ; 3.546      ;
; 0.829  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 2.519      ; 3.546      ;
; 0.829  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.519      ; 3.546      ;
; 0.829  ; href                             ; vdata_C[1] ; href                                                 ; clk_llc     ; 0.000        ; 2.519      ; 3.546      ;
; 0.829  ; href                             ; vdata_B[6] ; href                                                 ; clk_llc     ; 0.000        ; 2.519      ; 3.546      ;
; 0.829  ; href                             ; vdata_B[2] ; href                                                 ; clk_llc     ; 0.000        ; 2.519      ; 3.546      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_div[1]'                                                                                                                                                               ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.165 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; 0.000        ; 3.657      ; 2.690      ;
; -1.025 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; 0.000        ; 3.657      ; 2.830      ;
; -0.518 ; vadr[14]   ; vadr[14]                                                                                                    ; vadr[14]     ; clk_div[1]  ; 0.000        ; 3.651      ; 3.529      ;
; -0.514 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; -0.500       ; 3.657      ; 2.841      ;
; -0.421 ; href       ; vadr_B[5]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.656      ; 3.433      ;
; -0.386 ; href       ; vadr_B[8]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.655      ; 3.467      ;
; -0.381 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; -0.500       ; 3.657      ; 2.974      ;
; -0.375 ; href       ; vadr_B[7]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.657      ; 3.480      ;
; -0.342 ; href       ; vadr_B[10]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.653      ; 3.509      ;
; -0.341 ; href       ; vadr_B[12]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.653      ; 3.510      ;
; -0.341 ; href       ; vadr_B[9]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.653      ; 3.510      ;
; -0.335 ; href       ; vadr_B[11]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 3.653      ; 3.516      ;
; -0.235 ; vadr[14]   ; vadr[14]                                                                                                    ; vadr[14]     ; clk_div[1]  ; -0.500       ; 3.651      ; 3.312      ;
; -0.199 ; href       ; vadr_B[0]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.656      ; 3.655      ;
; -0.199 ; href       ; vadr_B[3]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.656      ; 3.655      ;
; -0.196 ; href       ; vadr_B[1]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.656      ; 3.658      ;
; -0.196 ; href       ; vadr_B[4]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.656      ; 3.658      ;
; -0.196 ; href       ; vadr_B[6]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.656      ; 3.658      ;
; -0.149 ; odd        ; vadr[14]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[0]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[1]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[2]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[3]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[4]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[5]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[6]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[7]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[8]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[9]                                                                                                     ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[10]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[11]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[12]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; -0.149 ; odd        ; vadr[13]                                                                                                    ; odd          ; clk_div[1]  ; 0.000        ; 3.651      ; 3.700      ;
; 0.075  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ; href         ; clk_div[1]  ; 0.000        ; 1.160      ; 1.433      ;
; 0.185  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ; href         ; clk_div[1]  ; 0.000        ; 1.160      ; 1.543      ;
; 0.215  ; href       ; vadr_B[7]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.657      ; 3.570      ;
; 0.262  ; href       ; vadr_B[9]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.653      ; 3.613      ;
; 0.262  ; href       ; vadr_B[10]                                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.653      ; 3.613      ;
; 0.263  ; href       ; vadr_B[12]                                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.653      ; 3.614      ;
; 0.266  ; href       ; vadr_B[11]                                                                                                  ; href         ; clk_div[1]  ; -0.500       ; 3.653      ; 3.617      ;
; 0.336  ; href       ; vadr_B[8]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.655      ; 3.689      ;
; 0.339  ; vadr_B[11] ; vadr_B[11]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[12] ; vadr_B[12]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[10] ; vadr_B[10]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[9]  ; vadr_B[9]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[8]  ; vadr_B[8]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[7]  ; vadr_B[7]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[6]  ; vadr_B[6]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[5]  ; vadr_B[5]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[4]  ; vadr_B[4]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[3]  ; vadr_B[3]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[1]  ; vadr_B[1]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.339  ; vadr_B[0]  ; vadr_B[0]                                                                                                   ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.574      ;
; 0.376  ; href       ; vadr_B[5]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.656      ; 3.730      ;
; 0.398  ; href       ; vadr_B[4]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.656      ; 3.752      ;
; 0.399  ; href       ; vadr_B[6]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.656      ; 3.753      ;
; 0.400  ; href       ; vadr_B[1]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.656      ; 3.754      ;
; 0.407  ; href       ; vadr_B[0]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.656      ; 3.761      ;
; 0.409  ; href       ; vadr_B[3]                                                                                                   ; href         ; clk_div[1]  ; -0.500       ; 3.656      ; 3.763      ;
; 0.456  ; odd        ; vadr[14]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[0]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[1]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[2]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[3]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[4]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[5]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[6]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[7]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[8]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[9]                                                                                                     ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[10]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[11]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[12]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.456  ; odd        ; vadr[13]                                                                                                    ; odd          ; clk_div[1]  ; -0.500       ; 3.651      ; 3.805      ;
; 0.587  ; vadr[5]    ; vadr[5]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.822      ;
; 0.590  ; vadr[12]   ; vadr[12]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.590  ; vadr[4]    ; vadr[4]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.590  ; vadr[2]    ; vadr[2]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.590  ; vadr[1]    ; vadr[1]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.825      ;
; 0.591  ; vadr[11]   ; vadr[11]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.591  ; vadr[10]   ; vadr[10]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.591  ; vadr[9]    ; vadr[9]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.591  ; vadr[3]    ; vadr[3]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.826      ;
; 0.592  ; vadr[7]    ; vadr[7]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.827      ;
; 0.593  ; vadr[8]    ; vadr[8]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.828      ;
; 0.594  ; vadr[6]    ; vadr[6]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.829      ;
; 0.609  ; vadr[13]   ; vadr[13]                                                                                                    ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.844      ;
; 0.610  ; vadr[0]    ; vadr[0]                                                                                                     ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.067      ; 0.845      ;
; 0.664  ; href       ; vadr_B[2]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 3.656      ; 4.518      ;
; 0.762  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ; href         ; clk_div[1]  ; 0.000        ; 3.907      ; 4.894      ;
; 0.768  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ; href         ; clk_div[1]  ; 0.000        ; 3.909      ; 4.902      ;
; 0.781  ; href2      ; vadr_B[7]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.160      ; 2.139      ;
; 0.805  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; href         ; clk_div[1]  ; 0.000        ; 3.890      ; 4.920      ;
; 0.811  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ; href         ; clk_div[1]  ; 0.000        ; 3.910      ; 4.946      ;
; 0.819  ; href2      ; vadr_B[5]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.159      ; 2.176      ;
; 0.820  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ; href         ; clk_div[1]  ; 0.000        ; 3.924      ; 4.969      ;
; 0.827  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ; href         ; clk_div[1]  ; 0.000        ; 3.912      ; 4.964      ;
; 0.828  ; href2      ; vadr_B[10]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 1.156      ; 2.182      ;
; 0.828  ; href2      ; vadr_B[9]                                                                                                   ; href         ; clk_div[1]  ; 0.000        ; 1.156      ; 2.182      ;
; 0.829  ; href2      ; vadr_B[12]                                                                                                  ; href         ; clk_div[1]  ; 0.000        ; 1.156      ; 2.183      ;
+--------+------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.178 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 0.813      ;
; -0.162 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 0.829      ;
; 0.323  ; cs[3]                                                                                        ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.337  ; cs[0]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.588      ;
; 0.395  ; waitx_d3                                                                                     ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.631      ;
; 0.398  ; waitx_d6                                                                                     ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.634      ;
; 0.399  ; waitx_d2                                                                                     ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.635      ;
; 0.493  ; cs[3]                                                                                        ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.744      ;
; 0.535  ; cs[5]                                                                                        ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.786      ;
; 0.540  ; oddframe_d2                                                                                  ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.775      ;
; 0.540  ; waitx_d9                                                                                     ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.776      ;
; 0.546  ; waitx_d8                                                                                     ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.782      ;
; 0.547  ; waitx_d1                                                                                     ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.783      ;
; 0.557  ; waitx_d7                                                                                     ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.793      ;
; 0.559  ; waitx_d4                                                                                     ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.795      ;
; 0.566  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 1.888      ;
; 0.605  ; cs[0]                                                                                        ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.856      ;
; 0.623  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 1.945      ;
; 0.661  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.255      ;
; 0.673  ; cs[1]                                                                                        ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.924      ;
; 0.701  ; waitx_d5                                                                                     ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.937      ;
; 0.705  ; RAM_BUFF:RAM_inst_B|addr_prev[14]                                                            ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~29                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.940      ;
; 0.723  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.320      ;
; 0.726  ; oddframe_d3                                                                                  ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.961      ;
; 0.748  ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.345      ;
; 0.774  ; RAM_CLEAN_2:RAM_inst_M|Mux34~5                                                               ; RAM_CLEAN_2:RAM_inst_M|result[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.381      ;
; 0.776  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.373      ;
; 0.776  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.829      ; 2.108      ;
; 0.783  ; cs[1]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.034      ;
; 0.801  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.815      ; 2.119      ;
; 0.810  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.803      ; 2.116      ;
; 0.831  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 2.160      ;
; 0.843  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.822      ; 2.168      ;
; 0.876  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 2.205      ;
; 0.877  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.797      ; 2.177      ;
; 0.883  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.457      ;
; 0.890  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.829      ; 2.222      ;
; 0.897  ; cs[0]                                                                                        ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.148      ;
; 0.903  ; A_addr                                                                                       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.139      ;
; 0.904  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.803      ; 2.210      ;
; 0.911  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.815      ; 2.229      ;
; 0.921  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.156      ;
; 0.926  ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 1.948      ;
; 0.928  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.822      ; 2.253      ;
; 0.938  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.499      ;
; 0.953  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.797      ; 2.253      ;
; 0.953  ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 1.975      ;
; 0.975  ; oddframe_d1                                                                                  ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.209      ;
; 0.988  ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.576      ;
; 0.989  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.220      ;
; 0.989  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.590      ;
; 0.993  ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.559      ;
; 1.001  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.606      ;
; 1.010  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.615      ;
; 1.013  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.622      ;
; 1.013  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~15                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.256      ;
; 1.019  ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.612      ;
; 1.022  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.603      ;
; 1.024  ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.625      ;
; 1.032  ; RAM_CLEAN_2:RAM_inst_M|Mux34~4                                                               ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.249      ;
; 1.033  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_datain_reg0    ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.824      ; 2.360      ;
; 1.035  ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~5                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.285      ;
; 1.036  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 2.358      ;
; 1.036  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_address_reg0   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 2.358      ;
; 1.037  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~porta_address_reg0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.648      ;
; 1.037  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.624      ;
; 1.038  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.608      ;
; 1.042  ; RAM_CLEAN_2:RAM_inst_M|Mux34~7                                                               ; RAM_CLEAN_2:RAM_inst_M|result[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.265      ;
; 1.043  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.645      ;
; 1.044  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.637      ;
; 1.049  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.601      ;
; 1.053  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.626      ;
; 1.055  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.661      ;
; 1.058  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.668      ;
; 1.059  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 2.381      ;
; 1.061  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.815      ; 2.379      ;
; 1.067  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.676      ;
; 1.080  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.618      ;
; 1.083  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.837      ; 2.423      ;
; 1.084  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.689      ;
; 1.094  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.803      ; 2.400      ;
; 1.096  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~porta_address_reg0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.707      ;
; 1.097  ; cs[5]                                                                                        ; cs[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.348      ;
; 1.099  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.808      ; 2.410      ;
; 1.109  ; RAM_CLEAN_2:RAM_inst_M|Mux34~3                                                               ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.273     ; 1.004      ;
; 1.118  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.842      ; 2.463      ;
; 1.130  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.711      ;
; 1.142  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.808      ; 2.453      ;
; 1.143  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.740      ;
; 1.146  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.739      ;
; 1.151  ; cs[5]                                                                                        ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.402      ;
; 1.154  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 2.476      ;
; 1.154  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_datain_reg0    ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.824      ; 2.481      ;
; 1.154  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_address_reg0   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 2.476      ;
; 1.156  ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~32                                               ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.391      ;
; 1.161  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.759      ;
; 1.161  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.832      ; 2.496      ;
; 1.167  ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.737      ;
; 1.171  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.402      ;
; 1.176  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.819      ; 2.498      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_llc2'                                                                ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.066 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 2.541      ; 2.881      ;
; 0.328  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 2.541      ; 2.775      ;
; 0.353  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.067      ; 0.588      ;
; 0.665  ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.067      ; 0.900      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.588      ;
; 0.466 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.451      ; 1.085      ;
; 0.475 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.451      ; 1.094      ;
; 0.571 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.451      ; 1.190      ;
; 0.573 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.807      ;
; 0.573 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.807      ;
; 0.574 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.808      ;
; 0.576 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.082      ; 0.826      ;
; 0.579 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.451      ; 1.198      ;
; 0.586 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.451      ; 1.205      ;
; 0.592 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.826      ;
; 0.593 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 0.827      ;
; 0.846 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.080      ;
; 0.846 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.080      ;
; 0.852 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.086      ;
; 0.853 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.087      ;
; 0.860 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.094      ;
; 0.867 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.101      ;
; 0.942 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.176      ;
; 0.950 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.184      ;
; 0.957 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.066      ; 1.191      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.382 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.382 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.038      ; 0.588      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.281  ; 0.467        ; 0.186          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.173  ; 0.359        ; 0.186          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.421  ; 0.639        ; 0.218          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
; 0.679  ; 0.679        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.345  ; 0.563        ; 0.218          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.577  ; 0.577        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~0                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; 0.140  ; 0.358        ; 0.218          ; High Pulse Width ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.195  ; 0.413        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.218  ; 0.436        ; 0.218          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.398  ; 0.584        ; 0.186          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.478  ; 0.478        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[2]                                                                 ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.680 ; 4.898        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.681 ; 4.899        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]~35                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]                                                      ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]                                                      ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]                                                      ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]                                                      ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]~2                                                     ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[36]~36                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[37]~37                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]                                                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]~4                                                     ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[3]                                                                 ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[33]~33                                                   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~86                                                   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~94                                                   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~96                                                   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~98                                                   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~100                                                  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~102                                                  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~3                                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[31]~31                                                   ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~1                                                                   ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~2                                                                   ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~6                                                                   ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[0]                                                                                            ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[1]                                                                                            ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[2]                                                                                            ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[3]                                                                                            ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[4]                                                                                            ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[5]                                                                                            ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cs[6]                                                                                            ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~3                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~4                                                                        ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[0]   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~10                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~12                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~14                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~16                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~18                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~20                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~22                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~24                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]~26                                                   ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[6]~6                                                     ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[8]~8                                                     ;
; 4.707 ; 4.925        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[1]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; A_addr                                                                                           ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|rden_a_store         ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|wren_a_store         ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[0]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|result[6]                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d1                                                                                      ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d2                                                                                      ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; oddframe_d3                                                                                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[11]                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[13]                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[14]                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~1                                                                        ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~2                                                                        ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~6                                                                        ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|address_reg_b[1]   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]                                                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[10]~48                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]                                                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[12]~50                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]                                                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[14]~52                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[16]~54                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]~17                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[18]~56                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[20]~58                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[22]~60                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[23]~23                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[24]~62                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[25]~25                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[26]                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk_llc'                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+------------------+---------+------------+-------------+
; 18.299 ; 18.485       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; CodeCnt[0]  ;
; 18.299 ; 18.485       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; CodeCnt[1]  ;
; 18.299 ; 18.517       ; 0.218          ; High Pulse Width ; clk_llc ; Rise       ; H_DATA[2]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[14]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[5]    ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[6]    ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[7]    ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[8]    ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[10]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[11]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[13]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[14]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[15]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[16]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[7]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[8]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[9]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[10]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[11]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[12]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[14]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[15]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[16]  ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[4]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[6]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[7]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[8]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[9]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[10]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[12]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[13]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[14]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[15]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[16]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[17]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[18]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[19]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[20]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[13]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[10]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[11]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[12]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[13]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[14]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[15]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[16]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[17]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[18]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[19]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; G_int[20]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[10]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[11]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[12]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[13]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[14]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[15]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[16]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[17]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[18]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[19]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; R_int[20]   ;
; 18.300 ; 18.486       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; vdata_C[4]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[10]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; A_int[17]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[12]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[17]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[18]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[19]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B1_int[20]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[13]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[17]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[18]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[19]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[20]  ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B2_int[5]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; B_int[11]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[10]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[11]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[12]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[14]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[15]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[17]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[18]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[19]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[20]   ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[7]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[8]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; C_int[9]    ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[0] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[1] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[2] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[3] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[4] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[5] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[6] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cb_Data1[7] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[0] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[1] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[2] ;
; 18.301 ; 18.487       ; 0.186          ; Low Pulse Width  ; clk_llc ; Rise       ; Cr_Data1[3] ;
+--------+--------------+----------------+------------------+---------+------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 2.854 ; 2.882 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.369 ; 0.555 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 3.497 ; 3.742 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.281 ; 1.453 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.029 ; 1.082 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 3.329 ; 3.452 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 2.629 ; 2.776 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.344 ; 2.520 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 3.024 ; 3.169 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 2.926 ; 3.056 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 2.769 ; 2.948 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 3.329 ; 3.452 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 2.730 ; 2.918 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 2.704 ; 2.900 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 2.254 ; 2.236 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 8.434 ; 8.630 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 8.186 ; 8.252 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 7.913 ; 7.886 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 7.887 ; 7.870 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 7.950 ; 7.935 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 7.569 ; 7.647 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 7.771 ; 7.800 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 7.441 ; 7.529 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 7.516 ; 7.608 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 8.141 ; 8.041 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 8.345 ; 8.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 7.888 ; 8.051 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 8.002 ; 8.103 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 7.696 ; 7.681 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 8.434 ; 8.630 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 8.136 ; 8.318 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 5.902 ; 6.060 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 5.036 ; 5.193 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 5.049 ; 5.292 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 5.385 ; 5.436 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 5.133 ; 5.137 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 6.673 ; 6.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.135  ; 0.984  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.119  ; 0.014  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.659  ; 0.506  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.776 ; -0.824 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.315 ; -0.423 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -1.721 ; -1.917 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -1.821 ; -1.978 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -1.878 ; -2.041 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -2.392 ; -2.562 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -1.721 ; -1.917 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.889 ; -2.051 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -2.044 ; -2.239 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.894 ; -2.048 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -1.752 ; -1.982 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.001  ; -0.095 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -4.390 ; -4.528 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -5.273 ; -5.371 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -5.191 ; -5.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -5.068 ; -5.150 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -4.924 ; -4.979 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -4.780 ; -4.895 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -5.285 ; -5.352 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -4.649 ; -4.786 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -4.821 ; -4.886 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -5.238 ; -5.270 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -5.557 ; -5.638 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -5.264 ; -5.334 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -5.055 ; -5.141 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -5.094 ; -5.088 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -4.448 ; -4.598 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -4.390 ; -4.528 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -3.631 ; -3.826 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -3.530 ; -3.709 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -3.106 ; -3.334 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -2.736 ; -2.834 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -2.059 ; -2.154 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -1.519 ; -1.662 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 8.054  ; 7.882  ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 10.813 ; 10.488 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 12.547 ; 11.813 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 9.497  ; 9.220  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 10.436 ; 9.995  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 10.806 ; 10.407 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 12.547 ; 11.813 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 11.796 ; 11.590 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 10.945 ; 10.707 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 10.895 ; 10.729 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 11.226 ; 10.813 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 11.096 ; 10.777 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 11.104 ; 10.913 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 11.113 ; 10.844 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 11.536 ; 11.034 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 9.920  ; 9.664  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 11.524 ; 11.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 9.621  ; 9.389  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 9.421  ; 9.207  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 5.394  ; 5.290  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 8.419  ; 8.094  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 11.047 ; 10.791 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 8.720  ; 8.620  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 7.722  ; 7.554  ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 10.387 ; 10.074 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 5.328  ; 5.178  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 6.213  ; 5.969  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 6.567  ; 6.310  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 6.841  ; 6.426  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 7.920  ; 7.454  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 7.557  ; 7.424  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 6.453  ; 6.198  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 6.628  ; 6.458  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 7.614  ; 7.478  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 7.193  ; 6.912  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 7.879  ; 7.681  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 6.690  ; 6.422  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 7.915  ; 7.443  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 6.236  ; 6.000  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 8.264  ; 7.903  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 7.085  ; 6.819  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 5.328  ; 5.178  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 4.286  ; 4.174  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 7.067  ; 6.749  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 5.865  ; 5.668  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 8.353  ; 8.257  ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 6.528  ; 6.484 ; 6.798 ; 6.754  ;
; AMAmem_csx ; AMAmem_data[1]  ; 6.528  ; 6.484 ; 6.798 ; 6.754  ;
; AMAmem_csx ; AMAmem_data[2]  ; 6.358  ; 6.275 ; 6.649 ; 6.566  ;
; AMAmem_csx ; AMAmem_data[3]  ; 7.271  ; 7.188 ; 7.518 ; 7.435  ;
; AMAmem_csx ; AMAmem_data[4]  ; 7.300  ; 7.217 ; 7.546 ; 7.463  ;
; AMAmem_csx ; AMAmem_data[5]  ; 7.271  ; 7.188 ; 7.518 ; 7.435  ;
; AMAmem_csx ; AMAmem_data[6]  ; 7.270  ; 7.187 ; 7.498 ; 7.415  ;
; AMAmem_csx ; AMAmem_data[7]  ; 7.300  ; 7.217 ; 7.546 ; 7.463  ;
; AMAmem_csx ; AMAmem_data[8]  ; 7.271  ; 7.188 ; 7.518 ; 7.435  ;
; AMAmem_csx ; AMAmem_data[9]  ; 7.270  ; 7.187 ; 7.498 ; 7.415  ;
; AMAmem_csx ; AMAmem_data[10] ; 7.270  ; 7.187 ; 7.498 ; 7.415  ;
; AMAmem_csx ; AMAmem_data[11] ; 7.282  ; 7.199 ; 7.534 ; 7.451  ;
; AMAmem_csx ; AMAmem_data[12] ; 7.599  ; 7.516 ; 7.832 ; 7.749  ;
; AMAmem_csx ; AMAmem_data[13] ; 7.289  ; 7.206 ; 7.536 ; 7.453  ;
; AMAmem_csx ; AMAmem_data[14] ; 7.289  ; 7.206 ; 7.536 ; 7.453  ;
; AMAmem_csx ; AMAmem_data[15] ; 7.313  ; 7.230 ; 7.564 ; 7.481  ;
; AMAmem_csx ; AMAmem_waitx    ; 12.702 ;       ;       ; 12.589 ;
+------------+-----------------+--------+-------+-------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 6.305  ; 6.261 ; 6.567 ; 6.523  ;
; AMAmem_csx ; AMAmem_data[1]  ; 6.305  ; 6.261 ; 6.567 ; 6.523  ;
; AMAmem_csx ; AMAmem_data[2]  ; 6.145  ; 6.062 ; 6.428 ; 6.345  ;
; AMAmem_csx ; AMAmem_data[3]  ; 7.022  ; 6.939 ; 7.262 ; 7.179  ;
; AMAmem_csx ; AMAmem_data[4]  ; 7.050  ; 6.967 ; 7.289 ; 7.206  ;
; AMAmem_csx ; AMAmem_data[5]  ; 7.022  ; 6.939 ; 7.262 ; 7.179  ;
; AMAmem_csx ; AMAmem_data[6]  ; 7.022  ; 6.939 ; 7.243 ; 7.160  ;
; AMAmem_csx ; AMAmem_data[7]  ; 7.050  ; 6.967 ; 7.289 ; 7.206  ;
; AMAmem_csx ; AMAmem_data[8]  ; 7.022  ; 6.939 ; 7.262 ; 7.179  ;
; AMAmem_csx ; AMAmem_data[9]  ; 7.022  ; 6.939 ; 7.243 ; 7.160  ;
; AMAmem_csx ; AMAmem_data[10] ; 7.022  ; 6.939 ; 7.243 ; 7.160  ;
; AMAmem_csx ; AMAmem_data[11] ; 7.033  ; 6.950 ; 7.278 ; 7.195  ;
; AMAmem_csx ; AMAmem_data[12] ; 7.337  ; 7.254 ; 7.564 ; 7.481  ;
; AMAmem_csx ; AMAmem_data[13] ; 7.039  ; 6.956 ; 7.280 ; 7.197  ;
; AMAmem_csx ; AMAmem_data[14] ; 7.039  ; 6.956 ; 7.280 ; 7.197  ;
; AMAmem_csx ; AMAmem_data[15] ; 7.062  ; 6.979 ; 7.307 ; 7.224  ;
; AMAmem_csx ; AMAmem_waitx    ; 12.132 ;       ;       ; 11.990 ;
+------------+-----------------+--------+-------+-------+--------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.170 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 7.170          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 7.170        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.330          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 8.330        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.650          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 8.650        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                           ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk_llc                                              ; -60.754 ; -686.269      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -16.446 ; -6037.274     ;
; clk_div[1]                                           ; -2.583  ; -149.182      ;
; vadr[14]                                             ; 0.162   ; 0.000         ;
; clk_llc2                                             ; 0.225   ; 0.000         ;
; href                                                 ; 0.642   ; 0.000         ;
; odd                                                  ; 0.642   ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc                                              ; -0.973 ; -12.687       ;
; clk_div[1]                                           ; -0.594 ; -4.589        ;
; clk_llc2                                             ; -0.195 ; -0.195        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.063 ; -0.063        ;
; vadr[14]                                             ; 0.180  ; 0.000         ;
; href                                                 ; 0.197  ; 0.000         ;
; odd                                                  ; 0.197  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_llc2                                             ; -3.000 ; -5.104        ;
; href                                                 ; -3.000 ; -4.000        ;
; odd                                                  ; -3.000 ; -4.000        ;
; clk_div[1]                                           ; -1.000 ; -85.000       ;
; vadr[14]                                             ; -1.000 ; -6.000        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.745  ; 0.000         ;
; clk_llc                                              ; 17.946 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_llc'                                                                ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+
; -60.754 ; DELTA[1]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.700     ;
; -60.704 ; DELTA[1]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.650     ;
; -60.661 ; DELTA[1]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.609     ;
; -60.643 ; DELTA[3]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.589     ;
; -60.635 ; DELTA[8]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.581     ;
; -60.630 ; DELTA[4]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.576     ;
; -60.593 ; DELTA[3]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.539     ;
; -60.585 ; DELTA[8]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.531     ;
; -60.580 ; DELTA[4]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.526     ;
; -60.575 ; DELTA[0]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.521     ;
; -60.563 ; DELTA[1]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.511     ;
; -60.550 ; DELTA[3]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.498     ;
; -60.542 ; DELTA[8]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.490     ;
; -60.537 ; DELTA[4]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.485     ;
; -60.525 ; DELTA[0]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.471     ;
; -60.505 ; DELTA[1]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.112      ; 97.642     ;
; -60.492 ; DELTA[5]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.438     ;
; -60.482 ; DELTA[0]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.430     ;
; -60.452 ; DELTA[3]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.400     ;
; -60.444 ; DELTA[8]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.392     ;
; -60.442 ; DELTA[5]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.388     ;
; -60.439 ; DELTA[4]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.387     ;
; -60.415 ; DELTA[1]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.121      ; 97.561     ;
; -60.405 ; DELTA[2]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.351     ;
; -60.399 ; DELTA[5]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.347     ;
; -60.394 ; DELTA[3]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.112      ; 97.531     ;
; -60.386 ; DELTA[8]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.112      ; 97.523     ;
; -60.384 ; DELTA[0]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.332     ;
; -60.381 ; DELTA[4]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.112      ; 97.518     ;
; -60.355 ; DELTA[2]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.301     ;
; -60.354 ; DELTA[1]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.490     ;
; -60.326 ; DELTA[0]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.112      ; 97.463     ;
; -60.312 ; DELTA[2]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.260     ;
; -60.304 ; DELTA[3]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.121      ; 97.450     ;
; -60.301 ; DELTA[5]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.249     ;
; -60.296 ; DELTA[8]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.121      ; 97.442     ;
; -60.291 ; DELTA[4]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.121      ; 97.437     ;
; -60.259 ; DELTA[6]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.205     ;
; -60.243 ; DELTA[5]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.112      ; 97.380     ;
; -60.243 ; DELTA[3]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.379     ;
; -60.236 ; DELTA[0]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.121      ; 97.382     ;
; -60.235 ; DELTA[8]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.371     ;
; -60.230 ; DELTA[4]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.366     ;
; -60.214 ; DELTA[2]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.162     ;
; -60.209 ; DELTA[6]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.155     ;
; -60.194 ; DELTA[7]   ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.140     ;
; -60.175 ; DELTA[0]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.311     ;
; -60.166 ; DELTA[6]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.114     ;
; -60.156 ; DELTA[2]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.112      ; 97.293     ;
; -60.153 ; DELTA[5]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.121      ; 97.299     ;
; -60.144 ; DELTA[7]   ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.079     ; 97.090     ;
; -60.101 ; DELTA[7]   ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.049     ;
; -60.092 ; DELTA[5]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.228     ;
; -60.068 ; DELTA[6]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 97.016     ;
; -60.066 ; DELTA[2]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.121      ; 97.212     ;
; -60.065 ; DELTA[1]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.201     ;
; -60.010 ; DELTA[6]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.112      ; 97.147     ;
; -60.005 ; DELTA[2]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.141     ;
; -60.003 ; DELTA[7]   ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.077     ; 96.951     ;
; -59.954 ; DELTA[3]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.090     ;
; -59.946 ; DELTA[8]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.082     ;
; -59.945 ; DELTA[7]   ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.112      ; 97.082     ;
; -59.941 ; DELTA[4]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.077     ;
; -59.920 ; DELTA[6]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.121      ; 97.066     ;
; -59.886 ; DELTA[0]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 97.022     ;
; -59.859 ; DELTA[6]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 96.995     ;
; -59.855 ; DELTA[7]   ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.121      ; 97.001     ;
; -59.803 ; DELTA[5]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 96.939     ;
; -59.794 ; DELTA[7]   ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 96.930     ;
; -59.716 ; DELTA[2]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 96.852     ;
; -59.570 ; DELTA[6]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 96.706     ;
; -59.505 ; DELTA[7]   ; H_DATA[0] ; clk_llc      ; clk_llc     ; 37.037       ; 0.111      ; 96.641     ;
; -40.389 ; H_DIFF[31] ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 77.369     ;
; -40.339 ; H_DIFF[31] ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 77.319     ;
; -40.296 ; H_DIFF[31] ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.043     ; 77.278     ;
; -40.296 ; H_DIFF[1]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 77.276     ;
; -40.292 ; H_DIFF[3]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 77.272     ;
; -40.270 ; H_DIFF[0]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 77.250     ;
; -40.246 ; H_DIFF[1]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 77.226     ;
; -40.242 ; H_DIFF[3]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 77.222     ;
; -40.235 ; H_DIFF[2]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 77.215     ;
; -40.220 ; H_DIFF[0]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 77.200     ;
; -40.203 ; H_DIFF[1]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.043     ; 77.185     ;
; -40.199 ; H_DIFF[3]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.043     ; 77.181     ;
; -40.198 ; H_DIFF[31] ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.043     ; 77.180     ;
; -40.185 ; H_DIFF[2]  ; H_DATA[4] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 77.165     ;
; -40.177 ; H_DIFF[0]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.043     ; 77.159     ;
; -40.142 ; H_DIFF[2]  ; H_DATA[6] ; clk_llc      ; clk_llc     ; 37.037       ; -0.043     ; 77.124     ;
; -40.140 ; H_DIFF[31] ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.146      ; 77.311     ;
; -40.105 ; H_DIFF[1]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.043     ; 77.087     ;
; -40.101 ; H_DIFF[3]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.043     ; 77.083     ;
; -40.079 ; H_DIFF[0]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.043     ; 77.061     ;
; -40.050 ; H_DIFF[31] ; H_DATA[2] ; clk_llc      ; clk_llc     ; 37.037       ; 0.155      ; 77.230     ;
; -40.047 ; H_DIFF[1]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.146      ; 77.218     ;
; -40.044 ; H_DIFF[2]  ; H_DATA[7] ; clk_llc      ; clk_llc     ; 37.037       ; -0.043     ; 77.026     ;
; -40.043 ; H_DIFF[3]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.146      ; 77.214     ;
; -40.021 ; H_DIFF[0]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.146      ; 77.192     ;
; -39.997 ; H_DIFF[4]  ; H_DATA[5] ; clk_llc      ; clk_llc     ; 37.037       ; -0.045     ; 76.977     ;
; -39.989 ; H_DIFF[31] ; H_DATA[1] ; clk_llc      ; clk_llc     ; 37.037       ; 0.145      ; 77.159     ;
; -39.986 ; H_DIFF[2]  ; H_DATA[3] ; clk_llc      ; clk_llc     ; 37.037       ; 0.146      ; 77.157     ;
+---------+------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node                                                                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -16.446 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.878     ; 14.527     ;
; -16.388 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.878     ; 14.469     ;
; -16.383 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.884     ; 14.458     ;
; -16.382 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.878     ; 14.463     ;
; -16.367 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.888     ; 14.438     ;
; -16.330 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.878     ; 14.411     ;
; -16.325 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.884     ; 14.400     ;
; -16.323 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.858     ; 14.424     ;
; -16.319 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.884     ; 14.394     ;
; -16.313 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.897     ; 14.375     ;
; -16.312 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.909     ; 14.362     ;
; -16.310 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.887     ; 14.382     ;
; -16.309 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.888     ; 14.380     ;
; -16.308 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.883     ; 14.384     ;
; -16.303 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.888     ; 14.374     ;
; -16.270 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.885     ; 14.344     ;
; -16.267 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.884     ; 14.342     ;
; -16.265 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.858     ; 14.366     ;
; -16.259 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.858     ; 14.360     ;
; -16.255 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.897     ; 14.317     ;
; -16.254 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.884     ; 14.329     ;
; -16.254 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.909     ; 14.304     ;
; -16.252 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.892     ; 14.319     ;
; -16.252 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.887     ; 14.324     ;
; -16.251 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.888     ; 14.322     ;
; -16.250 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.883     ; 14.326     ;
; -16.249 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.897     ; 14.311     ;
; -16.248 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.909     ; 14.298     ;
; -16.246 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.887     ; 14.318     ;
; -16.244 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.883     ; 14.320     ;
; -16.237 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.887     ; 14.309     ;
; -16.236 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 14.281     ;
; -16.222 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 14.299     ;
; -16.218 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.880     ; 14.297     ;
; -16.218 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.873     ; 14.304     ;
; -16.212 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.885     ; 14.286     ;
; -16.207 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.858     ; 14.308     ;
; -16.206 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.885     ; 14.280     ;
; -16.205 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 14.287     ;
; -16.197 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.897     ; 14.259     ;
; -16.196 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.909     ; 14.246     ;
; -16.196 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.884     ; 14.271     ;
; -16.194 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.887     ; 14.266     ;
; -16.194 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.892     ; 14.261     ;
; -16.192 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.883     ; 14.268     ;
; -16.190 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.884     ; 14.265     ;
; -16.188 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.892     ; 14.255     ;
; -16.181 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 14.226     ;
; -16.179 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.887     ; 14.251     ;
; -16.178 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 14.223     ;
; -16.177 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.921     ; 14.215     ;
; -16.173 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.887     ; 14.245     ;
; -16.172 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 14.217     ;
; -16.170 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.877     ; 14.252     ;
; -16.167 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 14.244     ;
; -16.164 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 14.241     ;
; -16.160 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.880     ; 14.239     ;
; -16.160 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.873     ; 14.246     ;
; -16.158 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 14.235     ;
; -16.154 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.885     ; 14.228     ;
; -16.154 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.880     ; 14.233     ;
; -16.154 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.873     ; 14.240     ;
; -16.142 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.883     ; 14.218     ;
; -16.138 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.884     ; 14.213     ;
; -16.136 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.892     ; 14.203     ;
; -16.134 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 14.222     ;
; -16.126 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.887     ; 14.198     ;
; -16.123 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 14.168     ;
; -16.121 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.887     ; 14.193     ;
; -16.120 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 14.165     ;
; -16.119 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.921     ; 14.157     ;
; -16.117 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 14.162     ;
; -16.113 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.921     ; 14.151     ;
; -16.109 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 14.186     ;
; -16.107 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a7~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.883     ; 14.183     ;
; -16.106 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 14.183     ;
; -16.103 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 14.180     ;
; -16.102 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.880     ; 14.181     ;
; -16.102 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.873     ; 14.188     ;
; -16.091 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.887     ; 14.163     ;
; -16.082 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.857     ; 14.184     ;
; -16.076 ; vadr_B[9]  ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 14.164     ;
; -16.072 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 14.135     ;
; -16.071 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 14.122     ;
; -16.070 ; vadr_B[12] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.871     ; 14.158     ;
; -16.069 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.886     ; 14.142     ;
; -16.067 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.861     ; 14.165     ;
; -16.067 ; vadr_B[14] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 14.144     ;
; -16.065 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.914     ; 14.110     ;
; -16.061 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.872     ; 14.148     ;
; -16.061 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.921     ; 14.099     ;
; -16.060 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.859     ; 14.160     ;
; -16.056 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.875     ; 14.140     ;
; -16.051 ; vadr_B[10] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.911     ; 14.099     ;
; -16.051 ; vadr_B[11] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a21~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 14.128     ;
; -16.047 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.857     ; 14.149     ;
; -16.037 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 14.100     ;
; -16.036 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 14.087     ;
; -16.034 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.886     ; 14.107     ;
; -16.032 ; vadr_B[13] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.882     ; 14.109     ;
+---------+------------+----------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_div[1]'                                                                                                                                                             ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.583 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.678      ;
; -2.579 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.651      ;
; -2.575 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.653      ;
; -2.559 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.088      ; 3.655      ;
; -2.555 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.065      ; 3.628      ;
; -2.551 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 3.630      ;
; -2.548 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.062      ; 3.618      ;
; -2.546 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.636      ;
; -2.545 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.640      ;
; -2.544 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.057      ; 3.609      ;
; -2.541 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.613      ;
; -2.537 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.632      ;
; -2.537 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.615      ;
; -2.532 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.635      ;
; -2.527 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.097      ; 3.632      ;
; -2.526 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.621      ;
; -2.525 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.612      ;
; -2.525 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 3.629      ;
; -2.525 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.620      ;
; -2.524 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.063      ; 3.595      ;
; -2.523 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.056      ; 3.587      ;
; -2.522 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.083      ; 3.613      ;
; -2.522 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.594      ;
; -2.521 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.094      ; 3.623      ;
; -2.521 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.593      ;
; -2.520 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.058      ; 3.586      ;
; -2.518 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.596      ;
; -2.517 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.595      ;
; -2.513 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.088      ; 3.609      ;
; -2.509 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.587      ;
; -2.509 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.068      ; 3.585      ;
; -2.508 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.598      ;
; -2.508 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 3.612      ;
; -2.506 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.057      ; 3.571      ;
; -2.503 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.090      ; 3.601      ;
; -2.503 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.098      ; 3.609      ;
; -2.501 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.080      ; 3.589      ;
; -2.501 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.097      ; 3.606      ;
; -2.499 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.057      ; 3.564      ;
; -2.497 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.062      ; 3.567      ;
; -2.497 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.600      ;
; -2.495 ; vadr_B[1] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.577      ;
; -2.492 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.090      ; 3.590      ;
; -2.490 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.083      ; 3.581      ;
; -2.490 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.062      ; 3.560      ;
; -2.489 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.579      ;
; -2.488 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.062      ; 3.558      ;
; -2.488 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.082      ; 3.578      ;
; -2.487 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 3.591      ;
; -2.487 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.097      ; 3.592      ;
; -2.487 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.057      ; 3.552      ;
; -2.486 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.057      ; 3.551      ;
; -2.486 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.581      ;
; -2.485 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.056      ; 3.549      ;
; -2.485 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.071      ; 3.564      ;
; -2.485 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.069      ; 3.562      ;
; -2.484 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.587      ;
; -2.479 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.574      ;
; -2.479 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.578      ;
; -2.477 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.572      ;
; -2.474 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.569      ;
; -2.474 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.577      ;
; -2.474 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.561      ;
; -2.472 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.095      ; 3.575      ;
; -2.471 ; vadr_B[8] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.075      ; 3.554      ;
; -2.470 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.542      ;
; -2.470 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.094      ; 3.572      ;
; -2.469 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.097      ; 3.574      ;
; -2.469 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.068      ; 3.545      ;
; -2.468 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.091      ; 3.567      ;
; -2.468 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 3.572      ;
; -2.468 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.097      ; 3.573      ;
; -2.467 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.554      ;
; -2.467 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.096      ; 3.571      ;
; -2.466 ; vadr_B[2] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.544      ;
; -2.466 ; vadr_B[8] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.084      ; 3.558      ;
; -2.466 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.056      ; 3.530      ;
; -2.465 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.079      ; 3.552      ;
; -2.465 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.056      ; 3.529      ;
; -2.463 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.094      ; 3.565      ;
; -2.462 ; vadr_B[5] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.557      ;
; -2.461 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.533      ;
; -2.461 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.093      ; 3.562      ;
; -2.461 ; vadr_B[4] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.094      ; 3.563      ;
; -2.460 ; vadr_B[6] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.087      ; 3.555      ;
; -2.458 ; vadr_B[5] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.530      ;
; -2.458 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.536      ;
; -2.456 ; vadr_B[6] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.064      ; 3.528      ;
; -2.454 ; vadr_B[5] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.532      ;
; -2.454 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.090      ; 3.552      ;
; -2.454 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.090      ; 3.552      ;
; -2.452 ; vadr_B[6] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.530      ;
; -2.452 ; vadr_B[0] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.074      ; 3.534      ;
; -2.452 ; vadr_B[0] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.083      ; 3.543      ;
; -2.451 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.529      ;
; -2.451 ; vadr_B[3] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.068      ; 3.527      ;
; -2.450 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.068      ; 3.526      ;
; -2.449 ; vadr_B[4] ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.070      ; 3.527      ;
; -2.445 ; vadr_B[3] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.090      ; 3.543      ;
; -2.443 ; vadr_B[1] ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ; clk_div[1]   ; clk_div[1]  ; 1.000        ; 0.085      ; 3.536      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'vadr[14]'                                                                  ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.788      ;
; 0.166 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.784      ;
; 0.175 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.775      ;
; 0.178 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.772      ;
; 0.207 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.743      ;
; 0.210 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.740      ;
; 0.239 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.711      ;
; 0.242 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.708      ;
; 0.243 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.707      ;
; 0.287 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.147      ; 0.848      ;
; 0.328 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.147      ; 0.807      ;
; 0.331 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.147      ; 0.804      ;
; 0.351 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.147      ; 0.784      ;
; 0.395 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; 0.147      ; 0.740      ;
; 0.418 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.046     ; 0.524      ;
; 0.431 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.519      ;
; 0.432 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.518      ;
; 0.432 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.518      ;
; 0.443 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.507      ;
; 0.443 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.507      ;
; 0.605 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 1.000        ; -0.038     ; 0.345      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_llc2'                                                              ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+
; 0.225 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.500        ; 1.387      ; 1.743      ;
; 0.428 ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.038     ; 0.522      ;
; 0.605 ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 1.000        ; -0.038     ; 0.345      ;
; 0.920 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 1.000        ; 1.387      ; 1.548      ;
+-------+------------+------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'href'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.642 ; href2     ; href2   ; href         ; href        ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'odd'                                                                ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.642 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 1.000        ; -0.021     ; 0.345      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_llc'                                                                                                                               ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.973 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.460      ; 0.728      ;
; -0.927 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 0.776      ;
; -0.678 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.025      ;
; -0.653 ; RAM_CLEAN_2:RAM_inst_M|result[6] ; vdata_B[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.492      ; 1.080      ;
; -0.652 ; RAM_BUFF:RAM_inst_B|ram~6        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.051      ;
; -0.648 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.055      ;
; -0.635 ; RAM_CLEAN_2:RAM_inst_M|result[1] ; vdata_B[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.487      ; 1.093      ;
; -0.632 ; RAM_CLEAN_2:RAM_inst_M|result[0] ; vdata_B[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.492      ; 1.101      ;
; -0.625 ; RAM_CLEAN_2:RAM_inst_M|result[5] ; vdata_B[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.475      ; 1.091      ;
; -0.609 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.460      ; 1.092      ;
; -0.609 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.460      ; 1.092      ;
; -0.608 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.460      ; 1.093      ;
; -0.600 ; RAM_BUFF:RAM_inst_B|ram~2        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.103      ;
; -0.595 ; RAM_CLEAN_2:RAM_inst_M|result[4] ; vdata_B[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.492      ; 1.138      ;
; -0.577 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.455      ; 1.119      ;
; -0.576 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.455      ; 1.120      ;
; -0.576 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.455      ; 1.120      ;
; -0.558 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.455      ; 1.138      ;
; -0.557 ; RAM_BUFF:RAM_inst_B|ram~7        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.455      ; 1.139      ;
; -0.552 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.158      ;
; -0.547 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.163      ;
; -0.547 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.163      ;
; -0.538 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.172      ;
; -0.536 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.167      ;
; -0.534 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.176      ;
; -0.530 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.173      ;
; -0.526 ; RAM_BUFF:RAM_inst_B|ram~5        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.460      ; 1.175      ;
; -0.524 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.186      ;
; -0.514 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.189      ;
; -0.503 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.207      ;
; -0.471 ; RAM_BUFF:RAM_inst_B|ram~1        ; vdata[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.462      ; 1.232      ;
; -0.457 ; RAM_BUFF:RAM_inst_B|ram~3        ; vdata[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.253      ;
; -0.442 ; RAM_CLEAN_2:RAM_inst_M|result[2] ; vdata_B[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.275      ; 1.074      ;
; -0.434 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.276      ;
; -0.430 ; RAM_BUFF:RAM_inst_B|ram~4        ; vdata[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.469      ; 1.280      ;
; -0.415 ; RAM_CLEAN_2:RAM_inst_M|result[3] ; vdata_B[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc     ; 0.099        ; 1.301      ; 1.127      ;
; -0.347 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 1.430      ; 1.298      ;
; -0.155 ; clk_div[1]                       ; vpo_wrxd1  ; clk_div[1]                                           ; clk_llc     ; 0.000        ; 1.430      ; 1.490      ;
; 0.161  ; odd                              ; CodeCnt[1] ; odd                                                  ; clk_llc     ; 0.000        ; 1.427      ; 1.700      ;
; 0.162  ; odd                              ; CodeCnt[0] ; odd                                                  ; clk_llc     ; 0.000        ; 1.427      ; 1.701      ;
; 0.175  ; CodeCnt[1]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.296      ;
; 0.179  ; CodeCnt[0]                       ; CodeCnt[0] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.300      ;
; 0.205  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 1.430      ; 1.747      ;
; 0.265  ; Cb_Data1[5]                      ; C_int[9]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.386      ;
; 0.270  ; vpo_wrxd1                        ; vpo_wrxd2  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.391      ;
; 0.274  ; B2_int[11]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.395      ;
; 0.274  ; B2_int[10]                       ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.395      ;
; 0.274  ; C_int[13]                        ; B_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.395      ;
; 0.275  ; A_int[14]                        ; R_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.396      ;
; 0.301  ; href                             ; CodeCnt[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.427      ; 1.840      ;
; 0.302  ; href                             ; CodeCnt[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.427      ; 1.841      ;
; 0.304  ; BK_B                             ; C_L        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.425      ;
; 0.305  ; BK_B                             ; C_H        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.426      ;
; 0.324  ; odd                              ; vdata[5]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.851      ;
; 0.324  ; odd                              ; vdata[9]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.851      ;
; 0.324  ; odd                              ; vdata[10]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.851      ;
; 0.324  ; odd                              ; vdata[11]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.851      ;
; 0.324  ; odd                              ; vdata[13]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.851      ;
; 0.324  ; odd                              ; vdata[14]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.851      ;
; 0.324  ; odd                              ; vdata[15]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.851      ;
; 0.325  ; odd                              ; vdata[0]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.852      ;
; 0.325  ; odd                              ; vdata[1]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.852      ;
; 0.325  ; odd                              ; vdata[3]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.852      ;
; 0.325  ; odd                              ; vdata[6]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.852      ;
; 0.325  ; odd                              ; vdata[8]   ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.852      ;
; 0.325  ; odd                              ; vdata[12]  ; odd                                                  ; clk_llc     ; 0.000        ; 1.415      ; 1.852      ;
; 0.326  ; Cb_Data1[4]                      ; C_int[8]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.447      ;
; 0.332  ; href                             ; vpo_wrxd1  ; href                                                 ; clk_llc     ; 0.000        ; 1.430      ; 1.874      ;
; 0.334  ; Cb_Data1[6]                      ; C_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.455      ;
; 0.341  ; CodeCnt[0]                       ; CodeCnt[1] ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.462      ;
; 0.355  ; C_int[11]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.476      ;
; 0.365  ; C_MAX[7]                         ; BK_B       ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.486      ;
; 0.366  ; C_H                              ; B_B        ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.239      ; 0.687      ;
; 0.389  ; Cb_Data1[0]                      ; B2_int[4]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.041      ; 0.512      ;
; 0.392  ; odd                              ; vpo_wrxd1  ; odd                                                  ; clk_llc     ; 0.000        ; 1.430      ; 1.934      ;
; 0.409  ; R_B                              ; vdata_C[5] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.134     ; 0.357      ;
; 0.409  ; Y_B                              ; vdata_C[3] ; clk_llc                                              ; clk_llc     ; 0.000        ; -0.134     ; 0.357      ;
; 0.417  ; C_int[13]                        ; B_int[14]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.538      ;
; 0.417  ; B2_int[10]                       ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.538      ;
; 0.418  ; A_int[14]                        ; R_int[15]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.539      ;
; 0.425  ; Cb_Data1[3]                      ; C_int[7]   ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.546      ;
; 0.425  ; B2_int[9]                        ; G_int[10]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.546      ;
; 0.426  ; B2_int[11]                       ; G_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.041      ; 0.549      ;
; 0.427  ; C_int[10]                        ; B_int[12]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.041      ; 0.550      ;
; 0.427  ; Cb_Data1[1]                      ; B2_int[5]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.548      ;
; 0.427  ; C_int[10]                        ; B_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.548      ;
; 0.427  ; B2_int[9]                        ; G_int[11]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.039      ; 0.548      ;
; 0.427  ; href                             ; vdata_C[3] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.961      ;
; 0.427  ; href                             ; vdata_C[5] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.961      ;
; 0.428  ; B2_int[11]                       ; G_int[13]  ; clk_llc                                              ; clk_llc     ; 0.000        ; 0.041      ; 0.551      ;
; 0.437  ; href                             ; vdata_B[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.971      ;
; 0.437  ; href                             ; vdata_C[0] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.971      ;
; 0.437  ; href                             ; vdata_B[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.971      ;
; 0.437  ; href                             ; vdata_C[1] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.971      ;
; 0.437  ; href                             ; vdata_B[6] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.971      ;
; 0.437  ; href                             ; vdata_B[2] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.971      ;
; 0.437  ; href                             ; vdata_C[2] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.971      ;
; 0.437  ; href                             ; vdata_B[3] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.971      ;
; 0.437  ; href                             ; vdata_B[4] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.971      ;
; 0.437  ; href                             ; vdata_B[5] ; href                                                 ; clk_llc     ; 0.000        ; 1.422      ; 1.971      ;
+--------+----------------------------------+------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_div[1]'                                                                                                                                                            ;
+--------+------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.594 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]              ; href         ; clk_div[1]  ; 0.000        ; 1.995      ; 1.513      ;
; -0.557 ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]              ; href         ; clk_div[1]  ; 0.000        ; 1.995      ; 1.550      ;
; -0.430 ; vadr[14]   ; vadr[14]                                                                                                 ; vadr[14]     ; clk_div[1]  ; 0.000        ; 1.984      ; 1.759      ;
; -0.231 ; href       ; vadr_B[7]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.995      ; 1.876      ;
; -0.162 ; href       ; vadr_B[12]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 1.988      ; 1.938      ;
; -0.162 ; href       ; vadr_B[9]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.988      ; 1.938      ;
; -0.162 ; href       ; vadr_B[10]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 1.988      ; 1.938      ;
; -0.159 ; href       ; vadr_B[11]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 1.988      ; 1.941      ;
; -0.142 ; href       ; vadr_B[8]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.993      ; 1.963      ;
; -0.137 ; href       ; vadr_B[5]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.994      ; 1.969      ;
; -0.128 ; href       ; vadr_B[4]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.994      ; 1.978      ;
; -0.127 ; href       ; vadr_B[6]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.994      ; 1.979      ;
; -0.126 ; href       ; vadr_B[1]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.994      ; 1.980      ;
; -0.121 ; href       ; vadr_B[0]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.994      ; 1.985      ;
; -0.119 ; href       ; vadr_B[3]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 1.994      ; 1.987      ;
; -0.088 ; odd        ; vadr[14]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[0]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[1]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[2]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[3]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[4]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[5]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[6]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[7]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[8]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[9]                                                                                                  ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[10]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[11]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[12]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; -0.088 ; odd        ; vadr[13]                                                                                                 ; odd          ; clk_div[1]  ; 0.000        ; 1.984      ; 2.008      ;
; 0.018  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]              ; href         ; clk_div[1]  ; 0.000        ; 0.599      ; 0.729      ;
; 0.052  ; href2      ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]              ; href         ; clk_div[1]  ; 0.000        ; 0.599      ; 0.763      ;
; 0.131  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]              ; href         ; clk_div[1]  ; -0.500       ; 1.995      ; 1.738      ;
; 0.175  ; vadr_B[11] ; vadr_B[11]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[12] ; vadr_B[12]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[10] ; vadr_B[10]                                                                                               ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[9]  ; vadr_B[9]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.175  ; vadr_B[8]  ; vadr_B[8]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.039      ; 0.296      ;
; 0.176  ; vadr_B[7]  ; vadr_B[7]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[6]  ; vadr_B[6]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[5]  ; vadr_B[5]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[4]  ; vadr_B[4]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[3]  ; vadr_B[3]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[1]  ; vadr_B[1]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.176  ; vadr_B[0]  ; vadr_B[0]                                                                                                ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.296      ;
; 0.222  ; href       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]              ; href         ; clk_div[1]  ; -0.500       ; 1.995      ; 1.829      ;
; 0.284  ; vadr[5]    ; vadr[5]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.404      ;
; 0.284  ; vadr[1]    ; vadr[1]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.404      ;
; 0.285  ; vadr[12]   ; vadr[12]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[11]   ; vadr[11]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[9]    ; vadr[9]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[7]    ; vadr[7]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[4]    ; vadr[4]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[3]    ; vadr[3]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.285  ; vadr[2]    ; vadr[2]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.405      ;
; 0.286  ; vadr[10]   ; vadr[10]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.286  ; vadr[8]    ; vadr[8]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.286  ; vadr[6]    ; vadr[6]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.406      ;
; 0.295  ; vadr[13]   ; vadr[13]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.415      ;
; 0.296  ; vadr[0]    ; vadr[0]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.416      ;
; 0.304  ; vadr[14]   ; vadr[14]                                                                                                 ; vadr[14]     ; clk_div[1]  ; -0.500       ; 1.984      ; 1.993      ;
; 0.378  ; href2      ; vadr_B[7]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.599      ; 1.089      ;
; 0.428  ; vadr[1]    ; vadr[2]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.548      ;
; 0.428  ; vadr[5]    ; vadr[6]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.548      ;
; 0.429  ; vadr[11]   ; vadr[12]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[3]    ; vadr[4]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[9]    ; vadr[10]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.429  ; vadr[7]    ; vadr[8]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.549      ;
; 0.437  ; vadr[4]    ; vadr[5]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.437  ; vadr[2]    ; vadr[3]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.437  ; vadr[12]   ; vadr[13]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.557      ;
; 0.438  ; vadr[0]    ; vadr[1]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.558      ;
; 0.438  ; vadr[10]   ; vadr[11]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.558      ;
; 0.439  ; vadr[13]   ; vadr[14]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[8]    ; vadr[9]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[6]    ; vadr[7]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[4]    ; vadr[6]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[2]    ; vadr[4]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.439  ; vadr[12]   ; vadr[14]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.559      ;
; 0.440  ; vadr[0]    ; vadr[2]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.560      ;
; 0.440  ; vadr[10]   ; vadr[12]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.560      ;
; 0.441  ; vadr[8]    ; vadr[10]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.561      ;
; 0.441  ; vadr[6]    ; vadr[8]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.561      ;
; 0.447  ; href2      ; vadr_B[12]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 0.592      ; 1.151      ;
; 0.447  ; href2      ; vadr_B[9]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.592      ; 1.151      ;
; 0.447  ; href2      ; vadr_B[10]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 0.592      ; 1.151      ;
; 0.450  ; href2      ; vadr_B[11]                                                                                               ; href         ; clk_div[1]  ; 0.000        ; 0.592      ; 1.154      ;
; 0.470  ; href2      ; vadr_B[8]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.597      ; 1.179      ;
; 0.475  ; href2      ; vadr_B[5]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.598      ; 1.185      ;
; 0.480  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0 ; href         ; clk_div[1]  ; 0.000        ; 2.147      ; 2.758      ;
; 0.480  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0  ; href         ; clk_div[1]  ; 0.000        ; 2.138      ; 2.749      ;
; 0.481  ; href2      ; vadr_B[4]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.598      ; 1.191      ;
; 0.482  ; href2      ; vadr_B[6]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.598      ; 1.192      ;
; 0.483  ; href2      ; vadr_B[1]                                                                                                ; href         ; clk_div[1]  ; 0.000        ; 0.598      ; 1.193      ;
; 0.485  ; href       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0 ; href         ; clk_div[1]  ; 0.000        ; 2.148      ; 2.764      ;
; 0.486  ; vadr[1]    ; vadr[3]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.606      ;
; 0.486  ; vadr[5]    ; vadr[7]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.606      ;
; 0.487  ; vadr[3]    ; vadr[5]                                                                                                  ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[11]   ; vadr[13]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
; 0.487  ; vadr[9]    ; vadr[11]                                                                                                 ; clk_div[1]   ; clk_div[1]  ; 0.000        ; 0.038      ; 0.607      ;
+--------+------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_llc2'                                                                ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+
; -0.195 ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; 0.000        ; 1.442      ; 1.462      ;
; 0.180  ; clk_div[0] ; clk_div[0] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.038      ; 0.300      ;
; 0.327  ; clk_div[0] ; clk_div[1] ; clk_llc2     ; clk_llc2    ; 0.000        ; 0.038      ; 0.447      ;
; 0.460  ; clk_div[1] ; clk_div[1] ; clk_div[1]   ; clk_llc2    ; -0.500       ; 1.442      ; 1.617      ;
+--------+------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.063 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.392      ;
; -0.016 ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]                   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.439      ;
; 0.167  ; cs[3]                                                                                        ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.296      ;
; 0.171  ; cs[0]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.300      ;
; 0.183  ; waitx_d3                                                                                     ; waitx_d4                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.304      ;
; 0.185  ; waitx_d6                                                                                     ; waitx_d7                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.306      ;
; 0.186  ; waitx_d2                                                                                     ; waitx_d3                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.233  ; cs[3]                                                                                        ; cs[4]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.362      ;
; 0.251  ; cs[5]                                                                                        ; cs[6]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.380      ;
; 0.255  ; waitx_d9                                                                                     ; waitx_d10                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.376      ;
; 0.256  ; oddframe_d2                                                                                  ; oddframe_d3                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.376      ;
; 0.258  ; waitx_d8                                                                                     ; waitx_d9                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.379      ;
; 0.258  ; waitx_d1                                                                                     ; waitx_d2                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.379      ;
; 0.264  ; waitx_d7                                                                                     ; waitx_d8                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.385      ;
; 0.265  ; waitx_d4                                                                                     ; waitx_d5                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.386      ;
; 0.293  ; cs[0]                                                                                        ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.422      ;
; 0.309  ; cs[1]                                                                                        ; cs[2]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.438      ;
; 0.316  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.647      ;
; 0.320  ; waitx_d5                                                                                     ; waitx_d6                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.441      ;
; 0.322  ; RAM_BUFF:RAM_inst_B|addr_prev[14]                                                            ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~29                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.443      ;
; 0.329  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.980      ;
; 0.341  ; oddframe_d3                                                                                  ; A_addr                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.461      ;
; 0.344  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.680      ;
; 0.359  ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.695      ;
; 0.365  ; cs[1]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.494      ;
; 0.370  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.706      ;
; 0.389  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.040      ;
; 0.409  ; RAM_CLEAN_2:RAM_inst_M|Mux34~5                                                               ; RAM_CLEAN_2:RAM_inst_M|result[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.712      ;
; 0.435  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.555      ;
; 0.446  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.759      ;
; 0.449  ; A_addr                                                                                       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.570      ;
; 0.452  ; cs[0]                                                                                        ; cs[3]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.581      ;
; 0.465  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.774      ;
; 0.466  ; oddframe_d1                                                                                  ; oddframe_d2                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.469  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.128      ;
; 0.473  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.589      ;
; 0.474  ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.959      ;
; 0.479  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.134      ;
; 0.481  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 1.117      ;
; 0.482  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.145      ;
; 0.490  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.830      ;
; 0.491  ; RAM_BUFF:RAM_inst_B|addr_prev[2]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~5                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.625      ;
; 0.494  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.141      ;
; 0.498  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.842      ;
; 0.499  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.843      ;
; 0.499  ; RAM_BUFF:RAM_inst_B|addr_prev[4]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.813      ;
; 0.503  ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.829      ;
; 0.507  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.853      ;
; 0.507  ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.847      ;
; 0.510  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~15                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.638      ;
; 0.511  ; RAM_BUFF:RAM_inst_B|addr_prev[8]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.842      ;
; 0.514  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~porta_address_reg0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.865      ;
; 0.515  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.833      ;
; 0.515  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 1.145      ;
; 0.521  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.842      ;
; 0.521  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.852      ;
; 0.522  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.848      ;
; 0.522  ; RAM_BUFF:RAM_inst_B|addr_prev[9]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.843      ;
; 0.523  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.863      ;
; 0.527  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.190      ;
; 0.531  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.877      ;
; 0.531  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.875      ;
; 0.533  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 0.833      ;
; 0.535  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.881      ;
; 0.535  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.879      ;
; 0.538  ; RAM_BUFF:RAM_inst_B|addr_prev[10]                                                            ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~porta_address_reg0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.889      ;
; 0.541  ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~32                                               ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.662      ;
; 0.541  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.188      ;
; 0.543  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.202      ;
; 0.550  ; RAM_CLEAN_2:RAM_inst_M|Mux34~3                                                               ; RAM_CLEAN_2:RAM_inst_M|result[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.136     ; 0.496      ;
; 0.555  ; cs[5]                                                                                        ; cs[5]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.684      ;
; 0.556  ; RAM_CLEAN_2:RAM_inst_M|Mux34~4                                                               ; RAM_CLEAN_2:RAM_inst_M|result[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 0.659      ;
; 0.557  ; RAM_CLEAN_2:RAM_inst_M|Mux34~7                                                               ; RAM_CLEAN_2:RAM_inst_M|result[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.665      ;
; 0.557  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.845      ;
; 0.559  ; cs[5]                                                                                        ; cs[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.688      ;
; 0.562  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.217      ;
; 0.568  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.888      ;
; 0.573  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 1.209      ;
; 0.575  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.910      ;
; 0.579  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.909      ;
; 0.581  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.917      ;
; 0.583  ; clk_div[1]                                                                                   ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                                     ; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 1.068      ;
; 0.595  ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.913      ;
; 0.595  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.246      ;
; 0.595  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_address_reg0   ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.246      ;
; 0.596  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_datain_reg0    ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.249      ;
; 0.601  ; RAM_BUFF:RAM_inst_B|addr_prev[6]                                                             ; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~13                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.729      ;
; 0.602  ; vadr[14]                                                                                     ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_we_reg         ; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 1.232      ;
; 0.603  ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.943      ;
; 0.604  ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.720      ;
; 0.604  ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.935      ;
; 0.610  ; RAM_BUFF:RAM_inst_B|addr_prev[0]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.934      ;
; 0.613  ; RAM_BUFF:RAM_inst_B|addr_prev[5]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.937      ;
; 0.618  ; cs[3]                                                                                        ; cs[1]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.747      ;
; 0.619  ; RAM_BUFF:RAM_inst_B|addr_prev[12]                                                            ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.965      ;
; 0.627  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.944      ;
; 0.627  ; RAM_BUFF:RAM_inst_B|addr_prev[3]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.941      ;
; 0.627  ; RAM_BUFF:RAM_inst_B|addr_prev[1]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.940      ;
; 0.627  ; cs[5]                                                                                        ; cs[0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.756      ;
; 0.628  ; RAM_BUFF:RAM_inst_B|addr_prev[7]                                                             ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.968      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'vadr[14]'                                                                   ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; led_blink[0] ; led_blink[0] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.300      ;
; 0.224 ; led_blink[4] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.231      ; 0.537      ;
; 0.235 ; led_blink[3] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.231      ; 0.548      ;
; 0.273 ; led_blink[4] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.393      ;
; 0.274 ; led_blink[3] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.394      ;
; 0.274 ; led_blink[2] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.394      ;
; 0.276 ; led_blink[5] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.046      ; 0.404      ;
; 0.281 ; led_blink[1] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.401      ;
; 0.282 ; led_blink[0] ; led_blink[1] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.402      ;
; 0.285 ; led_blink[2] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.231      ; 0.598      ;
; 0.296 ; led_blink[1] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.231      ; 0.609      ;
; 0.299 ; led_blink[0] ; led_blink[5] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.231      ; 0.612      ;
; 0.418 ; led_blink[2] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.538      ;
; 0.426 ; led_blink[3] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.546      ;
; 0.427 ; led_blink[1] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.547      ;
; 0.429 ; led_blink[1] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.549      ;
; 0.430 ; led_blink[0] ; led_blink[2] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.550      ;
; 0.432 ; led_blink[0] ; led_blink[3] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.552      ;
; 0.476 ; led_blink[2] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.596      ;
; 0.487 ; led_blink[1] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.607      ;
; 0.490 ; led_blink[0] ; led_blink[4] ; vadr[14]     ; vadr[14]    ; 0.000        ; 0.038      ; 0.610      ;
+-------+--------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'href'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.197 ; href2     ; href2   ; href         ; href        ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'odd'                                                                 ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+
; 0.197 ; vadr[15]  ; vadr[15] ; odd          ; odd         ; 0.000        ; 0.021      ; 0.300      ;
+-------+-----------+----------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc2'                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_llc2 ; Rise       ; clk_llc2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.130  ; 0.130        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_llc2 ; Rise       ; clk_llc2~input|i               ;
; 0.649  ; 0.865        ; 0.216          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]                     ;
; 0.649  ; 0.865        ; 0.216          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]                     ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|inclk[0] ;
; 0.857  ; 0.857        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~inputclkctrl|outclk   ;
; 0.870  ; 0.870        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[0]|clk                 ;
; 0.870  ; 0.870        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_div[1]|clk                 ;
; 0.871  ; 0.871        ; 0.000          ; High Pulse Width ; clk_llc2 ; Rise       ; clk_llc2~input|o               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'href'                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; href  ; Rise       ; href         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; href  ; Rise       ; href2        ;
; 0.057  ; 0.241        ; 0.184          ; Low Pulse Width  ; href  ; Rise       ; href2        ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|o ;
; 0.236  ; 0.236        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href2|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|i ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; href  ; Rise       ; href~input|i ;
; 0.542  ; 0.758        ; 0.216          ; High Pulse Width ; href  ; Rise       ; href2        ;
; 0.760  ; 0.760        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href2|clk    ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; href  ; Rise       ; href~input|o ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'odd'                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target       ;
+--------+--------------+----------------+------------------+-------+------------+--------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; odd   ; Rise       ; odd          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; odd   ; Rise       ; vadr[15]     ;
; 0.106  ; 0.290        ; 0.184          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]     ;
; 0.127  ; 0.127        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|o  ;
; 0.285  ; 0.285        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; vadr[15]|clk ;
; 0.490  ; 0.706        ; 0.216          ; High Pulse Width ; odd   ; Rise       ; vadr[15]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|i  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; odd   ; Rise       ; odd~input|i  ;
; 0.708  ; 0.708        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; vadr[15]|clk ;
; 0.873  ; 0.873        ; 0.000          ; High Pulse Width ; odd   ; Rise       ; odd~input|o  ;
+--------+--------------+----------------+------------------+-------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_div[1]'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|address_reg_b[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a13~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a15~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a16~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a19~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a1~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a3~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a6~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a8~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a9~portb_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|ram~0                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|Mux34~0                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|address_reg_b[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a18~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a20~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a22~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a24~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a27~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[0]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[10]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[11]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[12]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[13]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[14]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[1]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[2]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[3]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[4]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[5]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[6]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[7]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[8]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr[9]                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[0]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[10]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[11]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[12]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[13]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[14]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[1]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[2]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[3]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[4]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[5]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[6]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[7]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[8]                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_div[1] ; Rise       ; vadr_B[9]                                                                                                   ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a14~portb_address_reg0    ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~portb_address_reg0    ;
; 0.129  ; 0.359        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a4~portb_address_reg0     ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~portb_address_reg0    ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a12~portb_address_reg0    ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a2~portb_address_reg0     ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a7~portb_address_reg0     ;
; 0.130  ; 0.360        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a26~portb_address_reg0 ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~portb_address_reg0    ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a17~portb_address_reg0    ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~portb_address_reg0    ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 0.131  ; 0.361        ; 0.230          ; Low Pulse Width ; clk_div[1] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ram_block1a16~portb_address_reg0 ;
+--------+--------------+----------------+-----------------+------------+------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'vadr[14]'                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]              ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]              ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]              ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]              ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]              ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]              ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vadr[14] ; Rise       ; vadr[14]|q                ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|inclk[0] ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; vadr[14]~clkctrl|outclk   ;
; 0.601  ; 0.601        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[0]|clk          ;
; 0.601  ; 0.601        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[1]|clk          ;
; 0.601  ; 0.601        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[2]|clk          ;
; 0.601  ; 0.601        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[3]|clk          ;
; 0.601  ; 0.601        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[4]|clk          ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; vadr[14] ; Rise       ; led_blink[5]|clk          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                         ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_address_reg0   ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_we_reg         ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a10~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a11~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a18~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~porta_address_reg0       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a20~porta_we_reg             ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~porta_address_reg0        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ram_block1a5~porta_we_reg              ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a13~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a1~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a25~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a4~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a10~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a17~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a1~porta_we_reg        ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a24~porta_we_reg       ;
; 4.745 ; 4.975        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ram_block1a24~portb_address_reg0 ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk_llc'                                         ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target      ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+
; 17.946 ; 18.130       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[0]   ;
; 17.946 ; 18.130       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[1]   ;
; 17.949 ; 18.133       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[2]   ;
; 17.953 ; 18.137       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[3]   ;
; 17.964 ; 18.148       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_B         ;
; 17.964 ; 18.148       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_B         ;
; 17.964 ; 18.148       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; O_B         ;
; 17.964 ; 18.148       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; R_B         ;
; 17.964 ; 18.148       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Y_B         ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[6]   ;
; 17.969 ; 18.153       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[7]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[17]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[18]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[19]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[20]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[18]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[19]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[20]  ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[0]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[1]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[2]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[3]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[4]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[5]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[6]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[7]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; DELTA[8]    ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[4]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; H_DATA[5]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[0]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[1]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[2]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[3]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[4]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[5]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[6]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; S_DATA[7]   ;
; 17.970 ; 18.154       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; vdata_C[4]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[10]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[11]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[12]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[13]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[14]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[15]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[16]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[18]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[19]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[20]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[5]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[6]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[7]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[8]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; A_int[9]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[10]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[11]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[12]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[13]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[14]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[15]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[16]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[7]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[8]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B1_int[9]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[10]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[11]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[12]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[14]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[15]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[16]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[17]  ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[4]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[6]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[7]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[8]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B2_int[9]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[10]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[12]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[13]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[14]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[15]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[16]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[17]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[18]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[19]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; B_int[20]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_MIN[2]    ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[11]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[13]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[16]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; C_int[19]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[0] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[1] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[2] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; Cb_Data1[7] ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[10]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[11]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[12]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[13]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[14]   ;
; 17.971 ; 18.155       ; 0.184          ; Low Pulse Width ; clk_llc ; Rise       ; G_int[15]   ;
+--------+--------------+----------------+-----------------+---------+------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.694 ; 1.935 ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.258 ; 0.493 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 2.109 ; 2.347 ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 0.703 ; 0.948 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 0.491 ; 0.797 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 1.763 ; 2.479 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 1.398 ; 2.057 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 1.273 ; 1.949 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 1.641 ; 2.370 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 1.557 ; 2.245 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 1.498 ; 2.183 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 1.763 ; 2.479 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 1.468 ; 2.148 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 1.471 ; 2.155 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 1.197 ; 1.455 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 4.834 ; 5.597 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 4.545 ; 5.521 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 4.364 ; 5.283 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 4.369 ; 5.300 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 4.400 ; 5.323 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 4.197 ; 5.114 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 4.316 ; 5.249 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 4.164 ; 5.077 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 4.191 ; 5.123 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 4.477 ; 5.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 4.583 ; 5.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 4.410 ; 5.402 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 4.465 ; 5.438 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 4.285 ; 5.177 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 4.834 ; 5.597 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 4.693 ; 5.380 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 3.319 ; 4.076 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 2.869 ; 3.553 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 2.883 ; 3.602 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 3.003 ; 3.448 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 2.852 ; 3.297 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 3.713 ; 4.135 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 0.564  ; 0.339  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.058  ; -0.230 ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.407  ; 0.068  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.331 ; -0.650 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.191 ; -0.422 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -0.931 ; -1.551 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -0.987 ; -1.628 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -1.016 ; -1.670 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -1.285 ; -1.967 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -0.931 ; -1.551 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.021 ; -1.678 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -1.089 ; -1.736 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.015 ; -1.670 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -0.963 ; -1.597 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; -0.037 ; -0.255 ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -2.527 ; -3.204 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -2.946 ; -3.721 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -2.898 ; -3.639 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -2.844 ; -3.596 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -2.772 ; -3.490 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -2.694 ; -3.417 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -2.967 ; -3.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -2.638 ; -3.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -2.707 ; -3.420 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -2.921 ; -3.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -3.086 ; -3.868 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -2.925 ; -3.700 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -2.819 ; -3.570 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -2.838 ; -3.549 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -2.561 ; -3.245 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -2.527 ; -3.204 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -2.110 ; -2.757 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -2.068 ; -2.731 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -1.878 ; -2.522 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -1.546 ; -1.866 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.332 ; -1.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -0.983 ; -1.263 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 4.531 ; 4.707 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 6.015 ; 6.238 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 6.567 ; 7.219 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 5.138 ; 5.328 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 5.514 ; 6.019 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 5.752 ; 6.015 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 6.567 ; 7.219 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 6.561 ; 6.879 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 5.971 ; 6.189 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 5.891 ; 6.157 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 6.054 ; 6.435 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 5.986 ; 6.234 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 6.021 ; 6.399 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 5.979 ; 6.219 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 6.231 ; 6.475 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 5.495 ; 5.650 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 6.115 ; 6.484 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 5.274 ; 5.498 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 5.137 ; 5.455 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 2.952 ; 2.983 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 4.509 ; 4.713 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 5.924 ; 6.233 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 4.877 ; 5.085 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 4.363 ; 4.522 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 5.793 ; 6.007 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 2.822 ; 3.011 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 3.247 ; 3.382 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 3.475 ; 3.681 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 3.522 ; 3.772 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 4.105 ; 4.391 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 4.010 ; 4.300 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 3.383 ; 3.603 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 3.548 ; 3.786 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 4.065 ; 4.356 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 3.793 ; 4.031 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 4.206 ; 4.538 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 3.513 ; 3.746 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 4.116 ; 4.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 3.277 ; 3.436 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 4.312 ; 4.683 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 3.751 ; 3.981 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 2.822 ; 3.011 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 2.304 ; 2.424 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 3.716 ; 4.025 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 3.172 ; 3.391 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 4.690 ; 4.889 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.871 ; 3.855 ; 4.525 ; 4.509 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.871 ; 3.855 ; 4.525 ; 4.509 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.769 ; 3.774 ; 4.406 ; 4.411 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.247 ; 4.252 ; 4.950 ; 4.955 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.258 ; 4.263 ; 4.966 ; 4.971 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.247 ; 4.252 ; 4.950 ; 4.955 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.238 ; 4.243 ; 4.925 ; 4.930 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.258 ; 4.263 ; 4.966 ; 4.971 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.247 ; 4.252 ; 4.950 ; 4.955 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.238 ; 4.243 ; 4.925 ; 4.930 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.238 ; 4.243 ; 4.925 ; 4.930 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.255 ; 4.260 ; 4.960 ; 4.965 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.425 ; 4.430 ; 5.152 ; 5.157 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.245 ; 4.250 ; 4.950 ; 4.955 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.245 ; 4.250 ; 4.950 ; 4.955 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.267 ; 4.272 ; 4.978 ; 4.983 ;
; AMAmem_csx ; AMAmem_waitx    ; 6.922 ;       ;       ; 8.014 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.746 ; 3.730 ; 4.389 ; 4.373 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.746 ; 3.730 ; 4.389 ; 4.373 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.649 ; 3.654 ; 4.276 ; 4.281 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.109 ; 4.114 ; 4.798 ; 4.803 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.119 ; 4.124 ; 4.814 ; 4.819 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.109 ; 4.114 ; 4.798 ; 4.803 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.099 ; 4.104 ; 4.774 ; 4.779 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.119 ; 4.124 ; 4.814 ; 4.819 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.109 ; 4.114 ; 4.798 ; 4.803 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.099 ; 4.104 ; 4.774 ; 4.779 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.099 ; 4.104 ; 4.774 ; 4.779 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.116 ; 4.121 ; 4.808 ; 4.813 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.279 ; 4.284 ; 4.992 ; 4.997 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.107 ; 4.112 ; 4.798 ; 4.803 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.107 ; 4.112 ; 4.798 ; 4.803 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.128 ; 4.133 ; 4.825 ; 4.830 ;
; AMAmem_csx ; AMAmem_waitx    ; 6.629 ;       ;       ; 7.668 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 131
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.717 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                   ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg   ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg  ; Not Calculated       ; No                      ;
; vadr[14]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]            ; Not Calculated       ; No                      ;
; vadr[13]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]            ; Not Calculated       ; No                      ;
; vadr[15]    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]            ; Not Calculated       ; No                      ;
+-------------+---------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a80              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a64              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a112              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a16              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a32              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a0              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a48              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a97              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a81              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a65              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a113              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a17              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a33              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a1              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a49              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a98              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a82              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a66              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a114              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a18              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a34              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a2              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a50              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a99              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a83              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a67              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a115              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a19              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a35              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a3              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a51              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a100              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a84              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a68              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a116              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a20              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a36              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a4              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a52              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a101              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a85              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a69              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a117              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a21              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a37              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a5              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a53              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a102              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a86              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a70              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a118              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a22              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a38              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a6              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a54              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a103              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a87              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a71              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a119              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a23              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a39              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a7              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a55              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a104              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a88              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a72              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a120              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a24              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a40              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a8              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a56              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a105              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a89              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a73              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a121              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a25              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a41              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                              ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                        ;
; Included in Design MTBF ; No                                                                                                    ;
+-------------------------+-------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                  ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                           ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                              ; 125            ;              ;                  ;              ;
; Source Clock                                                                                           ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                   ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                  ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                  ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                    ;                ;              ;                  ;              ;
;  vadr[14]                                                                                              ;                ;              ;                  ;              ;
;  vadr[13]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                        ;                ;              ;                  ;              ;
;  vadr[15]                                                                                              ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                              ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a9              ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a57              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a106              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a90              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a74              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a122              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a26              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a42              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a10              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a58              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a107              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a91              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a75              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a123              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a27              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a43              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a11              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a59              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a108              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a92              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a76              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a124              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a28              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a44              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a12              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a60              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a109              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a93              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a77              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a125              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a29              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a45              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a13              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a61              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a110              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a94              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a78              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a126              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a30              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a46              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a14              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a62              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a111              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a95              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a79              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                                ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                          ;
; Included in Design MTBF ; No                                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                    ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                             ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                     ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                    ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                    ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                      ;                ;              ;                  ;              ;
;  vadr[14]                                                                                                ;                ;              ;                  ;              ;
;  vadr[13]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                          ;                ;              ;                  ;              ;
;  vadr[15]                                                                                                ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a127              ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a31              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a47              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a15              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a63              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                               ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;
; Typical MTBF (years)    ; Not Calculated                                                                                         ;
; Included in Design MTBF ; No                                                                                                     ;
+-------------------------+--------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                   ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                                    ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                            ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                            ; 8.717          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                               ; 125            ;              ;                  ;              ;
; Source Clock                                                                                            ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  clk_div[1]                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  odd                                                                                                    ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                   ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                   ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                     ;                ;              ;                  ;              ;
;  vadr[14]                                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                         ;                ;              ;                  ;              ;
;  vadr[15]                                                                                               ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                               ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96~porta_re_reg ;                ;              ;                  ; 8.717        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ram_block1a96              ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[14]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 9.103          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  vadr[14]                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
;  vadr[14] (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[14]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[14]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[1]     ;                ;              ;                  ; 9.103        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[1] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[13]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 9.273          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  clk_div[1]                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[13]                                                                                         ;                ;              ;                  ;              ;
;  AMAmem_adr[13]                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[0]     ;                ;              ;                  ; 9.273        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[0] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------+
; Source Node             ; vadr[15]                                                                                     ;
; Synchronization Node    ; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                               ;
; Included in Design MTBF ; No                                                                                           ;
+-------------------------+----------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                             ; Automatic      ;              ;                  ;              ;
; Typical MTBF (years)                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                      ; 9.325          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                      ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
;  odd                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                             ;                ;              ;                  ;              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]                                             ;                ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                               ;                ;              ;                  ;              ;
;  vadr[15]                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                         ;                ;              ;                  ;              ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|address_reg_a[2]     ;                ;              ;                  ; 9.325        ;
;  RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|out_address_reg_a[2] ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; -173.110   ; -1.641  ; N/A      ; N/A     ; -3.000              ;
;  clk_div[1]                                           ; -6.284     ; -1.276  ; N/A      ; N/A     ; -2.710              ;
;  clk_llc                                              ; -173.110   ; -1.641  ; N/A      ; N/A     ; 17.946              ;
;  clk_llc2                                             ; -0.243     ; -0.196  ; N/A      ; N/A     ; -3.000              ;
;  href                                                 ; 0.203      ; 0.197   ; N/A      ; N/A     ; -3.000              ;
;  odd                                                  ; 0.203      ; 0.197   ; N/A      ; N/A     ; -3.000              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -35.380    ; -0.178  ; N/A      ; N/A     ; 4.679               ;
;  vadr[14]                                             ; -0.839     ; 0.180   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                       ; -15162.005 ; -26.567 ; 0.0      ; 0.0     ; -200.9              ;
;  clk_div[1]                                           ; -387.957   ; -9.495  ; N/A      ; N/A     ; -179.050            ;
;  clk_llc                                              ; -2166.535  ; -16.876 ; N/A      ; N/A     ; 0.000               ;
;  clk_llc2                                             ; -0.243     ; -0.196  ; N/A      ; N/A     ; -5.570              ;
;  href                                                 ; 0.000      ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  odd                                                  ; 0.000      ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -12604.120 ; -0.178  ; N/A      ; N/A     ; 0.000               ;
;  vadr[14]                                             ; -3.150     ; 0.000   ; N/A      ; N/A     ; -7.710              ;
+-------------------------------------------------------+------------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 3.244 ; 3.201  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.387 ; 0.555  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 4.050 ; 4.101  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; 1.442 ; 1.455  ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; 1.094 ; 1.114  ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; 3.839 ; 4.301  ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; 3.070 ; 3.509  ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; 2.748 ; 3.227  ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; 3.484 ; 3.968  ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; 3.389 ; 3.815  ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; 3.225 ; 3.697  ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; 3.839 ; 4.301  ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; 3.183 ; 3.665  ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; 3.157 ; 3.616  ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 2.495 ; 2.420  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; 9.866 ; 10.524 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; 9.452 ; 10.100 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; 9.137 ; 9.674  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; 9.123 ; 9.646  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; 9.190 ; 9.719  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; 8.800 ; 9.411  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; 8.990 ; 9.566  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; 8.637 ; 9.244  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; 8.703 ; 9.328  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; 9.392 ; 9.838  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; 9.623 ; 10.248 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; 9.126 ; 9.844  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; 9.246 ; 9.902  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; 8.921 ; 9.424  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; 9.866 ; 10.524 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; 9.587 ; 10.113 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; 7.048 ; 7.523  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; 6.073 ; 6.552  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; 6.106 ; 6.657  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; 6.259 ; 6.413  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; 5.944 ; 6.077  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; 7.682 ; 7.725  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+
; href            ; clk_div[1] ; 1.246  ; 1.232  ; Rise       ; clk_div[1]                                           ;
; odd             ; clk_div[1] ; 0.194  ; 0.124  ; Rise       ; clk_div[1]                                           ;
; vref            ; clk_div[1] ; 0.807  ; 0.667  ; Rise       ; clk_div[1]                                           ;
; href            ; clk_llc    ; -0.331 ; -0.650 ; Rise       ; clk_llc                                              ;
; odd             ; clk_llc    ; -0.191 ; -0.331 ; Rise       ; clk_llc                                              ;
; vpo[*]          ; clk_llc    ; -0.931 ; -1.551 ; Rise       ; clk_llc                                              ;
;  vpo[8]         ; clk_llc    ; -0.987 ; -1.628 ; Rise       ; clk_llc                                              ;
;  vpo[9]         ; clk_llc    ; -1.016 ; -1.670 ; Rise       ; clk_llc                                              ;
;  vpo[10]        ; clk_llc    ; -1.285 ; -1.967 ; Rise       ; clk_llc                                              ;
;  vpo[11]        ; clk_llc    ; -0.931 ; -1.551 ; Rise       ; clk_llc                                              ;
;  vpo[12]        ; clk_llc    ; -1.021 ; -1.678 ; Rise       ; clk_llc                                              ;
;  vpo[13]        ; clk_llc    ; -1.089 ; -1.736 ; Rise       ; clk_llc                                              ;
;  vpo[14]        ; clk_llc    ; -1.015 ; -1.670 ; Rise       ; clk_llc                                              ;
;  vpo[15]        ; clk_llc    ; -0.963 ; -1.597 ; Rise       ; clk_llc                                              ;
; vref            ; clk_llc    ; 0.010  ; 0.034  ; Rise       ; clk_llc                                              ;
; AMAmem_adr[*]   ; clk_llc    ; -2.527 ; -3.204 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[0]  ; clk_llc    ; -2.946 ; -3.721 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[1]  ; clk_llc    ; -2.898 ; -3.639 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[2]  ; clk_llc    ; -2.844 ; -3.596 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[3]  ; clk_llc    ; -2.772 ; -3.490 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[4]  ; clk_llc    ; -2.694 ; -3.417 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[5]  ; clk_llc    ; -2.967 ; -3.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[6]  ; clk_llc    ; -2.638 ; -3.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[7]  ; clk_llc    ; -2.707 ; -3.420 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[8]  ; clk_llc    ; -2.921 ; -3.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[9]  ; clk_llc    ; -3.086 ; -3.868 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[10] ; clk_llc    ; -2.925 ; -3.700 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[11] ; clk_llc    ; -2.819 ; -3.570 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[12] ; clk_llc    ; -2.838 ; -3.549 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[13] ; clk_llc    ; -2.561 ; -3.245 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_adr[14] ; clk_llc    ; -2.527 ; -3.204 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_csx      ; clk_llc    ; -2.110 ; -2.757 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_rdx      ; clk_llc    ; -2.068 ; -2.731 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_wrx      ; clk_llc    ; -1.878 ; -2.522 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; href            ; clk_llc    ; -1.546 ; -1.866 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; odd             ; clk_llc    ; -1.332 ; -1.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vref            ; clk_llc    ; -0.983 ; -1.263 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 9.277  ; 9.275  ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 12.312 ; 12.301 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 13.800 ; 13.767 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 10.539 ; 10.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 11.549 ; 11.648 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 11.937 ; 11.868 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 13.800 ; 13.767 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 13.220 ; 13.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 12.089 ; 12.172 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 12.015 ; 12.138 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 12.376 ; 12.463 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 12.251 ; 12.256 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 12.329 ; 12.553 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 12.206 ; 12.196 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 12.741 ; 12.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 11.060 ; 11.068 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 12.663 ; 12.788 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 10.720 ; 10.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 10.470 ; 10.626 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 6.109  ; 6.035  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 9.399  ; 9.372  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 12.361 ; 12.415 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 10.026 ; 10.117 ; Rise       ; vadr[14]                                             ;
+------------------+------------+--------+--------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+
; AMAmem_irq0      ; odd        ; 4.363 ; 4.522 ; Rise       ; odd                                                  ;
; AMAmem_irq1      ; odd        ; 5.793 ; 6.007 ; Rise       ; odd                                                  ;
; AMAmem_data[*]   ; clk_llc    ; 2.822 ; 3.011 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[0]  ; clk_llc    ; 3.247 ; 3.382 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[1]  ; clk_llc    ; 3.475 ; 3.681 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[2]  ; clk_llc    ; 3.522 ; 3.772 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[3]  ; clk_llc    ; 4.105 ; 4.391 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[4]  ; clk_llc    ; 4.010 ; 4.300 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[5]  ; clk_llc    ; 3.383 ; 3.603 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[6]  ; clk_llc    ; 3.548 ; 3.786 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[7]  ; clk_llc    ; 4.065 ; 4.356 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[8]  ; clk_llc    ; 3.793 ; 4.031 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[9]  ; clk_llc    ; 4.206 ; 4.538 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[10] ; clk_llc    ; 3.513 ; 3.746 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[11] ; clk_llc    ; 4.116 ; 4.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[12] ; clk_llc    ; 3.277 ; 3.436 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[13] ; clk_llc    ; 4.312 ; 4.683 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[14] ; clk_llc    ; 3.751 ; 3.981 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  AMAmem_data[15] ; clk_llc    ; 2.822 ; 3.011 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq0      ; clk_llc    ; 2.304 ; 2.424 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_irq1      ; clk_llc    ; 3.716 ; 4.025 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; AMAmem_waitx     ; clk_llc    ; 3.172 ; 3.391 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; led_test         ; vadr[14]   ; 4.690 ; 4.889 ; Rise       ; vadr[14]                                             ;
+------------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+-----------------+--------+-------+-------+--------+
; Input Port ; Output Port     ; RR     ; RF    ; FR    ; FF     ;
+------------+-----------------+--------+-------+-------+--------+
; AMAmem_csx ; AMAmem_data[0]  ; 7.843  ; 7.759 ; 8.338 ; 8.254  ;
; AMAmem_csx ; AMAmem_data[1]  ; 7.843  ; 7.759 ; 8.338 ; 8.254  ;
; AMAmem_csx ; AMAmem_data[2]  ; 7.628  ; 7.556 ; 8.126 ; 8.054  ;
; AMAmem_csx ; AMAmem_data[3]  ; 8.621  ; 8.549 ; 9.155 ; 9.083  ;
; AMAmem_csx ; AMAmem_data[4]  ; 8.651  ; 8.579 ; 9.186 ; 9.114  ;
; AMAmem_csx ; AMAmem_data[5]  ; 8.621  ; 8.549 ; 9.155 ; 9.083  ;
; AMAmem_csx ; AMAmem_data[6]  ; 8.623  ; 8.551 ; 9.135 ; 9.063  ;
; AMAmem_csx ; AMAmem_data[7]  ; 8.651  ; 8.579 ; 9.186 ; 9.114  ;
; AMAmem_csx ; AMAmem_data[8]  ; 8.621  ; 8.549 ; 9.155 ; 9.083  ;
; AMAmem_csx ; AMAmem_data[9]  ; 8.623  ; 8.551 ; 9.135 ; 9.063  ;
; AMAmem_csx ; AMAmem_data[10] ; 8.623  ; 8.551 ; 9.135 ; 9.063  ;
; AMAmem_csx ; AMAmem_data[11] ; 8.634  ; 8.562 ; 9.171 ; 9.099  ;
; AMAmem_csx ; AMAmem_data[12] ; 8.981  ; 8.909 ; 9.516 ; 9.444  ;
; AMAmem_csx ; AMAmem_data[13] ; 8.642  ; 8.570 ; 9.178 ; 9.106  ;
; AMAmem_csx ; AMAmem_data[14] ; 8.642  ; 8.570 ; 9.178 ; 9.106  ;
; AMAmem_csx ; AMAmem_data[15] ; 8.666  ; 8.594 ; 9.205 ; 9.133  ;
; AMAmem_csx ; AMAmem_waitx    ; 14.557 ;       ;       ; 15.104 ;
+------------+-----------------+--------+-------+-------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; AMAmem_csx ; AMAmem_data[0]  ; 3.746 ; 3.730 ; 4.389 ; 4.373 ;
; AMAmem_csx ; AMAmem_data[1]  ; 3.746 ; 3.730 ; 4.389 ; 4.373 ;
; AMAmem_csx ; AMAmem_data[2]  ; 3.649 ; 3.654 ; 4.276 ; 4.281 ;
; AMAmem_csx ; AMAmem_data[3]  ; 4.109 ; 4.114 ; 4.798 ; 4.803 ;
; AMAmem_csx ; AMAmem_data[4]  ; 4.119 ; 4.124 ; 4.814 ; 4.819 ;
; AMAmem_csx ; AMAmem_data[5]  ; 4.109 ; 4.114 ; 4.798 ; 4.803 ;
; AMAmem_csx ; AMAmem_data[6]  ; 4.099 ; 4.104 ; 4.774 ; 4.779 ;
; AMAmem_csx ; AMAmem_data[7]  ; 4.119 ; 4.124 ; 4.814 ; 4.819 ;
; AMAmem_csx ; AMAmem_data[8]  ; 4.109 ; 4.114 ; 4.798 ; 4.803 ;
; AMAmem_csx ; AMAmem_data[9]  ; 4.099 ; 4.104 ; 4.774 ; 4.779 ;
; AMAmem_csx ; AMAmem_data[10] ; 4.099 ; 4.104 ; 4.774 ; 4.779 ;
; AMAmem_csx ; AMAmem_data[11] ; 4.116 ; 4.121 ; 4.808 ; 4.813 ;
; AMAmem_csx ; AMAmem_data[12] ; 4.279 ; 4.284 ; 4.992 ; 4.997 ;
; AMAmem_csx ; AMAmem_data[13] ; 4.107 ; 4.112 ; 4.798 ; 4.803 ;
; AMAmem_csx ; AMAmem_data[14] ; 4.107 ; 4.112 ; 4.798 ; 4.803 ;
; AMAmem_csx ; AMAmem_data[15] ; 4.128 ; 4.133 ; 4.825 ; 4.830 ;
; AMAmem_csx ; AMAmem_waitx    ; 6.629 ;       ;       ; 7.668 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AMAmem_waitx    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_irq0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_irq1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AMAmem_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; vpo[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_data[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_csx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; resetx                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; odd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vref                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_llc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_rdx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_wrx              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_llc2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AMAmem_adr[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vpo[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AMAmem_waitx    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_irq1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; led_test        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; AMAmem_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; AMAmem_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; AMAmem_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; AMAmem_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_div[1]                                           ; clk_div[1]                                           ; 6931         ; 0        ; 0        ; 0        ;
; href                                                 ; clk_div[1]                                           ; 3046         ; 1523     ; 0        ; 0        ;
; odd                                                  ; clk_div[1]                                           ; 30           ; 30       ; 0        ; 0        ;
; vadr[14]                                             ; clk_div[1]                                           ; 1            ; 1        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc                                              ; 204          ; 1        ; 0        ; 0        ;
; clk_llc                                              ; clk_llc                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; href                                                 ; clk_llc                                              ; 60           ; 30       ; 0        ; 0        ;
; odd                                                  ; clk_llc                                              ; 16           ; 16       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc                                              ; 36           ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc2                                             ; 1            ; 1        ; 0        ; 0        ;
; clk_llc2                                             ; clk_llc2                                             ; 2            ; 0        ; 0        ; 0        ;
; href                                                 ; href                                                 ; 1            ; 0        ; 0        ; 0        ;
; odd                                                  ; odd                                                  ; 1            ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 323      ; 0        ; 0        ;
; clk_llc                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 324          ; 0        ; 0        ; 0        ;
; href                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 646          ; 323      ; 0        ; 0        ;
; odd                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 966          ; 324      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13432        ; 0        ; 0        ; 0        ;
; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 641          ; 641      ; 0        ; 0        ;
; vadr[14]                                             ; vadr[14]                                             ; 21           ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
; clk_div[1]                                           ; clk_div[1]                                           ; 6931         ; 0        ; 0        ; 0        ;
; href                                                 ; clk_div[1]                                           ; 3046         ; 1523     ; 0        ; 0        ;
; odd                                                  ; clk_div[1]                                           ; 30           ; 30       ; 0        ; 0        ;
; vadr[14]                                             ; clk_div[1]                                           ; 1            ; 1        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc                                              ; 204          ; 1        ; 0        ; 0        ;
; clk_llc                                              ; clk_llc                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; href                                                 ; clk_llc                                              ; 60           ; 30       ; 0        ; 0        ;
; odd                                                  ; clk_llc                                              ; 16           ; 16       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_llc                                              ; 36           ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; clk_llc2                                             ; 1            ; 1        ; 0        ; 0        ;
; clk_llc2                                             ; clk_llc2                                             ; 2            ; 0        ; 0        ; 0        ;
; href                                                 ; href                                                 ; 1            ; 0        ; 0        ; 0        ;
; odd                                                  ; odd                                                  ; 1            ; 0        ; 0        ; 0        ;
; clk_div[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 323      ; 0        ; 0        ;
; clk_llc                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 324          ; 0        ; 0        ; 0        ;
; href                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 646          ; 323      ; 0        ; 0        ;
; odd                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 966          ; 324      ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 13432        ; 0        ; 0        ; 0        ;
; vadr[14]                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 641          ; 641      ; 0        ; 0        ;
; vadr[14]                                             ; vadr[14]                                             ; 21           ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 3437  ; 3437 ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 212   ; 212  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jul 26 01:51:58 2018
Info: Command: quartus_sta SoC_Brain -c SoC_Brain
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SoC_Brain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk_llc clk_llc
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vadr[14] vadr[14]
    Info (332105): create_clock -period 1.000 -name clk_div[1] clk_div[1]
    Info (332105): create_clock -period 1.000 -name href href
    Info (332105): create_clock -period 1.000 -name clk_llc2 clk_llc2
    Info (332105): create_clock -period 1.000 -name odd odd
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -173.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -173.110           -2166.535 clk_llc 
    Info (332119):   -35.380          -12604.120 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.284            -387.957 clk_div[1] 
    Info (332119):    -0.839              -3.150 vadr[14] 
    Info (332119):    -0.243              -0.243 clk_llc2 
    Info (332119):     0.203               0.000 href 
    Info (332119):     0.203               0.000 odd 
Info (332146): Worst-case hold slack is -1.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.641             -16.876 clk_llc 
    Info (332119):    -1.276              -9.495 clk_div[1] 
    Info (332119):    -0.196              -0.196 clk_llc2 
    Info (332119):     0.010               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.415               0.000 vadr[14] 
    Info (332119):     0.449               0.000 href 
    Info (332119):     0.449               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 clk_llc2 
    Info (332119):    -3.000              -4.285 href 
    Info (332119):    -3.000              -4.285 odd 
    Info (332119):    -2.710            -179.050 clk_div[1] 
    Info (332119):    -1.285              -7.710 vadr[14] 
    Info (332119):     4.702               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.260               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 6.782 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -144.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -144.394           -1786.625 clk_llc 
    Info (332119):   -30.600          -10800.681 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.396            -331.871 clk_div[1] 
    Info (332119):    -0.592              -1.990 vadr[14] 
    Info (332119):    -0.097              -0.097 clk_llc2 
    Info (332119):     0.320               0.000 href 
    Info (332119):     0.320               0.000 odd 
Info (332146): Worst-case hold slack is -1.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.279             -11.549 clk_llc 
    Info (332119):    -1.165              -8.321 clk_div[1] 
    Info (332119):    -0.178              -0.178 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.066              -0.066 clk_llc2 
    Info (332119):     0.354               0.000 vadr[14] 
    Info (332119):     0.382               0.000 href 
    Info (332119):     0.382               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.570 clk_llc2 
    Info (332119):    -3.000              -4.285 href 
    Info (332119):    -3.000              -4.285 odd 
    Info (332119):    -2.649            -176.061 clk_div[1] 
    Info (332119):    -1.285              -7.710 vadr[14] 
    Info (332119):     4.679               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.299               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.170 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -60.754
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -60.754            -686.269 clk_llc 
    Info (332119):   -16.446           -6037.274 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.583            -149.182 clk_div[1] 
    Info (332119):     0.162               0.000 vadr[14] 
    Info (332119):     0.225               0.000 clk_llc2 
    Info (332119):     0.642               0.000 href 
    Info (332119):     0.642               0.000 odd 
Info (332146): Worst-case hold slack is -0.973
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.973             -12.687 clk_llc 
    Info (332119):    -0.594              -4.589 clk_div[1] 
    Info (332119):    -0.195              -0.195 clk_llc2 
    Info (332119):    -0.063              -0.063 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.180               0.000 vadr[14] 
    Info (332119):     0.197               0.000 href 
    Info (332119):     0.197               0.000 odd 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.104 clk_llc2 
    Info (332119):    -3.000              -4.000 href 
    Info (332119):    -3.000              -4.000 odd 
    Info (332119):    -1.000             -85.000 clk_div[1] 
    Info (332119):    -1.000              -6.000 vadr[14] 
    Info (332119):     4.745               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.946               0.000 clk_llc 
Info (332114): Report Metastability: Found 131 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 131
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.717 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5172 megabytes
    Info: Processing ended: Thu Jul 26 01:52:32 2018
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:35


