
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002919                       # Number of seconds simulated (Second)
simTicks                                   2918764000                       # Number of ticks simulated (Tick)
finalTick                                  3908170000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     21.97                       # Real time elapsed on the host (Second)
hostTickRate                                132870385                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                      4233804                       # Number of instructions simulated (Count)
simOps                                        4746526                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   192734                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     216074                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          5837528                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2885005                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        6280710                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  10536                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                64685                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            109270                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             5829402                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.077419                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.808567                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3849115     66.03%     66.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    539425      9.25%     75.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    278574      4.78%     80.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    157564      2.70%     82.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    488716      8.38%     91.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    381227      6.54%     97.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    101773      1.75%     99.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     24256      0.42%     99.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      8752      0.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               5829402                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       4      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      1      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     72      0.01%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   172      0.02%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                  1633      0.22%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 755982     99.69%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   490      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1346056     21.43%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          139      0.00%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     21.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       247215      3.94%     25.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     25.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     25.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     25.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     25.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       247206      3.94%     29.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult       247277      3.94%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     33.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3938500     62.71%     95.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       254317      4.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        6280710                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.075919                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              758354                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.120743                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 13368327                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1909951                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1850774                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  5791382                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 1039747                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          985980                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     3946965                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     3092099                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           6271291                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       3934624                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      9416                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                7675                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4188923                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         260196                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       254299                       # Number of stores executed (Count)
system.cpu.numRate                           1.074306                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              97                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            8126                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2576557                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       2820203                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.265631                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.265631                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.441378                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.441378                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    6361242                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1323662                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    1727780                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      780273                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     781323                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   5625848                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         517788                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        258347                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           56                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         3370                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  291899                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            291814                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              8573                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               284019                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   45                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  283994                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999912                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       3                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              26                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               26                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           63921                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              8569                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      5816404                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.486172                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.703228                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         5232087     89.95%     89.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          151654      2.61%     92.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            9785      0.17%     92.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           13086      0.22%     92.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          120366      2.07%     95.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            4098      0.07%     95.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           79781      1.37%     96.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            7727      0.13%     96.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          197820      3.40%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      5816404                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2584125                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                2827771                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      753487                       # Number of memory references committed (Count)
system.cpu.commit.loads                        499259                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     258355                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions           982675                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     2069146                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1335006     47.21%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          126      0.00%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     47.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       246384      8.71%     55.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     55.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     55.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     55.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       246384      8.71%     64.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult       246384      8.71%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       499259     17.66%     91.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       254228      8.99%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2827771                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        197820                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         444074                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            444074                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        444074                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           444074                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       311835                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          311835                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       311835                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         311835                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  12921845995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  12921845995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  12921845995                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  12921845995                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       755909                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        755909                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       755909                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       755909                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.412530                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.412530                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.412530                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.412530                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 41438.087434                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 41438.087434                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 41438.087434                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 41438.087434                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      5221481                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       278274                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      18.763812                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       246248                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            246248                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        30784                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         30784                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        30784                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        30784                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       281051                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       281051                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       281051                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       281051                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  11300748500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  11300748500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  11300748500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  11300748500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.371805                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.371805                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.371805                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.371805                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 40208.889134                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 40208.889134                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 40208.889134                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 40208.889134                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 281048                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       189866                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          189866                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       311815                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        311815                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  12921592500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  12921592500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       501681                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       501681                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.621540                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.621540                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 41439.932332                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 41439.932332                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        30779                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        30779                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       281036                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       281036                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  11300562500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  11300562500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.560189                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.560189                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 40210.373404                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 40210.373404                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       254208                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         254208                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           20                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           20                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       253495                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       253495                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       254228                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       254228                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000079                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000079                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 12674.750000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 12674.750000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            5                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           15                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           15                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       186000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       186000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000059                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000059                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data        12400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total        12400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               759549                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             281048                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.702560                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          496                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3304684                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3304684                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   170996                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5221509                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    145680                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                282522                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   8695                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               259390                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                2972517                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    24                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             523900                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        2960398                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      291899                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             283997                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5296803                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   17398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    516884                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1832                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            5829402                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.556371                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.730005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4978255     85.40%     85.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   209419      3.59%     88.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   271324      4.65%     93.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    41446      0.71%     94.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    24125      0.41%     94.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    23787      0.41%     95.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    34765      0.60%     95.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    27369      0.47%     96.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   218912      3.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              5829402                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.050004                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.507132                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         516799                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            516799                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        516799                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           516799                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           85                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              85                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           85                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             85                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      6704000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      6704000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      6704000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      6704000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       516884                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        516884                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       516884                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       516884                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000164                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000164                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000164                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000164                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 78870.588235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 78870.588235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 78870.588235                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 78870.588235                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           78                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                78                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             8                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            8                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            8                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           77                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           77                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      6166500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      6166500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      6166500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      6166500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000149                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000149                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000149                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000149                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80084.415584                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80084.415584                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80084.415584                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80084.415584                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     78                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       516799                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          516799                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           85                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            85                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      6704000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      6704000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       516884                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       516884                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000164                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000164                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 78870.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 78870.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            8                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            8                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           77                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           77                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      6166500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      6166500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000149                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000149                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80084.415584                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80084.415584                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 6597                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 78                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              84.576923                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2067614                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2067614                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      8695                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    3128132                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   220756                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                2892681                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 5328                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   517788                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  258347                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     74575                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    80483                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8530                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           47                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 8577                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  2838295                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 2836754                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1774627                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   2242980                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.485951                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.791192                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                          44                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   18504                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   4098                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   15                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 276943                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             499259                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            205.208751                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           148.936194                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  13040      2.61%      2.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2943      0.59%      3.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                24766      4.96%      8.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 7200      1.44%      9.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                13898      2.78%     12.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                13061      2.62%     15.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                14055      2.82%     17.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                20010      4.01%     21.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                13428      2.69%     24.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                15564      3.12%     27.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              13729      2.75%     30.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               9846      1.97%     32.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              11502      2.30%     34.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              10569      2.12%     36.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              15413      3.09%     39.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              14408      2.89%     42.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              15758      3.16%     45.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              15293      3.06%     48.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              16095      3.22%     52.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              18545      3.71%     55.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              16006      3.21%     59.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              16492      3.30%     62.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              14019      2.81%     65.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              11651      2.33%     67.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              10961      2.20%     69.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               8534      1.71%     71.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               7939      1.59%     73.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               8125      1.63%     74.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               8467      1.70%     76.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               7886      1.58%     77.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           110056     22.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               499259                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   8695                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   257231                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4102335                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    299505                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1161636                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                2920984                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 46682                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 915271                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 225389                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    113                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             3179989                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     6827156                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2970409                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  1022048                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               3082911                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    97004                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1723834                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          8508729                       # The number of ROB reads (Count)
system.cpu.rob.writes                         5796503                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2576557                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2820203                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                 179252                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    179252                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                179252                       # number of overall hits (Count)
system.l2.overallHits::total                   179252                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   77                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               101799                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  101876                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  77                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              101799                       # number of overall misses (Count)
system.l2.overallMisses::total                 101876                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         6047500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8848486500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8854534000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        6047500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8848486500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8854534000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 77                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             281051                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                281128                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                77                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            281051                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               281128                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.362208                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.362383                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.362208                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.362383                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 78538.961039                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 86921.153449                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    86914.818014                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 78538.961039                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 86921.153449                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   86914.818014                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                88242                       # number of writebacks (Count)
system.l2.writebacks::total                     88242                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               77                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           101799                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              101876                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              77                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          101799                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             101876                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      5267500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7830506500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7835774000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      5267500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7830506500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7835774000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.362208                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.362383                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.362208                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.362383                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 68409.090909                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76921.251682                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 76914.818014                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 68409.090909                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76921.251682                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 76914.818014                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         101971                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           52                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             52                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            77                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               77                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      6047500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      6047500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           77                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             77                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 78538.961039                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 78538.961039                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           77                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           77                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      5267500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      5267500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 68409.090909                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68409.090909                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 15                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    15                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.accesses::cpu.data             15                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                15                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.hits::cpu.data         179237                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            179237                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       101799                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          101799                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   8848486500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   8848486500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       281036                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        281036                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.362228                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.362228                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86921.153449                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86921.153449                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       101799                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       101799                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   7830506500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   7830506500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.362228                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.362228                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76921.251682                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76921.251682                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           78                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               78                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           78                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           78                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       246248                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           246248                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       246248                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       246248                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       241802                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     101971                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.371282                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      64.090496                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       187.107773                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3844.801731                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.015647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.045681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.938672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  357                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  305                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  739                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2695                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4600003                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4600003                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     88240.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        77.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     97149.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000075042500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         5408                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         5408                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              255195                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              82997                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      101876                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      88240                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    101876                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    88240                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   4650                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                101876                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                88240                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   38646                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   33504                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   17989                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    7084                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    422                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   3109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   5120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   6202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   6281                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   6264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   6178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   6242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   6372                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   7164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   5804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   5637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   5589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   5416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   5411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   5413                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         5408                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.993343                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.299792                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      9.863989                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15           1356     25.07%     25.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          4012     74.19%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47             9      0.17%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             7      0.13%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             5      0.09%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             2      0.04%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            2      0.04%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            2      0.04%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            4      0.07%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            1      0.02%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            3      0.06%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            2      0.04%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          5408                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         5408                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.316938                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.288243                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.033449                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             4841     89.52%     89.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              101      1.87%     91.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              122      2.26%     93.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              120      2.22%     95.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              129      2.39%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               83      1.53%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                6      0.11%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                6      0.11%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          5408                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  297600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6520064                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              5647360                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2233844188.84157801                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1934846393.88453484                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2918710000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      15352.26                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         4928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6217536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      5647488                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1688385.905814927304                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2130194835.896290302277                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1934890248.063906669617                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           77                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       101799                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        88240                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2036000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3652202750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  74786147750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26441.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35876.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    847531.14                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         4992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6515136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6520128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         4992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         4992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      5647360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      5647360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           78                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       101799                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          101877                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        88240                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          88240                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1710313                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2232155803                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2233866116                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1710313                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1710313                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1934846394                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1934846394                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1934846394                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1710313                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2232155803                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4168712510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                97226                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               88242                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6355                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         4669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         4848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         7596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         4208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         7085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        10364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         9696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         4387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         7211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         4298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         6310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         4558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         5277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         5459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         7309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         9953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         9137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         5484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         6314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         5334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1831251250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             486130000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3654238750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18835.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37585.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               88144                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              75065                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        22247                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   533.342923                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   388.543597                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   351.684283                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2231     10.03%     10.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3637     16.35%     26.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3268     14.69%     41.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2161      9.71%     50.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1935      8.70%     59.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1537      6.91%     66.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1241      5.58%     71.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1146      5.15%     77.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5091     22.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        22247                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               6222464                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            5647488                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2131.883222                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1934.890248                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   31.77                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               16.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              15.12                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        69465060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        36891195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      304813740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     202473360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 229875360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1292085690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     32840160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2168444565                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   742.932476                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     75038000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     97240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2746764500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        89485620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        47536170                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      389408460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     258149880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 229875360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1301888550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     24478080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2340822120                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   801.990884                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     53565750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     97240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2768236750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              101876                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         88240                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             13453                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         101876                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       305445                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  305445                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     12167424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 12167424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             101876                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   101876    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               101876                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           582971000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          531529250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         203569                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       101693                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             281111                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       334490                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           78                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            48529                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                15                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               15                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             77                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        281036                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          233                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       843147                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 843380                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         9984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     33746944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                33756928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          101971                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   5647488                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            383099                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000856                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.029248                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  382771     99.91%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     328      0.09%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              383099                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3908170000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          527453000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            117000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         421572000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        562254                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       281126                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             328                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          328                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000028                       # Number of seconds simulated (Second)
simTicks                                     28319000                       # Number of ticks simulated (Tick)
finalTick                                  3936489000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.11                       # Real time elapsed on the host (Second)
hostTickRate                                268613118                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                      4243963                       # Number of instructions simulated (Count)
simOps                                        4758637                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 40205339                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   45075536                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            56638                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21125                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      240                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18512                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     54                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9397                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5363                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  90                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               34791                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.532092                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.413155                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     28396     81.62%     81.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2176      6.25%     87.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1323      3.80%     91.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       829      2.38%     94.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       687      1.97%     96.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       500      1.44%     97.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       430      1.24%     98.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       225      0.65%     99.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       225      0.65%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 34791                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      99     19.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    245     47.02%     66.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   177     33.97%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          425      2.30%      2.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11635     62.85%     65.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.18%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4297     23.21%     88.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2094     11.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18512                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.326848                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 521                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028144                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    71799                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30448                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16895                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      594                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     324                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18283                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         325                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18180                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4181                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       335                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  73                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6237                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3148                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2056                       # Number of stores executed (Count)
system.cpu.numRate                           0.320986                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             191                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21847                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10159                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12111                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.575155                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.575155                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.179367                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.179367                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18848                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11954                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2877                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2967                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2275                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4685                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2325                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          550                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          149                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5362                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3783                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               383                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1929                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  239                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1633                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.846553                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     400                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             631                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              609                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           84                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9474                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               638                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        32935                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.368119                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.358260                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           29315     89.01%     89.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1340      4.07%     93.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             603      1.83%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             310      0.94%     95.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             348      1.06%     96.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             181      0.55%     97.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             125      0.38%     97.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             103      0.31%     98.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             610      1.85%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        32935                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10172                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12124                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4232                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2667                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2210                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11306                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   198                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7766     64.05%     64.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2667     22.00%     87.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1565     12.91%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12124                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           610                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4594                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4594                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4594                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4594                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          741                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             741                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          741                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            741                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     63770986                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     63770986                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     63770986                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     63770986                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5335                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5335                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5335                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5335                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.138894                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.138894                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.138894                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.138894                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 86060.709852                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 86060.709852                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 86060.709852                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 86060.709852                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2598                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            1                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           53                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      49.018868                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            1                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          298                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               298                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          402                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           402                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          402                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          402                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          339                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          339                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          339                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          339                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     31878497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     31878497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     31878497                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     31878497                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063543                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063543                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 94036.864307                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 94036.864307                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 94036.864307                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 94036.864307                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    344                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3203                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3203                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          641                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           641                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     58229000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     58229000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3844                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3844                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.166753                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.166753                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 90840.873635                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 90840.873635                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          327                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          327                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     30126500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     30126500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081686                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081686                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 95944.267516                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 95944.267516                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       233000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       233000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       116500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       116500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       231000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       231000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       115500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       115500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1391                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1391                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          100                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          100                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      5541986                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      5541986                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.067069                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.067069                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 55419.860000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 55419.860000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           75                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           75                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           25                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           25                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1751997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1751997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.016767                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.016767                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 70079.880000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 70079.880000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                23422                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1368                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.121345                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          578                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          356                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21980                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21980                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8574                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 21231                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3936                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   388                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    662                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1535                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    91                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23765                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   341                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8295                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          23043                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5362                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2055                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         23087                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1498                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  352                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2307                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3020                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   210                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              34791                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.760513                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.108038                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    29913     85.98%     85.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      421      1.21%     87.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      495      1.42%     88.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      455      1.31%     89.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      462      1.33%     91.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      541      1.55%     92.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      292      0.84%     93.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      318      0.91%     94.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1894      5.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                34791                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.094671                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.406847                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2725                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2725                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2725                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2725                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          295                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             295                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          295                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            295                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     23664999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     23664999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     23664999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     23664999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3020                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3020                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3020                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3020                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.097682                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.097682                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.097682                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.097682                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 80220.335593                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 80220.335593                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 80220.335593                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 80220.335593                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           28                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             14                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          236                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               236                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           58                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            58                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           58                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           58                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          237                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          237                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          237                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          237                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     19228999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     19228999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     19228999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     19228999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.078477                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.078477                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.078477                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.078477                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 81135.016878                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 81135.016878                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 81135.016878                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 81135.016878                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    236                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2725                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2725                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          295                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           295                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     23664999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     23664999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.097682                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.097682                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 80220.335593                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 80220.335593                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           58                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           58                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          237                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          237                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     19228999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     19228999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.078477                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.078477                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 81135.016878                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 81135.016878                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               591994                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                492                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1203.239837                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          108                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12316                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12316                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       662                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       5732                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1014                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21438                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   86                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4685                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2325                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   240                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        49                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      927                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             88                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          645                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  733                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17671                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17159                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8954                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14996                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.302959                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597093                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         152                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2043                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  10                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    784                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   55                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     47                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             31.971504                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            77.367727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2236     83.84%     83.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   16      0.60%     84.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   36      1.35%     85.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   11      0.41%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.07%     86.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.07%     86.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  4      0.15%     86.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.04%     86.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  7      0.26%     86.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 64      2.40%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 13      0.49%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  4      0.15%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 53      1.99%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 12      0.45%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 18      0.67%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 99      3.71%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 24      0.90%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  4      0.15%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.04%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.04%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.15%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  4      0.15%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  8      0.30%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.07%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.07%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               38      1.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              832                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    662                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8850                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    7801                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10487                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3964                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3027                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22723                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    613                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    950                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1519                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20731                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30466                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23772                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      239                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11284                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9545                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      36                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1780                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            53715                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44915                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10159                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12111                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     26                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                     39                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        65                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    26                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                    39                       # number of overall hits (Count)
system.l2.overallHits::total                       65                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  211                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  300                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     511                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 211                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 300                       # number of overall misses (Count)
system.l2.overallMisses::total                    511                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        18588500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        30906500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           49495000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       18588500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       30906500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          49495000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                237                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                339                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   576                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               237                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               339                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  576                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.890295                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.884956                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.887153                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.890295                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.884956                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.887153                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 88097.156398                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 103021.666667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    96859.099804                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 88097.156398                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 103021.666667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   96859.099804                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  528                       # number of writebacks (Count)
system.l2.writebacks::total                       528                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              211                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              300                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 511                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             211                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             300                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                511                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16488500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     27896500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       44385000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16488500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     27896500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      44385000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.890295                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.884956                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.887153                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.890295                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.884956                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.887153                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 78144.549763                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 92988.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 86859.099804                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 78144.549763                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 92988.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 86859.099804                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            691                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        37000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        37000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              26                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 26                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           211                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              211                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     18588500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     18588500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          237                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            237                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.890295                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.890295                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 88097.156398                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 88097.156398                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          211                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          211                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16488500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16488500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.890295                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.890295                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 78144.549763                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 78144.549763                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  7                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     7                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               18                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  18                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1802500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1802500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                25                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.720000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.720000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 100138.888889                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 100138.888889                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           18                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              18                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1622500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1622500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.720000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.720000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 90138.888889                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 90138.888889                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             32                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                32                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          282                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             282                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     29104000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     29104000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.898089                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.898089                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 103205.673759                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 103205.673759                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          282                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          282                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     26274000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     26274000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.898089                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.898089                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 93170.212766                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 93170.212766                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          236                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              236                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          236                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          236                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          298                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              298                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          298                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          298                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       332688                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4787                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      69.498224                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     118.653186                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       126.337445                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3851.009369                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.028968                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.030844                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.940188                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  210                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1007                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  600                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2279                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9955                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9955                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       530.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       210.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000009182500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           32                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           32                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1371                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                494                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         510                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        530                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       510                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      530                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   510                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  530                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     268                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           32                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean             16                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     15.701447                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      3.172462                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 1      3.12%      3.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                2      6.25%      9.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                2      6.25%     15.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                5     15.62%     31.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                5     15.62%     46.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                8     25.00%     71.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                2      6.25%     78.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                2      6.25%     84.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                2      6.25%     90.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22                2      6.25%     96.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24                1      3.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            32                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           32                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.437500                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.412648                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.948258                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               26     81.25%     81.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                4     12.50%     93.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      6.25%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            32                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   32640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                33920                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1152583071.43613815                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1197782407.57088876                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      28361500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27270.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        19072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        33664                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 474593029.414880454540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 673470108.407782793045                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1188742540.343938589096                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          210                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          300                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          530                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7797500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15360000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    709199500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     37130.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     51200.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1338112.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        19200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          32640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13440                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13440                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        33920                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        33920                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          210                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          300                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             510                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          530                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            530                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      474593029                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      677990042                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1152583071                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    474593029                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     474593029                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1197782408                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1197782408                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1197782408                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     474593029                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     677990042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2350365479                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  508                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 526                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                13632500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2540000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           23157500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26835.63                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           45585.63                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 264                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                286                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            51.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           54.37                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          489                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   142.658487                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   111.598016                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   124.622577                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127          243     49.69%     49.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          113     23.11%     72.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255           51     10.43%     83.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319           33      6.75%     89.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383           21      4.29%     94.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447            9      1.84%     96.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511            6      1.23%     97.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575            2      0.41%     97.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639            4      0.82%     98.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            2      0.41%     98.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            2      0.41%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895            1      0.20%     99.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            2      0.41%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          489                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 32512                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              33664                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1148.063138                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1188.742540                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.26                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               9.29                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               53.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1792140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          963930                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1834980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1346760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     12751470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       136800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      21284640                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   751.602811                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       233250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     27045750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1663620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          891825                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1792140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1398960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12513210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       337440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      21055755                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   743.520428                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       767500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     26511500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 493                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           530                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               154                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 18                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                18                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            492                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1707                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1707                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        66624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    66624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                512                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      512    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  512                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3443000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2746500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1196                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          684                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                553                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          826                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          236                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              209                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                25                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               25                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            237                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           314                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          709                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1029                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1738                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        40960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   71168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             691                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     33792                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1269                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.006304                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.079179                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1261     99.37%     99.37% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       8      0.63%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1269                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     28319000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1113000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            354000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            514000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1158                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          580                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               8                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
