;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #-1, <-520
	MOV -7, <-20
	JMP -7, @-20
	ADD 12, 1
	JMP 12, #18
	JMP -7, @-20
	CMP @127, 106
	SPL 0, <-2
	SUB 500, 3
	CMP 0, <0
	MOV @-127, 100
	ADD 130, 9
	SUB @127, 106
	SUB @127, 106
	DAT <12, <200
	SUB @-121, 116
	SPL 0, <-2
	ADD 210, 30
	MOV -7, <-20
	SLT <99, 2
	JMP -7, @-20
	SLT 12, 1
	SPL 0, <-2
	SUB 500, 3
	SUB 500, 3
	SUB 250, 400
	ADD -1, <-20
	ADD 210, 30
	MOV -7, <-20
	ADD -1, <-20
	ADD -1, <-20
	SUB @13, <0
	JMP 839, #31
	ADD 0, <0
	SPL 0, <-2
	JMP 839, #31
	SLT 25, 40
	CMP -207, <-126
	MOV -1, <-20
	MOV -1, <-20
	MOV 602, @42
	ADD 23, @20
	ADD 23, @20
	ADD 270, 60
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
