# VSD-RTLDesign_And_Synthesis

üîßThis repository documents learnings and lab work from the ‚ÄúRTL Design using Verilog with Sky130"

**üìò About This Repo**

- Writing and simulating RTL designs using Verilog

*Running functional simulations with Icarus Verilog and visualizing waveforms in GTKWave

*Performing logic synthesis with Yosys and the Sky130 open-source process design kit

*Hands on practice using Linux terminal or open-source FPGA environments

*Understanding core concepts like:*
*Basics of Verilog Coding
*Testbench creation
*Standard cell libraries and their verilog modules
*D Flip-Flop styles
*Hold and setup time concepts
*Basic optimization techniques
*if-else, case, for, and generate statements
*Gate level Synthesis
*Inferred Latches
*Simulation and Synthesis mismatch

*Installed tools:*
*git for version control
*iverilog for compiling Verilog
*gtkwave for viewing simulation waveforms
*yosys for logic synthesis
Any code editor (e.g., VS Code, Vim, Nano)
**üìÅWorkshop Structure**
*Day 1: Introduction to Verilog RTL Design & Synthesis (Introduction to Verilog RTL design and Synthesis/Readme.md)
*Day 2: Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding (Hierarchical and Flat Synthesis/Readme.md) and (Synthesis_of_DFF_with_asynchronous_reset/Readme.md)
*Day 3: Combinational and Sequential Optimization (Combinational and Sequential Optimizations/Readme.md)
*Day 4: Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch (Gate Level Synthesis and its Importance/README.md)
*Day 5: Optimization in Synthesis (Optimization in synthesis/README.md)

