Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Nov 18 14:36:38 2022
| Host         : fox-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file stop_watch_timing_summary_routed.rpt -rpx stop_watch_timing_summary_routed.rpx
| Design       : stop_watch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.273        0.000                      0                  132        0.210        0.000                      0                  132        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.273        0.000                      0                  132        0.210        0.000                      0                  132        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.994ns (23.217%)  route 3.287ns (76.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.710     5.313    Counter_1/CLK
    SLICE_X83Y74         FDCE                                         r  Counter_1/cnt_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.419     5.732 f  Counter_1/cnt_q_reg[6]/Q
                         net (fo=2, routed)           0.820     6.551    Counter_1/cnt_q[6]
    SLICE_X85Y74         LUT4 (Prop_lut4_I1_O)        0.299     6.850 f  Counter_1/cnt_q[19]_i_3/O
                         net (fo=1, routed)           0.827     7.677    Counter_1/cnt_q[19]_i_3_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.801 f  Counter_1/cnt_q[19]_i_2/O
                         net (fo=21, routed)          1.026     8.827    FSM_1/cnt_q_reg[3]
    SLICE_X85Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.979 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.615     9.594    Counter_1/E[0]
    SLICE_X84Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.598    15.021    Counter_1/CLK
    SLICE_X84Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X84Y78         FDCE (Setup_fdce_C_CE)      -0.377    14.867    Counter_1/cnt_frac_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.994ns (23.217%)  route 3.287ns (76.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.710     5.313    Counter_1/CLK
    SLICE_X83Y74         FDCE                                         r  Counter_1/cnt_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.419     5.732 f  Counter_1/cnt_q_reg[6]/Q
                         net (fo=2, routed)           0.820     6.551    Counter_1/cnt_q[6]
    SLICE_X85Y74         LUT4 (Prop_lut4_I1_O)        0.299     6.850 f  Counter_1/cnt_q[19]_i_3/O
                         net (fo=1, routed)           0.827     7.677    Counter_1/cnt_q[19]_i_3_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.801 f  Counter_1/cnt_q[19]_i_2/O
                         net (fo=21, routed)          1.026     8.827    FSM_1/cnt_q_reg[3]
    SLICE_X85Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.979 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.615     9.594    Counter_1/E[0]
    SLICE_X84Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.598    15.021    Counter_1/CLK
    SLICE_X84Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X84Y78         FDCE (Setup_fdce_C_CE)      -0.377    14.867    Counter_1/cnt_frac_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.994ns (23.217%)  route 3.287ns (76.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.710     5.313    Counter_1/CLK
    SLICE_X83Y74         FDCE                                         r  Counter_1/cnt_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.419     5.732 f  Counter_1/cnt_q_reg[6]/Q
                         net (fo=2, routed)           0.820     6.551    Counter_1/cnt_q[6]
    SLICE_X85Y74         LUT4 (Prop_lut4_I1_O)        0.299     6.850 f  Counter_1/cnt_q[19]_i_3/O
                         net (fo=1, routed)           0.827     7.677    Counter_1/cnt_q[19]_i_3_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.801 f  Counter_1/cnt_q[19]_i_2/O
                         net (fo=21, routed)          1.026     8.827    FSM_1/cnt_q_reg[3]
    SLICE_X85Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.979 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.615     9.594    Counter_1/E[0]
    SLICE_X84Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.598    15.021    Counter_1/CLK
    SLICE_X84Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[6]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X84Y78         FDCE (Setup_fdce_C_CE)      -0.377    14.867    Counter_1/cnt_frac_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.994ns (23.812%)  route 3.180ns (76.188%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.710     5.313    Counter_1/CLK
    SLICE_X83Y74         FDCE                                         r  Counter_1/cnt_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.419     5.732 f  Counter_1/cnt_q_reg[6]/Q
                         net (fo=2, routed)           0.820     6.551    Counter_1/cnt_q[6]
    SLICE_X85Y74         LUT4 (Prop_lut4_I1_O)        0.299     6.850 f  Counter_1/cnt_q[19]_i_3/O
                         net (fo=1, routed)           0.827     7.677    Counter_1/cnt_q[19]_i_3_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.801 f  Counter_1/cnt_q[19]_i_2/O
                         net (fo=21, routed)          1.026     8.827    FSM_1/cnt_q_reg[3]
    SLICE_X85Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.979 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.508     9.487    Counter_1/E[0]
    SLICE_X85Y77         FDCE                                         r  Counter_1/cnt_frac_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.596    15.019    Counter_1/CLK
    SLICE_X85Y77         FDCE                                         r  Counter_1/cnt_frac_q_reg[0]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X85Y77         FDCE (Setup_fdce_C_CE)      -0.413    14.829    Counter_1/cnt_frac_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.994ns (23.812%)  route 3.180ns (76.188%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.710     5.313    Counter_1/CLK
    SLICE_X83Y74         FDCE                                         r  Counter_1/cnt_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.419     5.732 f  Counter_1/cnt_q_reg[6]/Q
                         net (fo=2, routed)           0.820     6.551    Counter_1/cnt_q[6]
    SLICE_X85Y74         LUT4 (Prop_lut4_I1_O)        0.299     6.850 f  Counter_1/cnt_q[19]_i_3/O
                         net (fo=1, routed)           0.827     7.677    Counter_1/cnt_q[19]_i_3_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.801 f  Counter_1/cnt_q[19]_i_2/O
                         net (fo=21, routed)          1.026     8.827    FSM_1/cnt_q_reg[3]
    SLICE_X85Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.979 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.508     9.487    Counter_1/E[0]
    SLICE_X85Y77         FDCE                                         r  Counter_1/cnt_frac_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.596    15.019    Counter_1/CLK
    SLICE_X85Y77         FDCE                                         r  Counter_1/cnt_frac_q_reg[3]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X85Y77         FDCE (Setup_fdce_C_CE)      -0.413    14.829    Counter_1/cnt_frac_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.994ns (24.291%)  route 3.098ns (75.709%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.710     5.313    Counter_1/CLK
    SLICE_X83Y74         FDCE                                         r  Counter_1/cnt_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.419     5.732 f  Counter_1/cnt_q_reg[6]/Q
                         net (fo=2, routed)           0.820     6.551    Counter_1/cnt_q[6]
    SLICE_X85Y74         LUT4 (Prop_lut4_I1_O)        0.299     6.850 f  Counter_1/cnt_q[19]_i_3/O
                         net (fo=1, routed)           0.827     7.677    Counter_1/cnt_q[19]_i_3_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.801 f  Counter_1/cnt_q[19]_i_2/O
                         net (fo=21, routed)          1.026     8.827    FSM_1/cnt_q_reg[3]
    SLICE_X85Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.979 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.426     9.405    Counter_1/E[0]
    SLICE_X85Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.598    15.021    Counter_1/CLK
    SLICE_X85Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X85Y78         FDCE (Setup_fdce_C_CE)      -0.413    14.831    Counter_1/cnt_frac_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.994ns (24.656%)  route 3.037ns (75.344%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.710     5.313    Counter_1/CLK
    SLICE_X83Y74         FDCE                                         r  Counter_1/cnt_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.419     5.732 f  Counter_1/cnt_q_reg[6]/Q
                         net (fo=2, routed)           0.820     6.551    Counter_1/cnt_q[6]
    SLICE_X85Y74         LUT4 (Prop_lut4_I1_O)        0.299     6.850 f  Counter_1/cnt_q[19]_i_3/O
                         net (fo=1, routed)           0.827     7.677    Counter_1/cnt_q[19]_i_3_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.801 f  Counter_1/cnt_q[19]_i_2/O
                         net (fo=21, routed)          1.026     8.827    FSM_1/cnt_q_reg[3]
    SLICE_X85Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.979 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.365     9.344    Counter_1/E[0]
    SLICE_X84Y79         FDCE                                         r  Counter_1/cnt_frac_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.599    15.022    Counter_1/CLK
    SLICE_X84Y79         FDCE                                         r  Counter_1/cnt_frac_q_reg[5]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X84Y79         FDCE (Setup_fdce_C_CE)      -0.377    14.868    Counter_1/cnt_frac_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 debouncer_2/count_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_2/count_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.994ns (24.791%)  route 3.016ns (75.209%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.723     5.326    debouncer_2/CLK
    SLICE_X86Y67         FDCE                                         r  debouncer_2/count_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDCE (Prop_fdce_C_Q)         0.419     5.745 f  debouncer_2/count_q_reg[9]/Q
                         net (fo=3, routed)           0.806     6.551    debouncer_2/count_q_reg_n_0_[9]
    SLICE_X86Y68         LUT4 (Prop_lut4_I1_O)        0.297     6.848 r  debouncer_2/count_q[20]_i_3/O
                         net (fo=2, routed)           0.678     7.526    debouncer_2/count_q[20]_i_3_n_0
    SLICE_X86Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.650 f  debouncer_2/count_q[16]_i_2__0/O
                         net (fo=14, routed)          1.008     8.658    debouncer_2/count_q[16]_i_2__0_n_0
    SLICE_X86Y66         LUT2 (Prop_lut2_I1_O)        0.154     8.812 r  debouncer_2/count_q[0]_i_1/O
                         net (fo=1, routed)           0.524     9.335    debouncer_2/count_q[0]_i_1_n_0
    SLICE_X86Y66         FDCE                                         r  debouncer_2/count_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.605    15.028    debouncer_2/CLK
    SLICE_X86Y66         FDCE                                         r  debouncer_2/count_q_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X86Y66         FDCE (Setup_fdce_C_D)       -0.265    15.002    debouncer_2/count_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_int_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.966ns (24.290%)  route 3.011ns (75.710%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.710     5.313    Counter_1/CLK
    SLICE_X83Y74         FDCE                                         r  Counter_1/cnt_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.419     5.732 f  Counter_1/cnt_q_reg[6]/Q
                         net (fo=2, routed)           0.820     6.551    Counter_1/cnt_q[6]
    SLICE_X85Y74         LUT4 (Prop_lut4_I1_O)        0.299     6.850 f  Counter_1/cnt_q[19]_i_3/O
                         net (fo=1, routed)           0.827     7.677    Counter_1/cnt_q[19]_i_3_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.801 f  Counter_1/cnt_q[19]_i_2/O
                         net (fo=21, routed)          0.859     8.660    Counter_1/cnt_q_reg[1]_0
    SLICE_X85Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.784 r  Counter_1/cnt_int_q[6]_i_1/O
                         net (fo=7, routed)           0.505     9.290    Counter_1/cnt_int_q[6]_i_1_n_0
    SLICE_X86Y80         FDCE                                         r  Counter_1/cnt_int_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601    15.024    Counter_1/CLK
    SLICE_X86Y80         FDCE                                         r  Counter_1/cnt_int_q_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X86Y80         FDCE (Setup_fdce_C_CE)      -0.205    15.042    Counter_1/cnt_int_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_int_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.966ns (24.290%)  route 3.011ns (75.710%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.710     5.313    Counter_1/CLK
    SLICE_X83Y74         FDCE                                         r  Counter_1/cnt_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.419     5.732 f  Counter_1/cnt_q_reg[6]/Q
                         net (fo=2, routed)           0.820     6.551    Counter_1/cnt_q[6]
    SLICE_X85Y74         LUT4 (Prop_lut4_I1_O)        0.299     6.850 f  Counter_1/cnt_q[19]_i_3/O
                         net (fo=1, routed)           0.827     7.677    Counter_1/cnt_q[19]_i_3_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.124     7.801 f  Counter_1/cnt_q[19]_i_2/O
                         net (fo=21, routed)          0.859     8.660    Counter_1/cnt_q_reg[1]_0
    SLICE_X85Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.784 r  Counter_1/cnt_int_q[6]_i_1/O
                         net (fo=7, routed)           0.505     9.290    Counter_1/cnt_int_q[6]_i_1_n_0
    SLICE_X86Y80         FDCE                                         r  Counter_1/cnt_int_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601    15.024    Counter_1/CLK
    SLICE_X86Y80         FDCE                                         r  Counter_1/cnt_int_q_reg[2]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X86Y80         FDCE (Setup_fdce_C_CE)      -0.205    15.042    Counter_1/cnt_int_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Counter_1/cnt_frac_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.596     1.515    Counter_1/CLK
    SLICE_X85Y77         FDCE                                         r  Counter_1/cnt_frac_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  Counter_1/cnt_frac_q_reg[3]/Q
                         net (fo=16, routed)          0.115     1.771    Counter_1/sec_frac_int[3]
    SLICE_X85Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  Counter_1/cnt_frac_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    Counter_1/cnt_frac_q[3]_i_1_n_0
    SLICE_X85Y77         FDCE                                         r  Counter_1/cnt_frac_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     2.030    Counter_1/CLK
    SLICE_X85Y77         FDCE                                         r  Counter_1/cnt_frac_q_reg[3]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X85Y77         FDCE (Hold_fdce_C_D)         0.091     1.606    Counter_1/cnt_frac_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Counter_1/cnt_frac_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.596     1.515    Counter_1/CLK
    SLICE_X84Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  Counter_1/cnt_frac_q_reg[1]/Q
                         net (fo=11, routed)          0.141     1.820    Counter_1/sec_frac_int[1]
    SLICE_X85Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  Counter_1/cnt_frac_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.865    Counter_1/cnt_frac_q[4]_i_1_n_0
    SLICE_X85Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.866     2.031    Counter_1/CLK
    SLICE_X85Y78         FDCE                                         r  Counter_1/cnt_frac_q_reg[4]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X85Y78         FDCE (Hold_fdce_C_D)         0.091     1.619    Counter_1/cnt_frac_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.595     1.514    SevenSegment_1/CLK
    SLICE_X89Y73         FDCE                                         r  SevenSegment_1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  SevenSegment_1/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.764    SevenSegment_1/counter_reg_n_0_[11]
    SLICE_X89Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  SevenSegment_1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    SevenSegment_1/counter_reg[8]_i_1_n_4
    SLICE_X89Y73         FDCE                                         r  SevenSegment_1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     2.029    SevenSegment_1/CLK
    SLICE_X89Y73         FDCE                                         r  SevenSegment_1/counter_reg[11]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X89Y73         FDCE (Hold_fdce_C_D)         0.105     1.619    SevenSegment_1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.513    SevenSegment_1/CLK
    SLICE_X89Y74         FDCE                                         r  SevenSegment_1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  SevenSegment_1/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.763    SevenSegment_1/counter_reg_n_0_[15]
    SLICE_X89Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  SevenSegment_1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    SevenSegment_1/counter_reg[12]_i_1_n_4
    SLICE_X89Y74         FDCE                                         r  SevenSegment_1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     2.028    SevenSegment_1/CLK
    SLICE_X89Y74         FDCE                                         r  SevenSegment_1/counter_reg[15]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X89Y74         FDCE (Hold_fdce_C_D)         0.105     1.618    SevenSegment_1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.597     1.516    SevenSegment_1/CLK
    SLICE_X89Y71         FDCE                                         r  SevenSegment_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  SevenSegment_1/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.766    SevenSegment_1/counter_reg_n_0_[3]
    SLICE_X89Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  SevenSegment_1/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    SevenSegment_1/counter_reg[0]_i_1_n_4
    SLICE_X89Y71         FDCE                                         r  SevenSegment_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.867     2.032    SevenSegment_1/CLK
    SLICE_X89Y71         FDCE                                         r  SevenSegment_1/counter_reg[3]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y71         FDCE (Hold_fdce_C_D)         0.105     1.621    SevenSegment_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.597     1.516    SevenSegment_1/CLK
    SLICE_X89Y72         FDCE                                         r  SevenSegment_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  SevenSegment_1/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.766    SevenSegment_1/counter_reg_n_0_[7]
    SLICE_X89Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  SevenSegment_1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    SevenSegment_1/counter_reg[4]_i_1_n_4
    SLICE_X89Y72         FDCE                                         r  SevenSegment_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.866     2.031    SevenSegment_1/CLK
    SLICE_X89Y72         FDCE                                         r  SevenSegment_1/counter_reg[7]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X89Y72         FDCE (Hold_fdce_C_D)         0.105     1.621    SevenSegment_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.513    SevenSegment_1/CLK
    SLICE_X89Y74         FDCE                                         r  SevenSegment_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  SevenSegment_1/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.760    SevenSegment_1/counter_reg_n_0_[12]
    SLICE_X89Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  SevenSegment_1/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    SevenSegment_1/counter_reg[12]_i_1_n_7
    SLICE_X89Y74         FDCE                                         r  SevenSegment_1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.863     2.028    SevenSegment_1/CLK
    SLICE_X89Y74         FDCE                                         r  SevenSegment_1/counter_reg[12]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X89Y74         FDCE (Hold_fdce_C_D)         0.105     1.618    SevenSegment_1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.597     1.516    SevenSegment_1/CLK
    SLICE_X89Y72         FDCE                                         r  SevenSegment_1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  SevenSegment_1/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.763    SevenSegment_1/counter_reg_n_0_[4]
    SLICE_X89Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  SevenSegment_1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    SevenSegment_1/counter_reg[4]_i_1_n_7
    SLICE_X89Y72         FDCE                                         r  SevenSegment_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.866     2.031    SevenSegment_1/CLK
    SLICE_X89Y72         FDCE                                         r  SevenSegment_1/counter_reg[4]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X89Y72         FDCE (Hold_fdce_C_D)         0.105     1.621    SevenSegment_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.595     1.514    SevenSegment_1/CLK
    SLICE_X89Y73         FDCE                                         r  SevenSegment_1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  SevenSegment_1/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.761    SevenSegment_1/counter_reg_n_0_[8]
    SLICE_X89Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  SevenSegment_1/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    SevenSegment_1/counter_reg[8]_i_1_n_7
    SLICE_X89Y73         FDCE                                         r  SevenSegment_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     2.029    SevenSegment_1/CLK
    SLICE_X89Y73         FDCE                                         r  SevenSegment_1/counter_reg[8]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X89Y73         FDCE (Hold_fdce_C_D)         0.105     1.619    SevenSegment_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.595     1.514    SevenSegment_1/CLK
    SLICE_X89Y73         FDCE                                         r  SevenSegment_1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  SevenSegment_1/counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.765    SevenSegment_1/counter_reg_n_0_[10]
    SLICE_X89Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  SevenSegment_1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    SevenSegment_1/counter_reg[8]_i_1_n_5
    SLICE_X89Y73         FDCE                                         r  SevenSegment_1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     2.029    SevenSegment_1/CLK
    SLICE_X89Y73         FDCE                                         r  SevenSegment_1/counter_reg[10]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X89Y73         FDCE (Hold_fdce_C_D)         0.105     1.619    SevenSegment_1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y77    Counter_1/cnt_frac_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y78    Counter_1/cnt_frac_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y78    Counter_1/cnt_frac_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y77    Counter_1/cnt_frac_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y78    Counter_1/cnt_frac_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y79    Counter_1/cnt_frac_q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y78    Counter_1/cnt_frac_q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y79    Counter_1/cnt_int_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y80    Counter_1/cnt_int_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    Counter_1/cnt_frac_q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    Counter_1/cnt_int_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    Counter_1/cnt_int_q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    Counter_1/cnt_int_q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    SevenSegment_1/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    SevenSegment_1/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    SevenSegment_1/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    SevenSegment_1/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    SevenSegment_1/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    SevenSegment_1/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    Counter_1/cnt_frac_q_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    SevenSegment_1/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    SevenSegment_1/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    SevenSegment_1/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y69    debouncer_1/count_q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y68    debouncer_1/count_q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y69    debouncer_1/count_q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y69    debouncer_1/count_q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y69    debouncer_1/count_q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y68    debouncer_1/count_q_reg[5]/C



