//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_12,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_13,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_14
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<30>;
	.reg .b32 	%r<85>;
	.reg .f32 	%f<53>;
	.reg .b64 	%rd<89>;
	.loc	1 19 0                          // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_0];
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_1];
$L__tmp0:
	.loc	1 22 28                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:22:33
	shl.b32 	%r37, %r1, 4;
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_2];
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_3];
	.loc	1 23 44                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:23:44
	mov.u32 	%r38, %tid.x;
	shl.b32 	%r39, %r38, 1;
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_4];
	and.b32  	%r40, %r39, 14;
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_5];
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_6];
	bfe.u32 	%r41, %r38, 3, 4;
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_7];
	.loc	1 23 23                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:23:23
	or.b32  	%r42, %r37, %r40;
	ld.param.u64 	%rd40, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_8];
	or.b32  	%r43, %r37, %r41;
	ld.param.u64 	%rd41, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_9];
	.loc	1 24 21                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:24:21
	setp.lt.s32 	%p7, %r42, 16;
	ld.param.u64 	%rd42, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_10];
	setp.lt.s32 	%p26, %r43, 16;
	ld.param.u64 	%rd43, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_11];
	ld.param.u64 	%rd44, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_44_param_12];
	.loc	1 25 28                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:25:33
	shl.b32 	%r44, %r2, 4;
	.loc	1 26 23                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:26:23
	or.b32  	%r45, %r44, %r40;
	or.b32  	%r46, %r44, %r41;
	.loc	1 27 21                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:27:21
	setp.lt.s32 	%p1, %r45, 16;
	setp.lt.s32 	%p27, %r46, 16;
	.loc	1 28 19                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:28:19
	shr.s32 	%r48, %r45, 31;
	shr.u32 	%r49, %r48, 30;
	add.s32 	%r50, %r45, %r49;
	shr.s32 	%r51, %r50, 2;
	.loc	1 29 19                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:29:19
	and.b32  	%r52, %r50, -4;
	sub.s32 	%r53, %r45, %r52;
	.loc	1 33 19                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:33:19
	shr.s32 	%r55, %r42, 31;
	shr.u32 	%r56, %r55, 30;
	add.s32 	%r57, %r42, %r56;
	.loc	1 32 19                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:32:19
	and.b32  	%r58, %r57, -4;
	sub.s32 	%r59, %r42, %r58;
	.loc	1 34 30                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:34:30
	mul.wide.s32 	%rd45, %r51, 8;
	add.s64 	%rd2, %rd33, %rd45;
	.loc	1 34 35                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:34:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 35 30                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:35:30
	mul.wide.s32 	%rd46, %r53, 8;
	add.s64 	%rd7, %rd34, %rd46;
	.loc	1 35 35                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:35:35
	// begin inline asm
	mov.u64 %rd5, 0x0;
	mov.u64 %rd6, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd5, %rd6 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 36 31                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:36:31
	add.s64 	%rd10, %rd36, %rd46;
	.loc	1 36 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:36:36
	// begin inline asm
	mov.u64 %rd8, 0x0;
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd8, %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 37 31                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:37:31
	mul.wide.s32 	%rd47, %r53, 4;
	add.s64 	%rd11, %rd37, %rd47;
	.loc	1 37 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:37:36
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r3, %r4 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 38 38                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:38:38
	shl.b32 	%r60, %r46, 2;
	.loc	1 38 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:38:36
	add.s32 	%r61, %r60, %r59;
	.loc	1 38 46                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:38:46
	shl.b32 	%r62, %r57, 4;
	and.b32  	%r63, %r62, -64;
	.loc	1 38 43                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:38:43
	add.s32 	%r64, %r61, %r63;
	.loc	1 38 31                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:38:31
	mul.wide.s32 	%rd48, %r64, 4;
	add.s64 	%rd12, %rd38, %rd48;
	.loc	1 38 59                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:38:59
	and.pred  	%p6, %p7, %p27;
	and.pred  	%p15, %p26, %p1;
	.loc	1 38 51                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:38:51
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p6 ld.global.v2.b32 { %r5, %r6 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 39 31                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:39:31
	mul.wide.s32 	%rd49, %r59, 4;
	add.s64 	%rd13, %rd39, %rd49;
	.loc	1 39 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:39:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	@%p7 ld.global.L1::evict_last.v2.b32 { %r7, %r8 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 40 31                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:40:31
	add.s64 	%rd14, %rd40, %rd49;
	.loc	1 40 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:40:36
	// begin inline asm
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p7 ld.global.L1::evict_last.v2.b32 { %r9, %r10 }, [ %rd14 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r9;
	mov.b32 	%f2, %r10;
	.loc	1 41 31                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:41:31
	add.s64 	%rd15, %rd41, %rd49;
	.loc	1 41 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:41:36
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p7 ld.global.L1::evict_last.v2.b32 { %r11, %r12 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 42 31                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:42:31
	add.s64 	%rd16, %rd42, %rd49;
	.loc	1 42 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:42:36
	// begin inline asm
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p7 ld.global.L1::evict_last.v2.b32 { %r13, %r14 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 43 32                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:43:32
	add.s64 	%rd18, %rd43, %rd45;
	.loc	1 43 37                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:43:37
	// begin inline asm
	mov.u64 %rd17, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd17 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd19, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd19 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 44 32                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:44:32
	mul.wide.s32 	%rd50, %r51, 4;
	add.s64 	%rd21, %rd44, %rd50;
	.loc	1 44 37                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:44:37
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 48 32                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:48:32
	shr.u64 	%rd51, %rd1, 62;
	and.b64  	%rd52, %rd51, 2;
	add.s64 	%rd53, %rd52, %rd1;
	.loc	1 52 48                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:52:48
	shl.b32 	%r65, %r43, 2;
	.loc	1 52 30                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:52:30
	shl.b64 	%rd54, %rd5, 2;
	add.s64 	%rd55, %rd35, %rd54;
	shr.u64 	%rd56, %rd5, 60;
	and.b64  	%rd57, %rd56, 8;
	add.s64 	%rd58, %rd55, %rd57;
	shl.b64 	%rd59, %rd53, 3;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.s32 	%rd61, %r65, 4;
	add.s64 	%rd23, %rd60, %rd61;
	shl.b64 	%rd62, %rd6, 2;
	add.s64 	%rd63, %rd35, %rd62;
	shr.u64 	%rd64, %rd6, 60;
	and.b64  	%rd65, %rd64, 8;
	add.s64 	%rd66, %rd63, %rd65;
	add.s64 	%rd67, %rd66, %rd59;
	add.s64 	%rd24, %rd67, %rd61;
	.loc	1 52 53                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:52:53
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r17 }, [ %rd23 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r18 }, [ %rd24 + 0 ];
	// end inline asm
	.loc	1 56 31                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:56:31
	shl.b64 	%rd68, %rd8, 2;
	add.s64 	%rd69, %rd35, %rd68;
	shr.u64 	%rd70, %rd8, 60;
	and.b64  	%rd71, %rd70, 8;
	add.s64 	%rd72, %rd69, %rd71;
	add.s64 	%rd73, %rd72, %rd59;
	add.s64 	%rd25, %rd73, %rd61;
	shl.b64 	%rd74, %rd9, 2;
	add.s64 	%rd75, %rd35, %rd74;
	shr.u64 	%rd76, %rd9, 60;
	and.b64  	%rd77, %rd76, 8;
	add.s64 	%rd78, %rd75, %rd77;
	add.s64 	%rd79, %rd78, %rd59;
	add.s64 	%rd26, %rd79, %rd61;
	.loc	1 56 55                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:56:55
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r19 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r20 }, [ %rd26 + 0 ];
	// end inline asm
	.loc	1 62 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:62:20
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 63 27                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:63:27
	sqrt.approx.ftz.f32 	%f5, %f3;
	sqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 38 51                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:38:51
	mov.b32 	%f7, %r6;
	.loc	1 39 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:39:36
	mov.b32 	%f8, %r8;
	.loc	1 60 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:60:20
	sub.f32 	%f9, %f7, %f8;
	.loc	1 38 51                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:38:51
	mov.b32 	%f10, %r5;
	.loc	1 39 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:39:36
	mov.b32 	%f11, %r7;
	.loc	1 60 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:60:20
	sub.f32 	%f12, %f10, %f11;
	.loc	1 44 37                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:44:37
	mov.b32 	%f13, %r16;
	mov.b32 	%f14, %r15;
	.loc	1 42 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:42:36
	mov.b32 	%f15, %r14;
	mov.b32 	%f16, %r13;
	.loc	1 41 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:41:36
	mov.b32 	%f17, %r12;
	mov.b32 	%f18, %r11;
	.loc	1 65 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:65:20
	mov.b32 	%r23, %f5;
	mov.b32 	%r22, 1065353216;
	// begin inline asm
	div.full.f32 %r21, %r22, %r23;
	// end inline asm
	mov.b32 	%f19, %r21;
	mov.b32 	%r26, %f6;
	// begin inline asm
	div.full.f32 %r24, %r22, %r26;
	// end inline asm
	mov.b32 	%f20, %r24;
	.loc	1 68 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:68:20
	mul.f32 	%f21, %f12, %f19;
	mul.f32 	%f22, %f9, %f20;
	.loc	1 70 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:70:20
	fma.rn.f32 	%f23, %f21, %f18, %f16;
	fma.rn.f32 	%f24, %f22, %f17, %f15;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p28, %f23, 0f00000000;
	setp.lt.f32 	%p29, %f24, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f25, 0f00000000, %f23, %p28;
	selp.f32 	%f26, 0f00000000, %f24, %p29;
	shl.b32 	%r66, %r38, 5;
	and.b32  	%r67, %r66, 224;
	or.b32  	%r68, %r67, %r41;
	shr.u32 	%r69, %r67, 2;
	mov.u32 	%r70, global_smem;
	add.s32 	%r71, %r70, %r69;
	shl.b32 	%r72, %r68, 2;
	add.s32 	%r27, %r71, %r72;
	mov.b32 	%r28, %f25;
	mov.pred 	%p19, -1;
	// begin inline asm
	@%p19 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	or.b32  	%r73, %r67, 16;
	shr.u32 	%r74, %r73, 2;
	add.s32 	%r75, %r70, %r74;
	add.s32 	%r76, %r75, %r72;
	add.s32 	%r29, %r76, 64;
	mov.b32 	%r30, %f26;
	// begin inline asm
	@%p19 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r77, %r38, 1;
	and.b32  	%r78, %r77, 60;
	add.s32 	%r79, %r70, %r78;
	shl.b32 	%r80, %r38, 3;
	and.b32  	%r81, %r80, 1016;
	add.s32 	%r82, %r79, %r81;
	ld.shared.f32 	%f27, [%r82];
	ld.shared.f32 	%f28, [%r82+4];
$L__tmp2:
	.loc	1 75 35                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:75:35
	shr.u64 	%rd80, %rd17, 62;
	and.b64  	%rd81, %rd80, 2;
	add.s64 	%rd82, %rd81, %rd17;
	.loc	1 76 31                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:76:31
	shl.b64 	%rd83, %rd82, 3;
	add.s64 	%rd84, %rd58, %rd83;
	add.s64 	%rd27, %rd84, %rd61;
	add.s64 	%rd85, %rd66, %rd83;
	add.s64 	%rd28, %rd85, %rd61;
	.loc	1 76 55                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:76:55
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r31 }, [ %rd27 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r32 }, [ %rd28 + 0 ];
	// end inline asm
	.loc	1 77 31                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:77:31
	add.s64 	%rd86, %rd72, %rd83;
	add.s64 	%rd29, %rd86, %rd61;
	add.s64 	%rd87, %rd78, %rd83;
	add.s64 	%rd30, %rd87, %rd61;
	.loc	1 77 56                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:77:56
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r33 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r34 }, [ %rd30 + 0 ];
	// end inline asm
	.loc	1 76 55                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:76:55
	mov.b32 	%f29, %r17;
	mov.b32 	%f30, %r31;
	.loc	1 77 56                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:77:56
	mov.b32 	%f31, %r19;
	mov.b32 	%f32, %r33;
	.loc	1 78 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:78:20
	sub.f32 	%f33, %f32, %f30;
	sub.f32 	%f34, %f31, %f29;
	.loc	1 79 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:79:20
	mov.b32 	%f35, %r3;
	.loc	1 80 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:80:20
	fma.rn.f32 	%f36, %f34, %f35, %f29;
	fma.rn.f32 	%f37, %f33, %f35, %f30;
	.loc	1 76 55                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:76:55
	mov.b32 	%f38, %r18;
	mov.b32 	%f39, %r32;
	.loc	1 77 56                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:77:56
	mov.b32 	%f40, %r20;
	mov.b32 	%f41, %r34;
	.loc	1 78 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:78:20
	sub.f32 	%f42, %f41, %f39;
	sub.f32 	%f43, %f40, %f38;
	.loc	1 79 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:79:20
	mov.b32 	%f44, %r4;
	.loc	1 80 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:80:20
	fma.rn.f32 	%f45, %f43, %f44, %f38;
	fma.rn.f32 	%f46, %f42, %f44, %f39;
	.loc	1 81 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:81:20
	sub.f32 	%f47, %f37, %f36;
	sub.f32 	%f48, %f46, %f45;
	.loc	1 83 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:83:20
	fma.rn.f32 	%f49, %f47, %f14, %f36;
	fma.rn.f32 	%f50, %f48, %f13, %f45;
	.loc	1 84 20                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:84:20
	add.f32 	%f51, %f27, %f49;
	add.f32 	%f52, %f28, %f50;
	.loc	1 85 36                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:85:36
	shl.b32 	%r83, %r43, 4;
	.loc	1 85 33                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:85:33
	add.s32 	%r84, %r45, %r83;
	.loc	1 85 28                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:85:28
	mul.wide.s32 	%rd88, %r84, 4;
	add.s64 	%rd31, %rd32, %rd88;
	.loc	1 85 48                         // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:85:48
	mov.b32 	%r35, %f51;
	mov.b32 	%r36, %f52;
	// begin inline asm
	@%p15 st.global.v2.b32 [ %rd31 + 0 ], { %r35, %r36 };
	// end inline asm
	.loc	1 85 4                          // ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py:85:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/kr/ckrelcujrt46hmmuitw5a5537pqwvf5scy33zy62ux73pjmgpy5w.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 232                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xe1 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 107
.b8 114
.b8 101
.b8 108
.b8 99
.b8 117
.b8 106
.b8 114
.b8 116
.b8 52
.b8 54
.b8 104
.b8 109
.b8 109
.b8 117
.b8 105
.b8 116
.b8 119
.b8 53
.b8 97
.b8 53
.b8 53
.b8 51
.b8 55
.b8 112
.b8 113
.b8 119
.b8 118
.b8 102
.b8 53
.b8 115
.b8 99
.b8 121
.b8 51
.b8 51
.b8 122
.b8 121
.b8 54
.b8 50
.b8 117
.b8 120
.b8 55
.b8 51
.b8 112
.b8 106
.b8 109
.b8 103
.b8 112
.b8 121
.b8 53
.b8 119
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 107
.b8 114
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x5a DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 52
.b8 52
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xbd:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xd2:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 72                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
