# This script was generated automatically by bender.
set ROOT ".."
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/tech_cells_generic/fpga/pad_functional_xilinx.sv \
    $ROOT/rtl/tech_cells_generic/fpga/tc_clk_xilinx.sv \
    $ROOT/rtl/tech_cells_generic/fpga/tc_sram_xilinx.sv \
    $ROOT/rtl/tech_cells_generic/tc_sram_impl.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/common_cells/binary_to_gray.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/common_cells/cb_filter_pkg.sv \
    $ROOT/rtl/common_cells/cc_onehot.sv \
    $ROOT/rtl/common_cells/cdc_reset_ctrlr_pkg.sv \
    $ROOT/rtl/common_cells/cf_math_pkg.sv \
    $ROOT/rtl/common_cells/clk_int_div.sv \
    $ROOT/rtl/common_cells/credit_counter.sv \
    $ROOT/rtl/common_cells/delta_counter.sv \
    $ROOT/rtl/common_cells/ecc_pkg.sv \
    $ROOT/rtl/common_cells/edge_propagator_tx.sv \
    $ROOT/rtl/common_cells/exp_backoff.sv \
    $ROOT/rtl/common_cells/fifo_v3.sv \
    $ROOT/rtl/common_cells/gray_to_binary.sv \
    $ROOT/rtl/common_cells/isochronous_4phase_handshake.sv \
    $ROOT/rtl/common_cells/isochronous_spill_register.sv \
    $ROOT/rtl/common_cells/lfsr.sv \
    $ROOT/rtl/common_cells/lfsr_16bit.sv \
    $ROOT/rtl/common_cells/lfsr_8bit.sv \
    $ROOT/rtl/common_cells/lossy_valid_to_stream.sv \
    $ROOT/rtl/common_cells/mv_filter.sv \
    $ROOT/rtl/common_cells/onehot_to_bin.sv \
    $ROOT/rtl/common_cells/plru_tree.sv \
    $ROOT/rtl/common_cells/passthrough_stream_fifo.sv \
    $ROOT/rtl/common_cells/popcount.sv \
    $ROOT/rtl/common_cells/rr_arb_tree.sv \
    $ROOT/rtl/common_cells/rstgen_bypass.sv \
    $ROOT/rtl/common_cells/serial_deglitch.sv \
    $ROOT/rtl/common_cells/shift_reg.sv \
    $ROOT/rtl/common_cells/shift_reg_gated.sv \
    $ROOT/rtl/common_cells/spill_register_flushable.sv \
    $ROOT/rtl/common_cells/stream_demux.sv \
    $ROOT/rtl/common_cells/stream_filter.sv \
    $ROOT/rtl/common_cells/stream_fork.sv \
    $ROOT/rtl/common_cells/stream_intf.sv \
    $ROOT/rtl/common_cells/stream_join_dynamic.sv \
    $ROOT/rtl/common_cells/stream_mux.sv \
    $ROOT/rtl/common_cells/stream_throttle.sv \
    $ROOT/rtl/common_cells/sub_per_hash.sv \
    $ROOT/rtl/common_cells/sync.sv \
    $ROOT/rtl/common_cells/sync_wedge.sv \
    $ROOT/rtl/common_cells/unread.sv \
    $ROOT/rtl/common_cells/read.sv \
    $ROOT/rtl/common_cells/addr_decode_dync.sv \
    $ROOT/rtl/common_cells/cdc_2phase.sv \
    $ROOT/rtl/common_cells/cdc_4phase.sv \
    $ROOT/rtl/common_cells/clk_int_div_static.sv \
    $ROOT/rtl/common_cells/addr_decode.sv \
    $ROOT/rtl/common_cells/addr_decode_napot.sv \
    $ROOT/rtl/common_cells/multiaddr_decode.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/common_cells/cb_filter.sv \
    $ROOT/rtl/common_cells/cdc_fifo_2phase.sv \
    $ROOT/rtl/common_cells/clk_mux_glitch_free.sv \
    $ROOT/rtl/common_cells/counter.sv \
    $ROOT/rtl/common_cells/ecc_decode.sv \
    $ROOT/rtl/common_cells/ecc_encode.sv \
    $ROOT/rtl/common_cells/edge_detect.sv \
    $ROOT/rtl/common_cells/lzc.sv \
    $ROOT/rtl/common_cells/max_counter.sv \
    $ROOT/rtl/common_cells/rstgen.sv \
    $ROOT/rtl/common_cells/spill_register.sv \
    $ROOT/rtl/common_cells/stream_delay.sv \
    $ROOT/rtl/common_cells/stream_fifo.sv \
    $ROOT/rtl/common_cells/stream_fork_dynamic.sv \
    $ROOT/rtl/common_cells/stream_join.sv \
    $ROOT/rtl/common_cells/cdc_reset_ctrlr.sv \
    $ROOT/rtl/common_cells/cdc_fifo_gray.sv \
    $ROOT/rtl/common_cells/fall_through_register.sv \
    $ROOT/rtl/common_cells/id_queue.sv \
    $ROOT/rtl/common_cells/stream_to_mem.sv \
    $ROOT/rtl/common_cells/stream_arbiter_flushable.sv \
    $ROOT/rtl/common_cells/stream_fifo_optimal_wrap.sv \
    $ROOT/rtl/common_cells/stream_register.sv \
    $ROOT/rtl/common_cells/stream_xbar.sv \
    $ROOT/rtl/common_cells/cdc_fifo_gray_clearable.sv \
    $ROOT/rtl/common_cells/cdc_2phase_clearable.sv \
    $ROOT/rtl/common_cells/mem_to_banks_detailed.sv \
    $ROOT/rtl/common_cells/stream_arbiter.sv \
    $ROOT/rtl/common_cells/stream_omega_net.sv \
    $ROOT/rtl/common_cells/mem_to_banks.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/idma_pkg.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_axil_read.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_axil_write.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_axi_read.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_axi_write.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_axis_read.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_axis_write.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_channel_coupler.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_dataflow_element.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_error_handler.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_init_read.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_init_write.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_legalizer_page_splitter.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_legalizer_pow2_splitter.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_obi_read.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_obi_write.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_tilelink_read.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/backend/idma_tilelink_write.sv \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/target/rtl/idma_generated.sv \
    $ROOT/.bender/git/checkouts/pjon_hw-9ec16714656db44b/pjdl.sv \
    $ROOT/.bender/git/checkouts/pjon_hw-9ec16714656db44b/pjdl_send.sv \
    $ROOT/.bender/git/checkouts/pjon_hw-9ec16714656db44b/pjdl_receive.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/apb/apb_pkg.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_pkg.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_intf.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_atop_filter.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_burst_splitter.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_burst_unwrap.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_bus_compare.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_cdc_dst.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_cdc_src.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_cut.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_delayer.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_demux_simple.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_dw_downsizer.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_dw_upsizer.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_fifo.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_id_remap.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_id_prepend.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_isolate.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_join.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_demux.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_dw_converter.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_from_mem.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_join.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_lfsr.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_mailbox.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_mux.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_regs.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_to_apb.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_to_axi.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_modify_address.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_mux.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_rw_join.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_rw_split.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_serializer.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_slave_compare.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_throttle.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_to_detailed_mem.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_cdc.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_demux.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_err_slv.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_dw_converter.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_from_mem.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_id_serialize.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lfsr.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_multicut.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_to_axi_lite.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_to_mem.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_zero_mem.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_interleaved_xbar.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_iw_converter.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_lite_xbar.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_xbar_unmuxed.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_to_mem_banked.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_to_mem_interleaved.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_to_mem_split.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_xbar.sv \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/src/axi_xp.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/.bender/git/checkouts/axi_stream-0ee29607a2913b4a/src/axi_stream_intf.sv \
    $ROOT/.bender/git/checkouts/axi_stream-0ee29607a2913b4a/src/axi_stream_cut.sv \
    $ROOT/.bender/git/checkouts/axi_stream-0ee29607a2913b4a/src/axi_stream_dw_downsizer.sv \
    $ROOT/.bender/git/checkouts/axi_stream-0ee29607a2913b4a/src/axi_stream_dw_upsizer.sv \
    $ROOT/.bender/git/checkouts/axi_stream-0ee29607a2913b4a/src/axi_stream_multicut.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/obi/obi_pkg.sv \
    $ROOT/rtl/obi/obi_intf.sv \
    $ROOT/rtl/obi/obi_rready_converter.sv \
    $ROOT/rtl/obi/obi_atop_resolver.sv \
    $ROOT/rtl/obi/obi_cut.sv \
    $ROOT/rtl/obi/obi_demux.sv \
    $ROOT/rtl/obi/obi_err_sbr.sv \
    $ROOT/rtl/obi/obi_mux.sv \
    $ROOT/rtl/obi/obi_sram_shim.sv \
    $ROOT/rtl/obi/obi_xbar.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/register_interface/reg_intf.sv \
    $ROOT/rtl/register_interface/lowrisc_opentitan/prim_subreg_arb.sv \
    $ROOT/rtl/register_interface/lowrisc_opentitan/prim_subreg_ext.sv \
    $ROOT/rtl/register_interface/periph_to_reg.sv \
    $ROOT/rtl/register_interface/reg_to_apb.sv \
    $ROOT/rtl/register_interface/lowrisc_opentitan/prim_subreg_shadow.sv \
    $ROOT/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/apb_uart/slib_clock_div.sv \
    $ROOT/rtl/apb_uart/slib_counter.sv \
    $ROOT/rtl/apb_uart/slib_edge_detect.sv \
    $ROOT/rtl/apb_uart/slib_fifo.sv \
    $ROOT/rtl/apb_uart/slib_input_filter.sv \
    $ROOT/rtl/apb_uart/slib_input_sync.sv \
    $ROOT/rtl/apb_uart/slib_mv_filter.sv \
    $ROOT/rtl/apb_uart/uart_baudgen.sv \
    $ROOT/rtl/apb_uart/uart_interrupt.sv \
    $ROOT/rtl/apb_uart/uart_receiver.sv \
    $ROOT/rtl/apb_uart/uart_transmitter.sv \
    $ROOT/rtl/apb_uart/apb_uart.sv \
    $ROOT/rtl/apb_uart/apb_uart_wrap.sv \
    $ROOT/rtl/apb_uart/reg_uart_wrap.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/cve2/cve2_pkg.sv \
    $ROOT/rtl/cve2/cve2_alu.sv \
    $ROOT/rtl/cve2/cve2_compressed_decoder.sv \
    $ROOT/rtl/cve2/cve2_controller.sv \
    $ROOT/rtl/cve2/cve2_counter.sv \
    $ROOT/rtl/cve2/cve2_csr.sv \
    $ROOT/rtl/cve2/cve2_decoder.sv \
    $ROOT/rtl/cve2/cve2_fetch_fifo.sv \
    $ROOT/rtl/cve2/cve2_load_store_unit.sv \
    $ROOT/rtl/cve2/cve2_multdiv_fast.sv \
    $ROOT/rtl/cve2/cve2_multdiv_slow.sv \
    $ROOT/rtl/cve2/cve2_pmp.sv \
    $ROOT/rtl/cve2/cve2_register_file_ff.sv \
    $ROOT/rtl/cve2/cve2_wb.sv \
    $ROOT/rtl/cve2/cve2_cs_registers.sv \
    $ROOT/rtl/cve2/cve2_ex_block.sv \
    $ROOT/rtl/cve2/cve2_id_stage.sv \
    $ROOT/rtl/cve2/cve2_prefetch_buffer.sv \
    $ROOT/rtl/cve2/cve2_if_stage.sv \
    $ROOT/rtl/cve2/cve2_core.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/riscv-dbg/dm_pkg.sv \
    $ROOT/rtl/riscv-dbg/debug_rom/debug_rom.sv \
    $ROOT/rtl/riscv-dbg/debug_rom/debug_rom_one_scratch.sv \
    $ROOT/rtl/riscv-dbg/dm_csrs.sv \
    $ROOT/rtl/riscv-dbg/dm_mem.sv \
    $ROOT/rtl/riscv-dbg/dmi_cdc.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/riscv-dbg/dmi_jtag_tap.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/riscv-dbg/dm_sba.sv \
    $ROOT/rtl/riscv-dbg/dm_top.sv \
    $ROOT/rtl/riscv-dbg/dmi_jtag.sv \
    $ROOT/rtl/riscv-dbg/dm_obi_top.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/timer_unit/timer_unit_counter.sv \
    $ROOT/rtl/timer_unit/timer_unit_counter_presc.sv \
    $ROOT/rtl/timer_unit/apb_timer_unit.sv \
    $ROOT/rtl/timer_unit/timer_unit.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/croc_pkg.sv \
    $ROOT/rtl/user_pkg.sv \
    $ROOT/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv \
    $ROOT/rtl/gpio/gpio_reg_pkg.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/core_wrap.sv \
    $ROOT/rtl/soc_ctrl/soc_ctrl_reg_top.sv \
    $ROOT/rtl/gpio/gpio_reg_top.sv \
    $ROOT/rtl/gpio/gpio.sv \
    $ROOT/rtl/croc_domain.sv \
    $ROOT/rtl/user_domain/pjon_hw/pjdl_idma_midend.sv \
    $ROOT/rtl/user_domain/pjon_hw/pjdl_wrap.sv \
    $ROOT/rtl/user_domain/pjon_hw/pjdl_idma_wrap.sv \
    $ROOT/rtl/user_domain/pjon_hw/idma_obi_1d_frontend.sv \
    $ROOT/rtl/user_domain/user_rom.sv \
    $ROOT/rtl/user_domain/pjon_hw/obi_interface_adapter.sv \
    $ROOT/rtl/user_domain.sv \
    $ROOT/rtl/croc_soc.sv \
]
add_files -norecurse -fileset [current_fileset] [list \
    $ROOT/rtl/croc_xilinx.sv \
]

set_property include_dirs [list \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/include \
    $ROOT/.bender/git/checkouts/axi_stream-0ee29607a2913b4a/include \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/include \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/target/rtl/include \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/test \
    $ROOT/.bender/git/checkouts/pjon_hw-9ec16714656db44b/include \
    $ROOT/rtl/apb/include \
    $ROOT/rtl/common_cells/include \
    $ROOT/rtl/cve2/include \
    $ROOT/rtl/obi/include \
    $ROOT/rtl/register_interface/include \
] [current_fileset]

set_property include_dirs [list \
    $ROOT/.bender/git/checkouts/axi-4ecab47b5e77b28c/include \
    $ROOT/.bender/git/checkouts/axi_stream-0ee29607a2913b4a/include \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/src/include \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/target/rtl/include \
    $ROOT/.bender/git/checkouts/idma-09f81527df15688c/test \
    $ROOT/.bender/git/checkouts/pjon_hw-9ec16714656db44b/include \
    $ROOT/rtl/apb/include \
    $ROOT/rtl/common_cells/include \
    $ROOT/rtl/cve2/include \
    $ROOT/rtl/obi/include \
    $ROOT/rtl/register_interface/include \
] [current_fileset -simset]

set_property verilog_define [list \
    COMMON_CELLS_ASSERTS_OFF \
    TARGET_FPGA \
    TARGET_SYNTHESIS \
    TARGET_VIVADO \
    TARGET_XILINX \
] [current_fileset]

set_property verilog_define [list \
    COMMON_CELLS_ASSERTS_OFF \
    TARGET_FPGA \
    TARGET_SYNTHESIS \
    TARGET_VIVADO \
    TARGET_XILINX \
] [current_fileset -simset]