# C5 LAç®€å•æµæ°´çº¿CPUè®¾è®¡

## ç›®å½•

-   [1 ä¸è€ƒè™‘ç›¸å…³å†²çªçš„æµæ°´çº¿CPUè®¾è®¡](#1-ä¸è€ƒè™‘ç›¸å…³å†²çªçš„æµæ°´çº¿CPUè®¾è®¡)
    -   [1.1 æ·»åŠ æµæ°´çº§é—´ç¼“å­˜](#11-æ·»åŠ æµæ°´çº§é—´ç¼“å­˜)
        -   [1.1.1 æµæ°´çº¿çš„åˆ’åˆ†](#111-æµæ°´çº¿çš„åˆ’åˆ†)
        -   [1.1.2 æµæ°´çº¿è§¦å‘å™¨ä¸­å­˜æ”¾çš„å†…å®¹](#112-æµæ°´çº¿è§¦å‘å™¨ä¸­å­˜æ”¾çš„å†…å®¹)
    -   [1.2 åŒæ­¥è¯»RAM BRAMçš„å¼•å…¥](#12-åŒæ­¥è¯»RAM-BRAMçš„å¼•å…¥)
        -   [1.2.1 BRAMå’ŒDRAMçš„æ—¶åºç‰¹æ€§çš„ä¸åŒ](#121-BRAMå’ŒDRAMçš„æ—¶åºç‰¹æ€§çš„ä¸åŒ)
        -   [1.2.2 ä¸¤ç§ä¸æ˜¯å¾ˆå¥½çš„è°ƒæ•´æ–¹æ³•](#122-ä¸¤ç§ä¸æ˜¯å¾ˆå¥½çš„è°ƒæ•´æ–¹æ³•)
        -   [1.2.3 æœ€åé‡‡ç”¨çš„æ–¹æ³•â€”â€”å°†æŒ‡ä»¤RAMçš„è®¿é—®åˆ†å¸ƒåˆ°æµæ°´çº¿ä¸­çš„è¿ç»­ä¸¤ä¸ªæç«¯](#123-æœ€åé‡‡ç”¨çš„æ–¹æ³•å°†æŒ‡ä»¤RAMçš„è®¿é—®åˆ†å¸ƒåˆ°æµæ°´çº¿ä¸­çš„è¿ç»­ä¸¤ä¸ªæç«¯)
    -   [1.3 è°ƒæ•´æ›´æ–°PCçš„æ•°æ®é€šè·¯](#13-è°ƒæ•´æ›´æ–°PCçš„æ•°æ®é€šè·¯)
        -   [1.3.1 è°ƒæ•´è½¬ç§»æŒ‡ä»¤æ›´æ–°PCçš„æ•°æ®é€šè·¯](#131-è°ƒæ•´è½¬ç§»æŒ‡ä»¤æ›´æ–°PCçš„æ•°æ®é€šè·¯)
        -   [1.3.2 è°ƒæ•´å¤ä½æ›´æ–°PCçš„æ•°æ®é€šè·¯](#132-è°ƒæ•´å¤ä½æ›´æ–°PCçš„æ•°æ®é€šè·¯)
    -   [1.4 ä¸è€ƒè™‘ç›¸å…³å†²çªæƒ…å†µä¸‹æµæ°´çº¿æ§åˆ¶ä¿¡å·çš„è®¾è®¡](#14-ä¸è€ƒè™‘ç›¸å…³å†²çªæƒ…å†µä¸‹æµæ°´çº¿æ§åˆ¶ä¿¡å·çš„è®¾è®¡)
    -   [1.5 å¤ä½çš„å¤„ç†](#15-å¤ä½çš„å¤„ç†)
    -   [1.6 20æ¡ç”¨æˆ·æ€æ•´æ•°æŒ‡ä»¤çš„æµæ°´MC CPUå®ç°](#16-20æ¡ç”¨æˆ·æ€æ•´æ•°æŒ‡ä»¤çš„æµæ°´MC-CPUå®ç°)
        -   [1.6.1 if\_stage](#161-if_stage)
        -   [1.6.2 id\_stage](#162-id_stage)
        -   [1.6.3 exe\_stage](#163-exe_stage)
        -   [1.6.4 mem\_stage](#164-mem_stage)
        -   [1.6.5 wb\_stage](#165-wb_stage)
        -   [1.6.6 mycpu\_top](#166-mycpu_top)
        -   [1.6.7 mycpu.hå®å®šä¹‰å¤´æ–‡ä»¶](#167-mycpuhå®å®šä¹‰å¤´æ–‡ä»¶)
    -   [1.7 æ³¨æ„äº‹é¡¹](#17-æ³¨æ„äº‹é¡¹)
-   [2 æŒ‡ä»¤ç›¸å…³ä¸æµæ°´çº¿å†²çª](#2-æŒ‡ä»¤ç›¸å…³ä¸æµæ°´çº¿å†²çª)
    -   [2.1 è§£å†³RAWå¯„å­˜å™¨æ•°æ®ç›¸å…³å¯¼è‡´çš„æµæ°´çº¿å†²çª](#21-è§£å†³RAWå¯„å­˜å™¨æ•°æ®ç›¸å…³å¯¼è‡´çš„æµæ°´çº¿å†²çª)
    -   [2.2 è§£å†³è½¬ç§»æŒ‡ä»¤æ§åˆ¶ç›¸å…³å¯¼è‡´çš„æµæ°´çº¿å†²çª](#22-è§£å†³è½¬ç§»æŒ‡ä»¤æ§åˆ¶ç›¸å…³å¯¼è‡´çš„æµæ°´çº¿å†²çª)
    -   [2.3 é˜»å¡è§£å†³20æ¡ç”¨æˆ·æ€æ•´æ•°æŒ‡ä»¤æŒ‡ä»¤å†²çªçš„CPU](#23-é˜»å¡è§£å†³20æ¡ç”¨æˆ·æ€æ•´æ•°æŒ‡ä»¤æŒ‡ä»¤å†²çªçš„CPU)
        -   [2.3.1 if\_stage](#231-if_stage)
        -   [2.3.2 id\_stage](#232-id_stage)
        -   [2.3.3 exe\_stage](#233-exe_stage)
        -   [2.3.4 mem\_stage](#234-mem_stage)
        -   [2.3.5 wb\_stage](#235-wb_stage)
        -   [2.3.6 mycpu\_top](#236-mycpu_top)
        -   [2.3.7 mycpu.h](#237-mycpuh)
-   [3 æµæ°´çº¿æ•°æ®å‰é€’è®¾è®¡](#3-æµæ°´çº¿æ•°æ®å‰é€’è®¾è®¡)
    -   [3.1 å‰é€’çš„æ•°æ®é€šè·¯è®¾è®¡](#31-å‰é€’çš„æ•°æ®é€šè·¯è®¾è®¡)
        -   [3.1.1 å‰é€’é€”å¾„è®¾è®¡](#311-å‰é€’é€”å¾„è®¾è®¡)
    -   [3.2 å‰é€’çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·è°ƒæ•´](#32-å‰é€’çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·è°ƒæ•´)
    -   [3.3 å‰é€’å¼•å‘çš„ä¸»é¢‘ä¸‹é™](#33-å‰é€’å¼•å‘çš„ä¸»é¢‘ä¸‹é™)
    -   [3.4 å‰é€’è§£å†³20æ¡ç”¨æˆ·æ€æ•´æ•°æŒ‡ä»¤æŒ‡ä»¤å†²çªCPU](#34-å‰é€’è§£å†³20æ¡ç”¨æˆ·æ€æ•´æ•°æŒ‡ä»¤æŒ‡ä»¤å†²çªCPU)
        -   [3.4.1 id\_stage](#341-id_stage)
        -   [3.4.2 exe\_stage](#342-exe_stage)
        -   [3.4.3 mycpu.h](#343-mycpuh)

æœ¬ç« å°†ç®€å•æµæ°´çº¿CPUçš„è®¾è®¡å·¥ä½œåˆ†è§£æˆä¸‰ä¸ªé€çº§è°ƒèŠ‚çš„å°ä»»åŠ¡ï¼š

1.  åœ¨20æ¡æŒ‡ä»¤çš„å•å‘¨æœŸCPUçš„åŸºç¡€ä¸Šå¼•å…¥æµæ°´çº¿ï¼Œä½†æ˜¯æš‚æ—¶ä¸è€ƒè™‘å¤„ç†å„ç±»ç›¸å…³æ‰€å¼•å‘çš„å†²çª
2.  ä»‹ç»æµæ°´çº¿ä¸­çš„å„ç±»ç›¸å…³æ‰€å¼•å‘çš„å†²çªï¼Œå¹¶ç»™å‡ºé˜»å¡æ–¹å¼è§£å†³å†²çªçš„è®¾è®¡æ–¹æ¡ˆ
3.  ä»‹ç»æµæ°´çº¿å‰é€’æŠ€æœ¯ï¼Œå¹¶åŸºäºç¬¬äºŒé˜¶æ®µçš„CPUå®ç°è¿›è¡Œè®¾è®¡å’Œè°ƒæ•´

## 1 ä¸è€ƒè™‘ç›¸å…³å†²çªçš„æµæ°´çº¿CPUè®¾è®¡

åœ¨ç¬¬ä¸€èŠ‚åªéœ€è¦è§£å†³ä¸¤ä¸ªè®¾è®¡é—®é¢˜ï¼š

1.  æŠŠå•å‘¨æœŸçš„æ•°æ®é€šè·¯åˆ‡åˆ†æˆå¤šä¸ªé˜¶æ®µ
2.  è®©æ¯ä¸ªé˜¶æ®µæµåŠ¨â€”â€”ç†æƒ³æƒ…å†µä¸‹ï¼Œæµæ°´çº¿æ¯ä¸€çº§éƒ½æœ‰æŒ‡ä»¤ä¸”æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸéƒ½èƒ½å¤„ç†å®Œä¸€æ¡æŒ‡ä»¤

### 1.1 æ·»åŠ æµæ°´çº§é—´ç¼“å­˜

> ğŸ“Œæµæ°´çº¿ç”µè·¯çš„ä¸€èˆ¬æ€§è®¾è®¡ï¼š
>
> å°†ç”µè·¯æµæ°´çº¿åŒ–çš„åˆè¡·æ˜¯ç¼©çŸ­æ—¶åºå™¨ä»¶ä¹‹é—´ç»„åˆé€»è¾‘å…³é”®è·¯å¾„çš„æ—¶å»¶ï¼Œåœ¨ä¸é™ä½ç”µè·¯å¤„ç†ååç‡çš„æƒ…å†µä¸‹æå‡ç”µè·¯çš„æ—¶é’Ÿé¢‘ ç‡ã€‚ä»ç”µè·¯è®¾è®¡æœ€ç»ˆçš„å®ç°å½¢å¼æ¥çœ‹ï¼Œæ˜¯å°†ä¸€æ®µç»„åˆé€»è¾‘æŒ‰ç…§åŠŸèƒ½åˆ’åˆ†ä¸ºè‹¥å¹²é˜¶æ®µï¼Œåœ¨å„åŠŸèƒ½é˜¶ æ®µçš„ç»„åˆé€»è¾‘ä¹‹é—´æ’å…¥æ—¶åºå™¨ä»¶ï¼ˆé€šå¸¸æ˜¯è§¦å‘å™¨ï¼‰ï¼Œå‰ä¸€é˜¶æ®µçš„ç»„åˆé€»è¾‘è¾“å‡ºæ¥å…¥æ—¶åºå™¨ä»¶çš„è¾“å…¥ï¼Œåä¸€é˜¶æ®µçš„ç»„åˆé€»è¾‘è¾“å…¥æ¥è‡ªè¿™äº›æ—¶åºå™¨ä»¶çš„è¾“å‡º

#### 1.1.1 æµæ°´çº¿çš„åˆ’åˆ†

ç›´æ¥é‡‡ç”¨ç»å…¸çš„å•å‘å°„äº”çº§æµæ°´çº¿åˆ’åˆ†ï¼Œå³IFã€IDã€EXEã€MEMã€WB

IFï¼šå°†æŒ‡ä»¤å–å›

IDï¼šè§£ææŒ‡ä»¤ç”Ÿæˆæ§åˆ¶ä¿¡å·å¹¶è¯»å–é€šç”¨å¯„å­˜å™¨å †ç”Ÿæˆæºæ“ä½œæ•°

EXEï¼šå¯¹æºæ“ä½œæ•°è¿›è¡Œç®—æœ¯é€»è¾‘ç±»æŒ‡ä»¤çš„è¿ç®—æˆ–è€…è®¿å­˜æŒ‡ä»¤çš„ åœ°å€è®¡ç®—

MEMï¼šå–å›è®¿å­˜çš„ç»“æœ

WBï¼šå°†ç»“æœå†™å…¥é€šç”¨å¯„å­˜ å™¨å †

> å¯¹äºæ‰€æ’å…¥çš„è§¦å‘å™¨çš„å‘½ä»¤ä¸€èˆ¬æ˜¯ä»¥ä¸¤ä¸ªæµæ°´çº§çš„åå­—æ¥æ ‡è¯†ï¼Œå¦‚å–æŒ‡å’Œè¯‘ç é˜¶æ®µä¹‹é—´çš„è§¦å‘å™¨è®°ä½œâ€œIF\_IDregâ€ã€‚ä½†æ˜¯ä¸ºäº†ç¼–ç çš„æ•´æ´ï¼ŒLAå°†è§¦å‘å™¨å½’åˆ°å®ƒçš„è¾“å‡ºå¯¹åº”çš„é‚£ä¸€ä¸ªæµæ°´çº¿é˜¶æ®µï¼Œå› æ­¤â€œIF\_IDregâ€ç§°ä¸ºâ€œIDregâ€

> ğŸ“Œ**regçš„è¾“å‡ºç›´æ¥è¿æ¥è‡³ä¸‹ä¸€ä¸ªé˜¶æ®µå¤„ç†çš„ç»„åˆé€»è¾‘ï¼Œè€Œä¸Šä¸€ä¸ªé˜¶æ®µå¤„ç†çš„ç»„åˆé€»è¾‘çš„è¾“å…¥éœ€è¦ä¸€ä¸ªclkä¸Šæ²¿æ‰èƒ½æ›´æ–°è‡³reg**

#### 1.1.2 æµæ°´çº¿è§¦å‘å™¨ä¸­å­˜æ”¾çš„å†…å®¹

æµæ°´çº¿è§¦å‘å™¨ä¸­å­˜æ”¾çš„å†…å®¹åˆ†ä¸ºâ€œæ§åˆ¶å†…å®¹â€å’Œâ€œæ•°æ®å†…å®¹â€

-   æ§åˆ¶å†…å®¹
    1.  è¡¨ç¤ºæ§åˆ¶å†…å®¹æ˜¯å¦æœ‰æ•ˆçš„validä½ï¼Œé«˜æœ‰æ•ˆ
    2.
-   æ•°æ®å†…å®¹

    å•å‘¨æœŸCPUä¸­åŸæœ‰çš„ä¿¡å·çº¿ï¼ˆæ§åˆ¶+æ•°æ®ï¼‰â€”â€”ä»ä¿¡å·äº§ç”Ÿçš„æµæ°´çº¿é˜¶æ®µå¼€å§‹åˆ°ä½¿ç”¨å®ƒçš„æµæ°´çº¿é˜¶æ®µï¼Œå¦‚æœè¢«å“ªä¸€çº§æµæ°´çº¿å¯„å­˜å™¨æ’å…¥ï¼Œé‚£ä¹ˆè¯¥çº§æµæ°´çº¿å¯„å­˜å™¨ä¸­åŒ…å«è¯¥ä¿¡å·

### 1.2 åŒæ­¥è¯»RAM BRAMçš„å¼•å…¥

#### 1.2.1 BRAMå’ŒDRAMçš„æ—¶åºç‰¹æ€§çš„ä¸åŒ

BRAMä¸€æ¬¡è¯»æ“ä½œéœ€è¦ä¸¤ä¸ªæ—¶é’Ÿå‘¨æœŸï¼šç¬¬ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå‘ RAM å‘å‡ºè¯»ä½¿èƒ½å’Œè¯»åœ°å€ï¼Œç¬¬äºŒä¸ªæ—¶é’Ÿå‘¨æœŸ RAM æ‰èƒ½è¿”å›è¯»ç»“æœ

DRAMä¸€æ¬¡è¯»æ“ä½œåªéœ€è¦ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ

> ğŸ“ŒBRAMåœ¨ç¬¬ä¸€ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿ç»™å®šåœ°å€ï¼Œç¬¬äºŒä¸ªæ—¶é’Ÿä¸Šæ²¿ç»™å‡ºè¯»ç»“æœâ€”â€”æ—¶åºé€»è¾‘
>
> DRAMåœ¨ç¬¬ä¸€ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿ç»™å®šåœ°å€çš„åŒæ—¶ä¹Ÿæ‹¿åˆ°äº†æ•°æ®â€”â€”ç»„åˆé€»è¾‘

#### 1.2.2 ä¸¤ç§ä¸æ˜¯å¾ˆå¥½çš„è°ƒæ•´æ–¹æ³•

1.  å°†IFè®¾è®¡ä¸ºå ç”¨ä¸¤ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œç¬¬ä¸€ä¸ªå‘¨æœŸå‘é€è¯»ä½¿èƒ½å’Œè¯»åœ°å€ï¼Œç¬¬äºŒä¸ªå‘¨æœŸè·å–RAMè¿”å›æ•°æ®åå†è¿›å…¥ID

    ä½†æ˜¯è¿™ç§æ–¹æ³•ä¼šä½¿å¾—æœ€ç†æƒ³çš„CPIæ˜¯2ï¼Œè€Œä¸æ˜¯1
2.  æµæ°´çº¿å¯„å­˜å™¨é‡‡ç”¨æ—¶é’Ÿä¸Šå‡æ²¿è§¦å‘ï¼ŒinsRAMé‡‡ç”¨æ—¶é’Ÿä¸‹é™æ²¿è§¦å‘

    è¿™ç§æ–¹æ³•ä¹Ÿæ˜¯æˆ‘åœ¨flopå®ç°ä¸­ä½¿ç”¨çš„ï¼Œä½†æ˜¯è¿™é‡Œäº†è§£åˆ°åœ¨åŒä¸€ä¸ªè®¾è®¡ä¸­ä½¿ç”¨åŒä¸€ä¸ªæ—¶é’Ÿçš„ä¸Šå‡æ²¿å’Œä¸‹é™æ²¿ä¼šä½¿å¾—æœ€åå®ç°çš„ç”µè·¯é¢‘ç‡å¤§å¹…åº¦ä¸‹é™[^æ³¨é‡Š1]â€”â€”å…¶å®è¿™ä¸ªåœ¨exp11\~12ä¸­æµ‹è¯•rdcntvlæŒ‡ä»¤æ—¶å·²ç»çœ‹åˆ°äº†æ¯”gettraceæ…¢ä¸€äº›

#### 1.2.3 æœ€åé‡‡ç”¨çš„æ–¹æ³•â€”â€”å°†æŒ‡ä»¤RAMçš„è®¿é—®åˆ†å¸ƒåˆ°æµæ°´çº¿ä¸­çš„è¿ç»­ä¸¤ä¸ªæç«¯

åœ¨å¦å®šäº†ä¸¤ç§ä¸æ˜¯å¾ˆå¥½çš„è°ƒæ•´æ–¹æ³•ï¼Œè€ƒè™‘å°†æŒ‡ä»¤RAM çš„è®¿é—®åˆ†å¸ƒåˆ°æµæ°´çº¿ä¸­è¿ç»­çš„ä¸¤ä¸ªé˜¶æ®µï¼Œè¿™æ ·æ—¢èƒ½æ»¡è¶³åŒæ­¥è¯»RAMçš„æ—¶åºç‰¹æ€§ï¼Œä¹Ÿèƒ½è¾¾åˆ°æ¯å‘¨æœŸå¤„ç†ä¸€æ¡æŒ‡ä»¤çš„ååç‡ç†è®ºå³°å€¼

é‚£ä¹ˆåœ¨ä¸å¢åŠ æµæ°´çº§æ•°çš„æƒ…å†µä¸‹ï¼Œåªæœ‰ä¸¤ç§è®¾è®¡æ–¹æ¡ˆï¼š

-   å°†æŒ‡ä»¤RAMçš„è¯»è¯·æ±‚å‘èµ·æ”¾åœ¨å–æŒ‡é˜¶æ®µï¼Œè¿™æ ·æŒ‡ä»¤RAMçš„è¾“å‡ºæ˜¯åœ¨æŒ‡ä»¤ä½äºè¯‘ç é˜¶æ®µæ—¶å®Œæˆçš„

    åœ¨IFã€IDä¸­ç”¨äº†ä¸€ä¸ªè§¦å‘å™¨ç¼“å†²IDregï¼ŒinsRAMçš„è¯»æ•°æ®ç›´æ¥æ¥IDï¼Œä¸ç»è¿‡IDregä»è€Œè§£å†³ï¼ˆæˆ‘åœ¨flopè®¾è®¡ä¸­æ˜¯ç›´æ¥å°†insRAMçš„æ•°æ®æ¥åˆ°IDregï¼‰

    ![](image/image_ARN_AbKB_H.png)

    5nsæ—¶IFregæ›´æ–°ï¼Œè¿›å…¥æŒ‡ä»¤içš„å–æŒ‡é˜¶æ®µï¼Œè¿›è¡ŒæŒ‡ä»¤RAMçš„è¯»è¯·æ±‚ï¼›
    15nsæ—¶æŒ‡ä»¤içš„PCæ›´æ–°åˆ°IDregï¼Œæ­¤æ—¶instç›´æ¥ç›¸è¿åˆ°IDçš„ç»„åˆé€»è¾‘ï¼Œä¸ç»è¿‡IDreg
-   åœ¨â€œæ›´æ–°PCçš„é˜¶æ®µpreIFâ€å‘èµ·æŒ‡ä»¤RAMçš„è¯»è¯·æ±‚ï¼ˆä»¥nextpcä¸ºæŒ‡ä»¤RAMçš„è¯»åœ°å€ï¼Œnextpcéœ€è¦ä¸€ä¸ªclkæ‰åˆ°pcï¼‰

    è¿™æ ·æ˜¯insRAMçš„è¯»æ•°æ®æ¥åˆ°IDreg

    ![](image/image_SaUZEhoq1a.png)

    nextPCæ˜¯ç»„åˆé€»è¾‘äº§ç”Ÿï¼Œåœ¨5nsæ—¶æ ¹æ®ä¸Šä¸€æ¡æŒ‡ä»¤çš„æŸäº›æ•°æ®äº§ç”Ÿ
    15nsæ—¶ï¼ŒnextPCæ›´æ–°è‡³IFregï¼Œæ­¤æ—¶instå·²è¯»å‡ºå¯¹åº”çš„æ•°æ®
    25nsæ—¶ï¼Œè¿åŒinstæ›´æ–°IDreg
    > ğŸ“ŒprePCå¹¶ä¸æ˜¯ä¸€ä¸ªæµæ°´çº¿é˜¶æ®µï¼Œè‡ªèº«å¹¶ä¸åŒ…å«æµæ°´çº¿è§¦å‘å™¨ï¼Œå®ƒç”±IFã€IDç­‰çš„æµæ°´çº§ç¼“å­˜è¾“å…¥ï¼Œè¾“å‡ºnextPCï¼Œå³preIFç”ŸæˆnextPCï¼ŒIFé‡‡ç”¨ä¸€ä¸ªæµæ°´çº¿è§¦å‘å™¨æ›´æ–°PC

è‡³äºè¿™ä¸¤ç§æ–¹æ³•çš„é€‰æ‹©ï¼Œä¸€èˆ¬æ ¹æ®æ‰€é‡‡ç”¨çš„æ–¹å¼ï¼š

1.  é‡‡ç”¨ASICï¼Œç¬¬äºŒç§æ–¹å¼æ›´å¥½[^æ³¨é‡Š2]
2.  é‡‡ç”¨FPGAï¼Œç¬¬ä¸€ç§æ–¹å¼æ›´å¥½

ä½†æ˜¯ä¸€èˆ¬é‡‡ç”¨ç¬¬äºŒç§æ–¹æ³•ï¼Œå› ä¸ºç¬¬ä¸€ç§æ–¹æ³•æ˜¯é‡‡ç”¨instRAMè¯»å‡ºçš„æ•°æ®ç›´æ¥ä¸IDçš„ç»„åˆé€»è¾‘ç›¸è¿ï¼Œå½“è¯‘ç é˜¶æ®µçš„æŒ‡ä»¤å› ä¸ºé˜»å¡éœ€è¦æŒç»­å¤šæ‹æ—¶ï¼Œå¦‚ä½•ç»´æŠ¤ RAM è¯»å‡ºçš„æŒ‡ä»¤ä¸å˜æ˜¯ä¸€ ä¸ªä»¤äººå¤´ç–¼çš„é—®é¢˜[^æ³¨é‡Š3]

æ•°æ®RAMçš„è®¿å­˜ä¹ŸåŒæŒ‡ä»¤RAMï¼Œä½†æ˜¯å› ä¸ºä¸å­˜åœ¨preIFï¼Œå› æ­¤æ˜¯åœ¨EXEé˜¶æ®µå‘å‡ºæ•°æ®RAMçš„è¯»è¯·æ±‚æˆ–è€…å†™è¯·æ±‚ï¼Œè¯»æ•°æ®åœ¨MEMé˜¶æ®µå¾—åˆ°â€”â€”memæ®µç›´æ¥ç›¸è¿

![](image/image_CXiGCYV6M3.png)

### 1.3 è°ƒæ•´æ›´æ–°PCçš„æ•°æ®é€šè·¯

#### 1.3.1 è°ƒæ•´è½¬ç§»æŒ‡ä»¤æ›´æ–°PCçš„æ•°æ®é€šè·¯

å› ä¸ºè½¬ç§»æŒ‡ä»¤ï¼ˆæ— æ¡ä»¶è½¬ç§»å’Œæœ‰æ¡ä»¶è½¬ç§»ï¼‰çš„æ­£ç¡®è·³è½¬æ–¹å‘å’Œç›®æ ‡åœ¨IDå³å¯æ ¹æ®æŒ‡ä»¤ç å’Œå¯„å­˜å™¨æ•°æ®ä»¥åŠè¯‘ç é˜¶æ®µPCè®¡ç®—å¾—åˆ°ï¼Œå› æ­¤å°†è·³è½¬æŒ‡ä»¤ä¿®æ”¹PCçš„æ—¶æœºå®‰æ’åœ¨è¯‘ç é˜¶æ®µ

#### 1.3.2 è°ƒæ•´å¤ä½æ›´æ–°PCçš„æ•°æ®é€šè·¯

æ‰€é‡‡ç”¨çš„åŒæ­¥instRAMçš„è¯»æ˜¯åœ¨preIFé˜¶æ®µæ ¹æ®nextPCå‘å‡ºè¯·æ±‚ï¼Œå› æ­¤ä¸€ä¸ªå°æŠ€å·§æ˜¯å°†å¤ä½åçš„pcæ›´æ–°ä¸º0x1bfffffcï¼Œä»è€Œä½¿å¾—ç¬¬ä¸€ä¸ªå‘å‡ºå–æŒ‡è¯·æ±‚çš„åœ°å€æ˜¯0x1c000000

### 1.4 ä¸è€ƒè™‘ç›¸å…³å†²çªæƒ…å†µä¸‹æµæ°´çº¿æ§åˆ¶ä¿¡å·çš„è®¾è®¡

æ ¹æ®é˜»å¡æµæ°´çº¿è®¾è®¡ä¸­æåˆ°çš„æµæ°´çº¿è§¦å‘å™¨æ§åˆ¶ä¿¡å·[^æ³¨é‡Š4]ï¼Œå…¶ä¸­pipeX\_ready\_goéœ€è¦ç»“åˆå®é™…è¿›è¡Œè®¾è®¡

1.  IF\_reg

    ç›®å‰IFé˜¶æ®µçš„ç»„åˆé€»è¾‘åªæ˜¯ä»æŒ‡ä»¤RAMä¸­å–å‡ºæŒ‡ä»¤ï¼Œå› æ­¤å½“æŒ‡ä»¤ä½äºå–æŒ‡é˜¶æ®µçš„ æ—¶å€™ï¼ŒæŒ‡ä»¤ RAM ä¸€å®šå¯ä»¥è¿”å›æŒ‡ä»¤ç ï¼Œäºæ˜¯IFé˜¶æ®µçš„ ready\_go ä¿¡å·ä¸º 1
2.  ID\_reg

    å¿½ç•¥åˆ†æ”¯æŒ‡ä»¤æ‰€éœ€è¦çš„å¯„å­˜å™¨æ“ä½œæ•°çš„é˜»å¡æƒ…å†µï¼Œè¯‘ç ã€è¯»å¯„å­˜å™¨å †éƒ½æ˜¯å¯ä»¥åœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå†…å®Œæˆçš„ï¼Œå› æ­¤IDé˜¶æ®µçš„ready\_goä¿¡å·ä¸º1
3.  EXE\_reg

    ç›®å‰çš„20æ¡æŒ‡ä»¤åœ¨EXEé˜¶æ®µåªéœ€è¦ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå³å¯å®Œæˆï¼Œå› æ­¤EXEé˜¶æ®µçš„ready\_goä¸º1
4.  MEM\_reg

    ç›®å‰MEMé˜¶æ®µçš„ç»„åˆé€»è¾‘åªä»æ•°æ® RAM ä¸­å–å›æ•°æ®ï¼Œå› æ­¤å½“ load ç±»æŒ‡ä»¤ä½äº MEM é˜¶æ®µçš„æ—¶å€™ï¼Œæ•°æ® RAM ä¸€å®šå¯ä»¥è¿”å›æ•°æ®ï¼Œäºæ˜¯ MEM é˜¶æ®µçš„ ready\_go ä¿¡å·ä¸º 1
5.  WB\_reg

    ç”±äºå†™å›å¯„å­˜å™¨å †åœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå†…ä¸€å®šå¯ä»¥å®Œæˆï¼Œå› æ­¤ WB é˜¶æ®µçš„ ready\_go ä¿¡å·ä¸º 1

### 1.5 å¤ä½çš„å¤„ç†

> ğŸ“Œ**å¤ä½æœ‰æ•ˆæœŸé—´ä¼šä½¿å¾—CPUä¸­æ‰€æœ‰è½¯ä»¶å¯æ„ŸçŸ¥çš„çŠ¶æ€éƒ½åˆå§‹åŒ–ä¸ºä¸€ä¸ªå”¯ä¸€ç¡®å®šçš„çŠ¶æ€**

1.  LA32RæŒ‡ä»¤é›†æ‰‹å†Œ6.3å¤ä½åªæ˜¯è§„å®šäº†å¤ä½åçš„PCå€¼ä»¥åŠæŸäº›CSRå€¼ï¼Œå¯¹äºGRå’Œå†…å­˜çš„å¤ä½åå†…å®¹ï¼ŒæŒ‡ä»¤æ‰‹å†Œå¹¶æ²¡æœ‰è§„å®šã€‚å› æ­¤è¿™äº›å­˜å‚¨ä¸­çš„å¤ä½éœ€è¦ç”±è½¯ä»¶å®Œæˆ
2.  å¤ä½ä¹Ÿéœ€è¦è€ƒè™‘åŒæ­¥å¤ä½è¿˜æ˜¯å¼‚æ­¥å¤ä½çš„æƒ…å†µï¼Œ**æ ¹æ®è‡ªå·±å–œå¥½é€‰æ‹©ä¸€ç§â€”â€”æ•´ä¸ªCPUè®¾è®¡å‡é‡‡ç”¨è¿™ç§å¤ä½æ–¹æ³•**
3.  æ¾„æ¸…ä¸€ä¸ªåˆå­¦è€…æœ€å®¹æ˜“çŠ¯çš„é”™è¯¯â€”â€”åœ¨å¤ä½ä¿¡å·æœ‰æ•ˆæœŸé—´å°±å¯¹å¤–å‘èµ·ç¬¬ä¸€æ¡æŒ‡ä»¤çš„å–æŒ‡è¯·æ±‚

    ä½†æ˜¯åœ¨ç»å¤§å¤šæ•°çœŸå®ç³»ç»Ÿä¸­ï¼Œå¤„ç†å™¨æ ¸å¤ä½åçš„ç¬¬ä¸€æ¡æŒ‡ä»¤ä¸æ˜¯ä»å†…éƒ¨çš„insRAMä¸­å–å‡ºçš„ï¼Œè€Œæ˜¯ä»å¤„ç†å™¨æ ¸å¤–éƒ¨çš„ç‰‡ä¸ŠROMç”šè‡³æ˜¯ CPU èŠ¯ç‰‡å¤–éƒ¨çš„FlashèŠ¯ç‰‡ä¸­å–å›æ¥çš„

    å¤„ç†å™¨æ ¸è®¿é—®è¿™äº› ROM æˆ– Flash é€šå¸¸æ˜¯é€šè¿‡å‘èµ·ï¼ˆç‰‡ä¸Šï¼‰æ€»çº¿è®¿é—®è¯· æ±‚æ¥å®ç°çš„ã€‚å¤„ç†å™¨æ ¸é€šå¸¸æ˜¯æ•´ä¸ª CPU èŠ¯ç‰‡ä¸Šè¾ƒæ™šç»“æŸå¤ä½çš„éƒ¨ä»¶ï¼Œæ‰€ä»¥åœ¨å¤„ç†å™¨æ ¸ç¡¬ä»¶å¤ä½ çš„åæœŸï¼Œå¤–éƒ¨æ€»çº¿å’Œè®¾å¤‡æ¨¡å—å¤§å¤šå·²ç»å¤ä½ç»“æŸï¼Œå¹¶è¿›å…¥å¯ä»¥å·¥ä½œçš„çŠ¶æ€

    å› æ­¤å¦‚æœåœ¨å¤ä½æœ‰æ•ˆæœŸé—´å°±å¯¹å¤–éƒ¨æ€»çº¿å‘èµ·è®¿é—®è¯·æ±‚ï¼Œå¤–éƒ¨æ€»çº¿å’Œå¤„ç†å™¨æ ¸çš„å·¥ä½œçŠ¶æ€å¹¶ä¸ä¸€è‡´ï¼Œè¿›è€Œå‘ç”Ÿé”™è¯¯
    > ğŸ“Œ**éœ€è¦ç¡®ä¿å¤„ç†å™¨åœ¨å¤ä½ç»“æŸåå†å¼€å§‹å‘å¤–éƒ¨å‘èµ·è®¿é—®è¯·æ±‚ï¼Œä»¥ç¡®ä¿å¤„ç†å™¨å’Œå¤–éƒ¨æ€»çº¿çš„çŠ¶æ€åŒæ­¥å¹¶æ­£ç¡®æ‰§è¡ŒæŒ‡ä»¤**

### 1.6 20æ¡ç”¨æˆ·æ€æ•´æ•°æŒ‡ä»¤çš„æµæ°´MC CPUå®ç°

åŸºæœ¬æ¨¡å—å¦‚aluã€toolsã€regfileä¸å˜

è¿™é‡Œçš„aluç›´æ¥è®¾ç½®ä¸ºæœ€ç»ˆçš„CPUæ‰€éœ€è¦çš„aluæ¨¡å—

#### 1.6.1 if\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

//X->(X+1)çš„X_to_Y_validã€dataã€readygo
//(X+1)->Xçš„allowin
module if_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸‹ä¸€çº§ä¼ é€’é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å· 
    input wire id_allowin,
    output wire if_to_id_valid,
    output wire [`IF_TO_ID_WD-1:0] if_to_id_bus,

    //idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘çš„ä¸€äº›ç”¨äºç”Ÿæˆnextpcçš„ä¿¡å·
    input wire [`ID_TO_IF_WD-1:0] id_to_if_bus,

    //å¯¹æ¥insRAMæ¥å£
    output wire        inst_sram_en,
    output wire [ 3:0] inst_sram_wen,
    output wire [31:0] inst_sram_addr,
    output wire [31:0] inst_sram_wdata,
    input  wire [31:0] inst_sram_rdata
);
  reg if_valid;  //è¡¨ç¤ºif_regå†…å®¹æ˜¯å¦æœ‰æ•ˆ
  wire if_ready_go;  //è¡¨ç¤ºifç»„åˆé€»è¾‘å†…å®¹æ˜¯å¦å¤„ç†å®Œæˆï¼Œå¯ä»¥å‘id_regä¼ é€’

  wire if_allowin;  //æ§åˆ¶preIFç»„åˆé€»è¾‘æ•°æ®æ˜¯å¦å¯ä»¥ä¼ é€’è¿›if_reg
  wire preIf_to_if_valid;

  wire [31:0] seq_pc;  //åºåˆ—ä¸‹ä¸€ä¸ªPC
  wire [31:0] nextpc;  //æœ€ç»ˆæ›´æ–°åˆ°PCå¯„å­˜å™¨çš„æŒ‡ä»¤åœ°å€

  //æ‹†è§£idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘çš„æ•°æ®
  wire br_taken;
  wire [31:0] br_target;
  assign {br_taken, br_target} = id_to_if_bus;

  //ç»„åˆä¼ é€’ç»™id_regçš„æ•°æ®
  wire [31:0] if_inst;
  reg  [31:0] if_pc;
  assign if_to_id_bus      = {if_pc, if_inst};

  // preIF
  assign preIf_to_if_valid = resetn;
  assign seq_pc            = if_pc + 32'h4;
  assign nextpc            = br_taken ? br_target : seq_pc;

  // if_reg
  assign if_ready_go       = 1'b1;
  assign if_allowin        = ~if_valid | if_ready_go & id_allowin;
  assign if_to_id_valid    = if_valid & if_ready_go;
  always @(posedge clk) begin
    if (~resetn) begin
      if_valid <= 1'b0;
      if_pc <= 32'h1bff_fffc;
    end else if (if_allowin) begin
      if_valid <= preIf_to_if_valid;
    end
    if (if_allowin & preIf_to_if_valid) begin
      if_pc <= nextpc;
    end
  end

  //èµ‹å€¼instRAMæ¥å£
  assign inst_sram_en    = preIf_to_if_valid & if_allowin;
  assign inst_sram_wen   = 4'h0;
  assign inst_sram_addr  = nextpc;
  assign inst_sram_wdata = 32'b0;

  assign if_inst         = inst_sram_rdata;
endmodule

```

#### 1.6.2 id\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module id_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸Šä¸€çº§ä¼ é€’é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å· 
    output wire id_allowin,
    input wire if_to_id_valid,
    input wire [`IF_TO_ID_WD-1:0] if_to_id_bus,

    //ä¸ä¸‹ä¸€çº§ä¼ é€’é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å· 
    input wire exe_allowin,
    output wire id_to_exe_valid,
    output wire [`ID_TO_EXE_WD-1:0] id_to_exe_bus,

    //idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘çš„ä¸€äº›ç”¨äºç”Ÿæˆnextpcçš„ä¿¡å·
    output wire [`ID_TO_IF_WD-1:0] id_to_if_bus,

    //WBç»„åˆé€»è¾‘ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„ç”¨äºå†™å¯„å­˜å™¨çš„ä¿¡å·
    input wire [`WB_TO_ID_WD-1:0] wb_to_id_bus
);
  //id_reg
  reg id_valid;
  wire id_ready_go;
  reg [`IF_TO_ID_WD-1:0] id_data;  //id_regçš„æ•°æ®
  wire br_taken;

  assign id_ready_go = 1'b1;
  assign id_allowin = ~id_valid | id_ready_go & exe_allowin;
  assign id_to_exe_valid = id_valid & id_ready_go;

  always @(posedge clk) begin
    if (~resetn) begin
      id_valid <= 1'b0;
    end else if (br_taken) begin //å¦‚æœé‡‡å–åˆ†æ”¯ï¼Œé‚£ä¹ˆå½“å‰æŒ‡ä»¤çš„æ‰§è¡Œé˜¶æ®µå³ç›¸å½“äºæ‰§è¡ŒidleæŒ‡ä»¤
      id_valid <= 1'b0;
    end else if (id_allowin) begin
      id_valid <= if_to_id_valid;
    end
    if (id_allowin & if_to_id_valid) begin
      id_data <= if_to_id_bus;
    end
  end

  //æ‹†è§£if_regä¼ é€’è¿‡æ¥çš„æ•°æ®
  wire [31:0] id_pc;
  wire [31:0] id_inst;
  assign {id_pc, id_inst} = id_data;

  //æ‹†è§£wbç»„åˆé€»è¾‘ä¼ é€’è¿‡æ¥çš„æ•°æ®
  wire wb_regW;
  wire [4:0] wb_regWAddr;
  wire [31:0] wb_regWData;
  assign {wb_regW, wb_regWAddr, wb_regWData} = wb_to_id_bus;

  //æŒ‡ä»¤æ‹†è§£
  wire [ 5:0] op_31_26;
  wire [ 3:0] op_25_22;
  wire [ 1:0] op_21_20;
  wire [ 4:0] op_19_15;
  wire [ 4:0] rd;
  wire [ 4:0] rj;
  wire [ 4:0] rk;
  wire [11:0] i12;
  wire [19:0] i20;
  wire [15:0] i16;
  wire [25:0] i26;

  assign op_31_26 = id_inst[31:26];
  assign op_25_22 = id_inst[25:22];
  assign op_21_20 = id_inst[21:20];
  assign op_19_15 = id_inst[19:15];
  assign rd = id_inst[4:0];
  assign rj = id_inst[9:5];
  assign rk = id_inst[14:10];
  assign i12 = id_inst[21:10];
  assign i20 = id_inst[24:5];
  assign i16 = id_inst[25:10];
  assign i26 = {id_inst[9:0], id_inst[25:10]};

  //è¯‘ç å™¨è¯‘ç 
  wire [63:0] op_31_26_d;
  wire [15:0] op_25_22_d;
  wire [ 3:0] op_21_20_d;
  wire [31:0] op_19_15_d;

  decoder_6_64 u_dec0 (
      .in (op_31_26),
      .out(op_31_26_d)
  );
  decoder_4_16 u_dec1 (
      .in (op_25_22),
      .out(op_25_22_d)
  );
  decoder_2_4 u_dec2 (
      .in (op_21_20),
      .out(op_21_20_d)
  );
  decoder_5_32 u_dec3 (
      .in (op_19_15),
      .out(op_19_15_d)
  );

  //è¯‘ç æŒ‡ä»¤
  wire inst_add = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h00];
  wire inst_sub = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h02];
  wire inst_slt = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h04];
  wire inst_sltu = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h05];
  wire inst_nor = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h08];
  wire inst_and = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h09];
  wire inst_or = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h0a];
  wire inst_xor = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h0b];
  wire inst_slli = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h01];
  wire inst_srli = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h09];
  wire inst_srai = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h11];
  wire inst_addi = op_31_26_d[6'h00] & op_25_22_d[4'ha];
  wire inst_ld_w = op_31_26_d[6'h0a] & op_25_22_d[4'h2];
  wire inst_st_w = op_31_26_d[6'h0a] & op_25_22_d[4'h6];
  wire inst_jirl = op_31_26_d[6'h13];
  wire inst_b = op_31_26_d[6'h14];
  wire inst_bl = op_31_26_d[6'h15];
  wire inst_beq = op_31_26_d[6'h16];
  wire inst_bne = op_31_26_d[6'h17];
  wire inst_lu12i = op_31_26_d[6'h05] & ~id_inst[25];

  //æ§åˆ¶ä¿¡å·è¯‘ç 
  wire [11:0] alu_op;
  wire res_from_mem;
  wire src_reg_is_rd;
  wire src1_is_pc;
  wire src2_is_imm;
  wire src2_is_4;
  wire dst_is_r1;
  wire id_memW;
  wire id_regW;
  wire need_ui5;
  wire need_si12;
  wire need_si16;
  wire need_si20;
  wire need_si26;

  assign alu_op[0] = inst_add | inst_addi | inst_ld_w | inst_st_w | inst_jirl | inst_bl;
  assign alu_op[1] = inst_sub;
  assign alu_op[2] = inst_slt;
  assign alu_op[3] = inst_sltu;
  assign alu_op[4] = inst_and;
  assign alu_op[5] = inst_nor;
  assign alu_op[6] = inst_or;
  assign alu_op[7] = inst_xor;
  assign alu_op[8] = inst_slli;
  assign alu_op[9] = inst_srli;
  assign alu_op[10] = inst_srai;
  assign alu_op[11] = inst_lu12i;
  assign res_from_mem = inst_ld_w;
  assign src_reg_is_rd = inst_beq | inst_bne | inst_st_w;
  assign src1_is_pc = inst_jirl | inst_bl;
  assign src2_is_imm = inst_slli | 
                       inst_srli |
                       inst_srai |
                       inst_addi |
                       inst_ld_w |
                       inst_st_w |
                       inst_lu12i|
                       inst_jirl |
                       inst_bl   ;
  assign src2_is_4 = inst_jirl | inst_bl;
  assign dst_is_r1 = inst_bl;
  assign id_memW = inst_st_w;
  assign id_regW = ~inst_st_w & ~inst_beq & ~inst_bne & ~inst_b;
  assign need_ui5 = inst_slli | inst_srli | inst_srai;
  assign need_si12 = inst_addi | inst_ld_w | inst_st_w;
  assign need_si16 = inst_jirl | inst_beq | inst_bne;
  assign need_si20 = inst_lu12i;
  assign need_si26 = inst_b | inst_bl;

  //idé˜¶æ®µç»„åˆé€»è¾‘æ•°æ®ç”Ÿæˆ
  wire [31:0] imm;
  wire [31:0] br_offs;
  wire [31:0] jirl_offs;

  assign imm = src2_is_4 ? 32'h4 :
              (need_si20 ? {i20[19:0],12'b0} :
              (need_si12 ? {{20{i12[11]}},i12[11:0]} :
              {27'b0,rk}));
  assign br_offs = need_si26 ? {{4{i26[25]}}, i26[25:0], 2'b0} : {{14{i16[15]}}, i16[15:0], 2'b0};
  assign jirl_offs = {{14{i16[5]}}, i16[15:0], 2'b0};


  //å¯„å­˜å™¨å †
  wire [ 4:0] regAddrA;
  wire [ 4:0] regAddrB;
  wire [31:0] regDataA;
  wire [31:0] regDataB;
  wire [ 4:0] id_regWAddr;

  assign regAddrA = rj;
  assign regAddrB = src_reg_is_rd ? rd : rk;
  assign id_regWAddr = dst_is_r1 ? 5'b1 : rd;

  regfile u_regfile (
      .clk   (clk),
      .raddr1(regAddrA),
      .rdata1(regDataA),
      .raddr2(regAddrB),
      .rdata2(regDataB),
      .we    (wb_regW),
      .waddr (wb_regWAddr),
      .wdata (wb_regWData)
  );

  //åˆ†æ”¯åˆ¤æ–­
  wire [31:0] DataA;
  wire [31:0] DataB;
  wire [31:0] br_target;
  wire rj_eq_rd;

  assign DataA = src1_is_pc ? id_pc : regDataA;
  assign DataB = src2_is_imm ? imm : regDataB;
  assign rj_eq_rd = (DataA == DataB);
  assign br_taken = (inst_beq &  rj_eq_rd |
                     inst_bne & ~rj_eq_rd |
                     inst_jirl            | 
                     inst_bl              |
                     inst_b
  ) && id_valid;
  assign br_target = (inst_beq | inst_bne | inst_bl | inst_b) ? (id_pc + br_offs) : (regDataA + jirl_offs);

  //å°åŒ…idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘preIFçš„æ•°æ®
  assign id_to_if_bus = {br_taken, br_target};

  //å°åŒ…idç»„åˆé€»è¾‘ä¼ é€’ç»™exe_regçš„æ•°æ®
  assign id_to_exe_bus = {alu_op, res_from_mem, id_regW, id_memW, id_regWAddr, DataA, DataB, id_pc};

endmodule

```

#### 1.6.3 exe\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module exe_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸Šä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    output wire exe_allowin,
    input wire id_to_exe_valid,
    input wire [`ID_TO_EXE_WD-1:0] id_to_exe_bus,

    //ä¸ä¸‹ä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    input wire mem_allowin,
    output wire exe_to_mem_valid,
    output wire [`EXE_TO_MEM_WD-1:0] exe_to_mem_bus,

    //è®¿dataRAMç«¯å£
    output wire        data_sram_en,
    output wire [ 3:0] data_sram_we,
    output wire [31:0] data_sram_addr,
    output wire [31:0] data_sram_wdata
);
  //exe_reg
  reg exe_valid;
  wire exe_ready_go;
  reg [`ID_TO_EXE_WD-1:0] exe_data;

  assign exe_ready_go = 1'b1;
  assign exe_allowin = ~exe_valid | exe_ready_go & mem_allowin;
  assign exe_to_mem_valid = exe_valid & exe_ready_go;
  always @(posedge clk) begin
    if (~resetn) begin
      exe_valid <= 1'b0;
    end else if (exe_allowin) begin
      exe_valid <= id_to_exe_valid;
    end
    if (exe_allowin & id_to_exe_valid) begin
      exe_data <= id_to_exe_bus;
    end
  end

  //è§£å‹ç¼©idç»„åˆé€»è¾‘ä¼ é€’ç»™exe_regçš„ä¿¡å·
  wire [11:0] alu_op;
  wire res_from_mem;
  wire exe_regW;
  wire exe_memW;
  wire [4:0] exe_regWAddr;
  wire [31:0] DataA;
  wire [31:0] DataB;
  wire [31:0] exe_pc;
  assign {alu_op, res_from_mem, exe_regW, exe_memW, exe_regWAddr, DataA, DataB, exe_pc} = exe_data;

  //alu
  wire [31:0] exe_aluResult;
  alu u_alu (
      .alu_op    (alu_op),
      .alu_src1  (DataA),
      .alu_src2  (DataB),
      .alu_result(exe_aluResult)
  );

  //è®¿å­˜æ¥å£
  assign data_sram_en = exe_valid & (exe_memW | res_from_mem);
  assign data_sram_we = {4{exe_memW}};
  assign data_sram_addr = exe_aluResult;
  assign data_sram_wdata = DataB;

  //å°åŒ…exeç»„åˆé€»è¾‘ä¼ é€’ç»™mem_regçš„æ•°æ®
  assign exe_to_mem_bus = {exe_regW, exe_regWAddr, res_from_mem, exe_aluResult, exe_pc};

endmodule

```

#### 1.6.4 mem\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module mem_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸Šä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    output wire mem_allowin,
    input wire exe_to_mem_valid,
    input wire [`EXE_TO_MEM_WD-1:0] exe_to_mem_bus,

    //ä¸ä¸‹ä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    input wire wb_allowin,
    output wire mem_to_wb_valid,
    output wire [`MEM_TO_WB_WD-1:0] mem_to_wb_bus,

    input [31:0] data_sram_rdata
);

  // mem_reg
  reg mem_valid;
  wire mem_ready_go;
  reg [`EXE_TO_MEM_WD-1:0] mem_data;

  assign mem_ready_go = 1'b1;
  assign mem_allowin = ~mem_valid | mem_ready_go & wb_allowin;
  assign mem_to_wb_valid = mem_ready_go & mem_valid;
  always @(posedge clk) begin
    if (~resetn) begin
      mem_valid <= 1'b1;
    end else if (mem_allowin) begin
      mem_valid <= exe_to_mem_valid;
    end
    if (mem_allowin & exe_to_mem_valid) begin
      mem_data <= exe_to_mem_bus;
    end
  end

  //æ‹†è§£mem_regæ•°æ®
  wire mem_regW;
  wire [4:0] mem_regWAddr;
  wire res_from_mem;
  wire [31:0] mem_aluResult;
  wire [31:0] mem_pc;

  assign {mem_regW, mem_regWAddr, res_from_mem, mem_aluResult, mem_pc} = mem_data;

  //è·å¾—è®¿å­˜æ•°æ®
  wire [31:0] mem_memReadData;
  assign mem_memReadData = data_sram_rdata;

  //å†™regæ•°æ®
  wire [31:0] mem_regWData = res_from_mem ? mem_memReadData : mem_aluResult;

  //å°åŒ…ä¼ é€’ç»™wb_regæ•°æ®
  assign mem_to_wb_bus = {mem_regW, mem_regWAddr, mem_regWData, mem_pc};
endmodule

```

è¿™é‡Œé€‰æ‹©å°†memReadDataç›´æ¥ç›¸è¿ä¸ä¼ é€’åˆ°WBæ®µä»¥åŠå°†å†™å¯„å­˜å™¨æ•°æ®çš„é€‰æ‹©æ”¾åˆ°MEMé˜¶æ®µï¼Œå¯ä»¥èŠ‚çœä¼ é€’çš„æ•°æ®ä½å®½

#### 1.6.5 wb\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module wb_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸Šä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    output wire wb_allowin,
    input wire mem_to_wb_valid,
    input wire [`MEM_TO_WB_WD-1:0] mem_to_wb_bus,

    //ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„æ•°æ®
    output wire [`WB_TO_ID_WD-1:0] wb_to_id_bus,

    //debug trace ç«¯å£
    output wire [31:0] debug_wb_pc,
    output wire [ 3:0] debug_wb_rf_wen,
    output wire [ 4:0] debug_wb_rf_wnum,
    output wire [31:0] debug_wb_rf_wdata
);
  //wb_reg
  reg wb_valid;
  wire wb_ready_go;
  reg [`MEM_TO_WB_WD-1:0] wb_data;

  assign wb_ready_go = 1'b1;
  assign wb_allowin  = ~wb_valid | wb_ready_go;
  always @(posedge clk) begin
    if (~resetn) begin
      wb_valid <= 1'b1;
    end else if (wb_allowin) begin
      wb_valid <= mem_to_wb_valid;
    end
    if (wb_allowin & mem_to_wb_valid) begin
      wb_data <= mem_to_wb_bus;
    end
  end

  //æ‹†è§£wb_regæ•°æ®
  wire wb_regW;
  wire [4:0] wb_regWAddr;
  wire [31:0] wb_regWData;
  wire [31:0] wb_pc;

  assign {wb_regW, wb_regWAddr, wb_regWData, wb_pc} = wb_data;

  //å°åŒ…ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„æ•°æ®
  assign wb_to_id_bus                               = {wb_regW, wb_regWAddr, wb_regWData};

  //å¯¹æ¥debug trace
  assign debug_wb_pc                                = wb_pc;
  assign debug_wb_rf_wen                            = {4{wb_regW}};
  assign debug_wb_rf_wnum                           = wb_regWAddr;
  assign debug_wb_rf_wdata                          = wb_regWData;
endmodule

```

#### 1.6.6 mycpu\_top

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module mycpu_top (
    input  wire        clk,
    input  wire        resetn,
    // inst  wiresram interface
    output wire        inst_sram_en,
    output wire [ 3:0] inst_sram_we,
    output wire [31:0] inst_sram_addr,
    output wire [31:0] inst_sram_wdata,
    input  wire [31:0] inst_sram_rdata,
    // data sram interface
    output wire        data_sram_en,
    output wire [ 3:0] data_sram_we,
    output wire [31:0] data_sram_addr,
    output wire [31:0] data_sram_wdata,
    input  wire [31:0] data_sram_rdata,
    // trace debug interface
    output wire [31:0] debug_wb_pc,
    output wire [ 3:0] debug_wb_rf_we,
    output wire [ 4:0] debug_wb_rf_wnum,
    output wire [31:0] debug_wb_rf_wdata
);
  wire id_allowin;
  wire exe_allowin;
  wire mem_allowin;
  wire wb_allowin;
  wire if_to_id_valid;
  wire id_to_exe_valid;
  wire exe_to_mem_valid;
  wire mem_to_wb_valid;

  wire [`IF_TO_ID_WD-1:0] if_to_id_bus;
  wire [`ID_TO_IF_WD-1:0] id_to_if_bus;
  wire [`ID_TO_EXE_WD-1:0] id_to_exe_bus;
  wire [`EXE_TO_MEM_WD-1:0] exe_to_mem_bus;
  wire [`MEM_TO_WB_WD-1:0] mem_to_wb_bus;
  wire [`WB_TO_ID_WD-1:0] wb_to_id_bus;

  if_stage u_if_stage (
      .clk            (clk),
      .resetn         (resetn),
      .id_allowin     (id_allowin),
      .if_to_id_valid (if_to_id_valid),
      .if_to_id_bus   (if_to_id_bus),
      .id_to_if_bus   (id_to_if_bus),
      .inst_sram_en   (inst_sram_en),
      .inst_sram_wen  (inst_sram_wen),
      .inst_sram_addr (inst_sram_addr),
      .inst_sram_wdata(inst_sram_wdata),
      .inst_sram_rdata(inst_sram_rdata)
  );
  id_stage u_id_stage (
      .clk            (clk),
      .resetn         (resetn),
      .id_allowin     (id_allowin),
      .if_to_id_valid (if_to_id_valid),
      .if_to_id_bus   (if_to_id_bus),
      .exe_allowin    (exe_allowin),
      .id_to_exe_valid(id_to_exe_valid),
      .id_to_exe_bus  (id_to_exe_bus),
      .id_to_if_bus   (id_to_if_bus),
      .wb_to_id_bus   (wb_to_id_bus)
  );
  exe_stage u_exe_stage (
      .clk             (clk),
      .resetn          (resetn),
      .exe_allowin     (exe_allowin),
      .id_to_exe_valid (id_to_exe_valid),
      .id_to_exe_bus   (id_to_exe_bus),
      .mem_allowin     (mem_allowin),
      .exe_to_mem_valid(exe_to_mem_valid),
      .exe_to_mem_bus  (exe_to_mem_bus),
      .data_sram_en    (data_sram_en),
      .data_sram_we    (data_sram_we),
      .data_sram_addr  (data_sram_addr),
      .data_sram_wdata (data_sram_wdata)
  );
  mem_stage u_mem_stage (
      .clk             (clk),
      .resetn          (resetn),
      .mem_allowin     (mem_allowin),
      .exe_to_mem_valid(exe_to_mem_valid),
      .exe_to_mem_bus  (exe_to_mem_bus),
      .wb_allowin      (wb_allowin),
      .mem_to_wb_valid (mem_to_wb_valid),
      .mem_to_wb_bus   (mem_to_wb_bus),
      .data_sram_rdata (data_sram_rdata)
  );
  wb_stage u_wb_stage (
      .clk              (clk),
      .resetn           (resetn),
      .wb_allowin       (wb_allowin),
      .mem_to_wb_valid  (mem_to_wb_valid),
      .mem_to_wb_bus    (mem_to_wb_bus),
      .wb_to_id_bus     (wb_to_id_bus),
      .debug_wb_pc      (debug_wb_pc),
      .debug_wb_rf_wen  (debug_wb_rf_wen),
      .debug_wb_rf_wnum (debug_wb_rf_wnum),
      .debug_wb_rf_wdata(debug_wb_rf_wdata)
  );

endmodule

```

#### 1.6.7 mycpu.hå®å®šä¹‰å¤´æ–‡ä»¶

```verilog
`define IF_TO_ID_WD 64
`define ID_TO_IF_WD 33
`define ID_TO_EXE_WD 116
`define EXE_TO_MEM_WD 71
`define MEM_TO_WB_WD 70
`define WB_TO_ID_WD 38
```

### 1.7 æ³¨æ„äº‹é¡¹

1.  IFé˜¶æ®µåœ¨preIFæ—¶å‘å‡ºå–æŒ‡è¯·æ±‚

    è®¿å­˜åœ°å€æ˜¯nextpc

    è®¿å­˜ä½¿èƒ½ä¿¡å·æ˜¯ï¼ˆpreIF\_to\_if\_validå’Œif\_allowinå‡æœ‰æ•ˆï¼‰

    æŒ‡ä»¤åœ¨IF\_regæ›´æ–°nextpcâ†’pcæ—¶å–å‡º

    ![](image/image_7jV0TaPWOD.png)

    5nsæ—¶é’Ÿä¸Šæ²¿æ—¶ï¼Œæ ¹æ®nextpc(å¤ä½åæ˜¯1c00\_0000)æå‡ºè®¿å­˜è¯·æ±‚

    15nsæ—¶é’Ÿä¸Šæ²¿æ—¶ï¼Œnextpcâ†’pcä¸”æ­¤æ—¶insRAMçš„è¾“å‡ºç«¯ä¸º1c00\_0000å¯¹åº”çš„æŒ‡ä»¤

    25nsæ—¶é’Ÿä¸Šæ²¿æ—¶ï¼Œå°†pcå’ŒinståŒæ—¶æ›´æ–°åˆ°id\_reg
2.  EXEé˜¶æ®µå‘å‡ºdataRAMè®¿å­˜è¯·æ±‚

    è®¿å­˜åœ°å€æ˜¯exe\_aluResult

    è®¿å­˜ä½¿èƒ½ä¿¡å·æ˜¯ï¼ˆexe\_validä¸”æœ‰è®¿å­˜æŒ‡ä»¤è¯·æ±‚res\_from\_memæˆ–è€…memWï¼‰

    è¯»æ•°æ®åœ¨MEMé˜¶æ®µå¾—åˆ°â€”â€”ç»„åˆé€»è¾‘

    ![](image/image_pTjFy3i3Aw.png)

    5nsæ—¶è¿›å…¥exeé˜¶æ®µï¼Œå¹¶å‘å‡ºè®¿å­˜è¯·æ±‚

    15nsæ—¶è¿›å…¥memé˜¶æ®µï¼Œæ­¤æ—¶memRAMçš„è¾“å‡ºç«¯å·²ç»æ˜¯å¯¹åº”çš„æ•°æ®ã€‚ä½†æ˜¯å¦‚æœé‡‡ç”¨regé‚£ä¹ˆå¾—åˆ°çš„æ˜¯ä¸Šä¸€ä¸ªaddçš„æ•°æ®ï¼Œå› ä¸ºæ—¶é’Ÿä¸Šæ²¿åmemæ‰å¾—åˆ°å¯¹åº”çš„æ•°æ®ï¼Œæ‰€ä»¥è¿™é‡Œåªèƒ½é‡‡ç”¨ç»„åˆé€»è¾‘ç›´æ¥å°†memRAMå¾—åˆ°çš„æ•°æ®èµ‹å€¼ç»™memRData
3.  æµæ°´çº¿é˜¶æ®µçš„ç¼–å†™æ¨¡æ¿
    1.  æ¨¡å—å®šä¹‰

        å®šä¹‰æ—¶é’Ÿå’Œå¤ä½
        ```verilog
            input wire clk,
            input wire resetn
        ```
        å®šä¹‰ä¸ä¸‹ä¸€é˜¶æ®µé€šä¿¡çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·busã€validã€allowin
        ```verilog
            //ä¸ä¸Šä¸€çº§ä¼ é€’é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å· 
            output wire id_allowin,
            input wire if_to_id_valid,
            input wire [`IF_TO_ID_WD-1:0] if_to_id_bus,
        ```
        ä¸­é—´æµæ°´çº¿é˜¶æ®µå®šä¹‰ä¸ä¸Šä¸€é˜¶æ®µçš„æµæ°´çº¿æ§åˆ¶ä¿¡å·busã€validã€allowin
        ```verilog
            input wire exe_allowin,
            output wire id_to_exe_valid,
            output wire [`ID_TO_EXE_WD-1:0] id_to_exe_bus,
        ```
        ifã€idå®šä¹‰ifå’Œidä¹‹é—´çš„ç»„åˆé€»è¾‘é€šä¿¡bus
        ```verilog
            //id idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘çš„ä¸€äº›ç”¨äºç”Ÿæˆnextpcçš„ä¿¡å·
            output wire [`ID_TO_IF_WD-1:0] id_to_if_bus,
            
            //if idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘çš„ä¸€äº›ç”¨äºç”Ÿæˆnextpcçš„ä¿¡å·
            input wire [`ID_TO_IF_WD-1:0] id_to_if_bus,
        ```
        idã€wbå®šä¹‰idå’Œwbä¹‹é—´çš„ç»„åˆé€»è¾‘é€šä¿¡bus
        ```verilog
            //id wbç»„åˆé€»è¾‘ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„ç”¨äºå†™å¯„å­˜å™¨çš„ä¿¡å·
            input wire [`WB_TO_ID_WD-1:0] wb_to_id_bus
            
            //wb ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„æ•°æ®
            output wire [`WB_TO_ID_WD-1:0] wb_to_id_bus,
        ```
        ifã€exeå®šä¹‰è®¿å­˜æ¥å£
        ```verilog
            //å¯¹æ¥insRAMæ¥å£
            output wire        inst_sram_en,
            output wire [ 3:0] inst_sram_wen,
            output wire [31:0] inst_sram_addr,
            output wire [31:0] inst_sram_wdata,
            input  wire [31:0] inst_sram_rdata
            
            //è®¿dataRAMç«¯å£
            output wire        data_sram_en,
            output wire [ 3:0] data_sram_we,
            output wire [31:0] data_sram_addr,
            output wire [31:0] data_sram_wdata
        ```
        memå®šä¹‰dataRAMè¾“å…¥æ•°æ®ç«¯å£
        ```verilog
            input [31:0] data_sram_rdata
        ```
        wbå®šä¹‰debugæ¯”å¯¹ç«¯å£
        ```verilog
            //debug trace ç«¯å£
            output wire [31:0] debug_wb_pc,
            output wire [ 3:0] debug_wb_rf_wen,
            output wire [ 4:0] debug_wb_rf_wnum,
            output wire [31:0] debug_wb_rf_wdata
        ```
    2.  æ¨¡å—å†…éƒ¨

        å…ˆå®šä¹‰æµæ°´çº¿é€šä¿¡çš„å†…éƒ¨ä¿¡å·validã€dataã€ready\_go

        ä¹¦å†™é˜»å¡æµæ°´çº¿alwaysè¯­å¥å—

        æ‹†åŒ…data

        é˜¶æ®µçš„ç»„åˆé€»è¾‘

        å°åŒ…bus

## 2 æŒ‡ä»¤ç›¸å…³ä¸æµæ°´çº¿å†²çª

![](image/image_W11g6QBvjw.png)

æ ¹æ®ã€Šè®¡ç®—æœºä½“ç³»ç»“æ„åŸºç¡€ï¼ˆç¬¬ä¸‰ç‰ˆï¼‰ã€‹çš„9.3ä»¥åŠå…¶ä»–å‚è€ƒæ–‡çŒ®ï¼Œå¯¹äºæµæ°´çº¿å†²çªçš„åŸç†é˜è¿°ï¼Œæ€»ç»“ä¸€ä¸‹å‡ ä¸ªè¦ç‚¹

1.  å•å‘å°„é™æ€æµæ°´çº¿åªéœ€è¦è§£å†³å›´ç»•å¯„å­˜å™¨çš„RAWæ•°æ®ç›¸å…³
2.  è½¬ç§»æŒ‡ä»¤çš„æ§åˆ¶ç›¸å…³å†²çª
3.  ç»“æ„å†²çªâ€”â€”é€šè¿‡é˜»å¡æµæ°´çº¿é€çº§äº’é”æœºåˆ¶è§£å†³

å› æ­¤ä¸»è¦æ˜¯è§£å†³åŸCPUè®¾è®¡çš„å¯„å­˜å™¨WARæ•°æ®å†²çªå’Œè½¬ç§»æŒ‡ä»¤çš„æ§åˆ¶ç›¸å…³å†²çª

> ğŸ“Œç›¸å…³å’Œå†²çª/å†’é™©çš„åŒºåˆ«

### 2.1 è§£å†³RAWå¯„å­˜å™¨æ•°æ®ç›¸å…³å¯¼è‡´çš„æµæ°´çº¿å†²çª

ç”±RAWå¯„å­˜å™¨æ•°æ®ç›¸å…³æ‰€å¼•å‘çš„æµæ°´çº¿å†²çªçš„åœºæ™¯æ˜¯ï¼šäº§ç”Ÿç»“æœçš„æŒ‡ä»¤ï¼ˆâ€œå†™è€…â€ï¼‰å°šæœªå°†ç»“æœå†™å›åˆ°é€šç”¨å¯„å­˜å™¨å †ä¸­ï¼Œè€Œéœ€è¦è¿™ä¸ªç»“æœçš„æŒ‡ä»¤ï¼ˆâ€œè¯»è€…â€ï¼‰å·²ç»åœ¨è¯‘ç é˜¶æ®µäº†ï¼Œæ­¤åˆ»å®ƒä»é€šç”¨å¯„å­˜å™¨å †ä¸­è¯»å‡ºçš„æ•°å€¼æ˜¯æ—§å€¼è€Œéæ–°å€¼

ä¸€ç§å¾ˆç®€å•çš„é¿å…è¿™ç§é”™è¯¯çš„æ–¹æ³•æ˜¯ï¼Œè®©è¯»è€…åœ¨IDé˜¶æ®µä¸€ç›´ç­‰å¾…ï¼Œç›´åˆ°äº§ç”Ÿç»“æœçš„è´¨é‡å°†ç»“æœå†™å…¥é€šç”¨å¯„å­˜å™¨å †â€”â€”é˜»å¡

å› æ­¤å…³é”®åœ¨äºæ€ä¹ˆç”Ÿæˆâ€œæ§åˆ¶æµæ°´çº¿å‰è¿›è¿˜æ˜¯é˜»å¡çš„æ¡ä»¶â€
è€Œå½“å‰é˜»å¡çš„æ»¡è¶³æ¡ä»¶æ˜¯IDé˜¶æ®µæ£€æµ‹åˆ°äº†RAWç›¸å…³ï¼Œå› æ­¤è¿™ä¸ªåˆ¤æ–­å…·ä½“å¯ä»¥æè¿°ä¸ºï¼šå¤„äº**IDé˜¶æ®µ**çš„æŒ‡ä»¤å…·æœ‰æ¥è‡ª**é 0 å·å¯„å­˜å™¨**çš„æºæ“ä½œæ•°ï¼Œé‚£ä¹ˆå¦‚æœè¿™äº›æºæ“ä½œæ•°ä¸­ä»»ä½•ä¸€ä¸ªçš„å¯„å­˜å™¨å·ä¸å½“å‰æ—¶åˆ»å¤„äº**EXEã€MEMæˆ–WB**[^æ³¨é‡Š5]çš„æŒ‡ä»¤çš„**ç›®çš„æ“ä½œæ•°çš„å¯„å­˜å™¨å·ï¼ˆé 0 å·ï¼‰** ç›¸åŒï¼Œåˆ™è¡¨æ˜å¤„äºIDçš„æŒ‡ä»¤ä¸EXEã€MEMæˆ–WBçš„æŒ‡ä»¤å­˜åœ¨ä¼šå¼•å‘å†²çªçš„RAWç›¸å…³å…³ç³»

> ğŸ“Œè€Œä¸ºäº†å‡å°‘ä¸å¿…è¦çš„æ¯”è¾ƒï¼Œä¸€å®šè¦ä¿è¯è¢«æ¯”è¾ƒçš„ä¸¤ä¸ªå¯„å­˜å™¨å·éƒ½æ˜¯æœ‰æ•ˆçš„
>
> 1.  å‚ä¸æ¯”è¾ƒçš„æŒ‡ä»¤åˆ°åº•æœ‰æ²¡æœ‰å¯„å­˜å™¨æºæ“ä½œæ•°æˆ–è€…å¯„å­˜å™¨çš„ç›®çš„æ“ä½œæ•°
> 2.  æºå¯„å­˜å™¨å·æˆ–è€…ç›®çš„å¯„å­˜å™¨å·ä¸º0åˆ™ä¸éœ€è¦æ¯”è¾ƒ
> 3.  ç”¨æ¥æ¯”è¾ƒçš„æµæ°´çº§ä¸Šå­˜ä¸å­˜åœ¨æŒ‡ä»¤

æœ€åå¦‚æœâ€œå­˜åœ¨RAWç›¸å…³â€æ¡ä»¶æ»¡è¶³æ—¶ï¼Œåˆ™**ç½®idé˜¶æ®µçš„ready\_goä¸º0**

### 2.2 è§£å†³è½¬ç§»æŒ‡ä»¤æ§åˆ¶ç›¸å…³å¯¼è‡´çš„æµæ°´çº¿å†²çª

å¤„ç†æ§åˆ¶ç›¸å…³ä¸»è¦æ˜¯**å–æ¶ˆå¯èƒ½å­˜åœ¨åœ¨IFé˜¶æ®µçš„é”™è¯¯æ‰§è¡Œè·¯å¾„ä¸Šçš„æŒ‡ä»¤**

å› ä¸ºIFé˜¶æ®µçš„å–æŒ‡è®¾è®¡ï¼Œä½¿å¾—å½“IDé˜¶æ®µæ£€æµ‹åˆ°å½“å‰æŒ‡ä»¤æ˜¯åˆ†æ”¯æŒ‡ä»¤æ—¶ä¸”é‡‡å–åˆ†æ”¯æ—¶ï¼Œæ­¤æ—¶IFé˜¶æ®µçš„é”™è¯¯è·¯å¾„ä¸Šçš„æŒ‡ä»¤å·²ç»åœ¨ç­‰å¾…insRAMçš„è¾“å‡ºï¼Œæ‰€ä»¥å³ä½¿é©¬ä¸Šæ”¹å˜nextpcä¹Ÿæ— æ³•æ”¹å˜if\_pcçš„æŒ‡ä»¤è¦è¿›å…¥IDå¼€å§‹æ‰§è¡Œ

å¯¹äºé”™è¯¯æ‰§è¡Œè·¯å¾„ä¸Šçš„æŒ‡ä»¤æœ‰ä¸¤ç§å¯¹å¾…æ–¹å¼ï¼š

1.  å¤„ç†æˆnopæŒ‡ä»¤

    æœ‰ä¸¤ä¸ªç¼ºç‚¹ï¼šæ— æ³•è¢«æ ‡è®°ä¸Šä»»ä½•å¼‚å¸¸ï¼Œè¿åç²¾ç¡®å¼‚å¸¸çš„è¦æ±‚ï¼›ä¿¡å·æ›´å¤šäº†ï¼Œåˆ é™¤å˜å¤§äº†
2.  **å–æ¶ˆæŒ‡ä»¤â€”â€”æ¨è**

    åˆ©ç”¨å½“å‰é˜¶æ®µçš„validä¿¡å·è¡¨ç¤ºå½“å‰æµæ°´çº¿é˜¶æ®µæ˜¯å¦å­˜åœ¨æŒ‡ä»¤
    > ğŸ“Œ**å–æ¶ˆä¸€æ¡æŒ‡ä»¤ï¼Œå°±æ˜¯æŠŠä¼´éšè¿™æ¡æŒ‡ä»¤çš„validç½®0**
    >
    > ä¼´éšè¿™æ¡æŒ‡ä»¤çš„validæœ‰ä¸¤ç§æƒ…å†µ
    >
    > 1.  å½“å‰IFé˜¶æ®µçš„æŒ‡ä»¤å¯ä»¥æ­£å¸¸æµå…¥IDé˜¶æ®µï¼Œé‚£ä¹ˆåœ¨ä¸‹ä¸€ä¸ªclkä¸Šæ²¿ã€‚ä¸ºäº†å–æ¶ˆåŸIFé˜¶æ®µçš„æŒ‡ä»¤ï¼Œéœ€è¦ç½®id\_validä¸º0
    > 2.  å½“å‰IFé˜¶æ®µçš„æŒ‡ä»¤ä¸èƒ½æµå…¥IDé˜¶æ®µï¼Œé‚£ä¹ˆåœ¨ä¸‹ä¸€ä¸ªclkä¸Šæ²¿ï¼ŒIFé˜¶æ®µçš„æŒ‡ä»¤æ²¡æœ‰å¾€åæµåŠ¨ã€‚ä¸ºäº†å–æ¶ˆåŸIFé˜¶æ®µçš„æŒ‡ä»¤ï¼Œéœ€è¦ç½®if\_validä¸º0
    >     æ³¨æ„ï¼ï¼ï¼
    >
    > è¿™é‡Œè¯´çš„æ˜¯â€œ**ä¼´éšè¿™æ¡æŒ‡ä»¤çš„valid**â€è€Œä¸æ˜¯â€œå–æŒ‡é˜¶æ®µçš„validâ€
    >
    > å› ä¸ºåœ¨ä¸‹ä¸€ä¸ªclkä¸Šæ²¿æ›´æ–°if\_regæ—¶ï¼ŒåŸIFé˜¶æ®µçš„if\_instã€if\_pcæ˜¯å¯ä»¥æ­£å¸¸æµå…¥id\_regçš„ï¼Œè€Œif\_validå–æ¶ˆçš„æ˜¯åŸpreIFçš„nextpcå¯¹åº”çš„æŒ‡ä»¤ï¼ˆåˆ†æ”¯ç›®æ ‡å¤„æŒ‡ä»¤ï¼‰
    >
    > å› æ­¤è¿™é‡Œ**ä¼´éšè¿™æ¡æŒ‡ä»¤çš„validæŒ‡çš„æ˜¯id\_regçš„valid**ï¼Œå³å¦‚æœIDé˜¶æ®µçš„æŒ‡ä»¤é‡‡å–åˆ†æ”¯ï¼Œbr\_taken\_cancelæœ‰æ•ˆï¼Œé‚£ä¹ˆä¸‹ä¸€ä¸ªclkä¸Šæ²¿ç½®id\_validä¸º0
    >
    > åŒæ—¶éœ€è¦è€ƒè™‘â€œä½äºå–æŒ‡é˜¶æ®µçš„æŒ‡ä»¤å¯èƒ½å› ä¸ºç­‰å¾…æŒ‡ä»¤å–å›è€Œåœç•™çš„æƒ…å†µâ€”â€”å½“å–æŒ‡é˜¶æ®µæœ‰ä¸€æ¡æŒ‡ä»¤ä¸”æ— æ³•åœ¨ä¸‹ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸè¿›å…¥ä¸‹ä¸€çº§æµæ°´é˜¶æ®µ`if_valid &(~if_ready_go |~id_allowin)`â€ï¼Œé‚£ä¹ˆ**ä¸ºäº†å–æ¶ˆè¿™ä¸ªæŒ‡ä»¤ï¼Œåªèƒ½ä»if\_stageå…¥æ‰‹ï¼Œç½®if\_validä¸º0**[^æ³¨é‡Š6]
    > æ­¤å¤–ï¼Œå› ä¸ºåˆ†æ”¯æŒ‡ä»¤æ˜¯éœ€è¦æ¯”è¾ƒå¯„å­˜å™¨æ“ä½œæ•°çš„ï¼Œæ‰€ä»¥ä¹Ÿæ¶‰åŠåˆ°RAWæ•°æ®ç›¸å…³ï¼Œå› æ­¤åœ¨RAWæ•°æ®ç›¸å…³è§£é™¤ä¹‹å‰ä¸èƒ½å°†br\_taken\_cancelç½®æœ‰æ•ˆâ€”â€”é˜»å¡branch

### 2.3 é˜»å¡è§£å†³20æ¡ç”¨æˆ·æ€æ•´æ•°æŒ‡ä»¤æŒ‡ä»¤å†²çªçš„CPU

#### 2.3.1 if\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

//X->(X+1)çš„X_to_Y_validã€dataã€readygo
//(X+1)->Xçš„allowin
module if_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸‹ä¸€çº§ä¼ é€’é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å· 
    input wire id_allowin,
    output wire if_to_id_valid,
    output wire [`IF_TO_ID_WD-1:0] if_to_id_bus,

    //idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘çš„ä¸€äº›ç”¨äºç”Ÿæˆnextpcçš„ä¿¡å·
    input wire [`ID_TO_IF_WD-1:0] id_to_if_bus,

    //å¯¹æ¥insRAMæ¥å£
    output wire        inst_sram_en,
    output wire [ 3:0] inst_sram_wen,
    output wire [31:0] inst_sram_addr,
    output wire [31:0] inst_sram_wdata,
    input  wire [31:0] inst_sram_rdata
);
  reg if_valid;  //è¡¨ç¤ºif_regå†…å®¹æ˜¯å¦æœ‰æ•ˆ
  wire if_ready_go;  //è¡¨ç¤ºifç»„åˆé€»è¾‘å†…å®¹æ˜¯å¦å¤„ç†å®Œæˆï¼Œå¯ä»¥å‘id_regä¼ é€’

  wire if_allowin;  //æ§åˆ¶preIFç»„åˆé€»è¾‘æ•°æ®æ˜¯å¦å¯ä»¥ä¼ é€’è¿›if_reg
  wire preIf_to_if_valid;

  wire [31:0] seq_pc;  //åºåˆ—ä¸‹ä¸€ä¸ªPC
  wire [31:0] nextpc;  //æœ€ç»ˆæ›´æ–°åˆ°PCå¯„å­˜å™¨çš„æŒ‡ä»¤åœ°å€

  //æ‹†è§£idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘çš„æ•°æ®
  wire br_taken;
  wire br_taken_cancel;
  wire [31:0] br_target;
  assign {br_taken, br_target, br_taken_cancel} = id_to_if_bus;

  //ç»„åˆä¼ é€’ç»™id_regçš„æ•°æ®
  wire [31:0] if_inst;
  reg  [31:0] if_pc;
  assign if_to_id_bus      = {if_pc, if_inst};

  // preIF
  assign preIf_to_if_valid = resetn;
  assign seq_pc            = if_pc + 32'h4;
  assign nextpc            = br_taken ? br_target : seq_pc;

  // if_reg
  assign if_ready_go       = 1'b1;
  assign if_allowin        = ~if_valid | if_ready_go & id_allowin;
  assign if_to_id_valid    = if_valid & if_ready_go;
  always @(posedge clk) begin
    if (~resetn) begin
      if_valid <= 1'b0;
      if_pc <= 32'h1bff_fffc;
    end else if (if_allowin) begin
      if_valid <= preIf_to_if_valid;
    end else if (br_taken_cancel) begin  //if_valid & (~id_allowin | ~if_ready_go)
      if_valid <= 1'b0;
    end
    if (if_allowin & preIf_to_if_valid) begin
      if_pc <= nextpc;
    end
  end

  //èµ‹å€¼instRAMæ¥å£
  assign inst_sram_en    = preIf_to_if_valid & if_allowin;
  assign inst_sram_wen   = 4'h0;
  assign inst_sram_addr  = nextpc;
  assign inst_sram_wdata = 32'b0;

  assign if_inst         = inst_sram_rdata;
endmodule

```

æŒ‰ç…§é‡‡ç”¨â€œå–æ¶ˆæŒ‡ä»¤â€è§£å†³æ§åˆ¶ç›¸å…³å¸¦æ¥çš„å†’é™©çš„æ–¹æ³•ï¼Œå½“é”™è¯¯è·¯å¾„ä¸ŠIFé˜¶æ®µçš„æŒ‡ä»¤æ— æ³•åœ¨ä¸‹ä¸€ä¸ªèŠ‚æ‹åˆ°è¾¾IDé˜¶æ®µæ—¶ï¼Œéœ€è¦åœ¨IFé˜¶æ®µå–æ¶ˆè¯¥æŒ‡ä»¤â€”â€”if\_validä¸º0

æ¶‰åŠåˆ°æ›´æ”¹çš„ä»£ç å¦‚ä¸‹ï¼š

```verilog
  //æ‹†è§£idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘çš„æ•°æ®
  wire br_taken;
  wire br_taken_cancel;
  wire [31:0] br_target;
  assign {br_taken, br_target, br_taken_cancel} = id_to_if_bus;
  
  always @(posedge clk) begin
    if (~resetn) begin
      if_valid <= 1'b0;
      if_pc <= 32'h1bff_fffc;
    end else if (if_allowin) begin
      if_valid <= preIf_to_if_valid;
    end else if (br_taken_cancel) begin  //if_valid & (~id_allowin | ~if_ready_go)
      if_valid <= 1'b0;
    end
    if (if_allowin & preIf_to_if_valid) begin
      if_pc <= nextpc;
    end
  end
```

#### 2.3.2 id\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module id_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸Šä¸€çº§ä¼ é€’é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å· 
    output wire id_allowin,
    input wire if_to_id_valid,
    input wire [`IF_TO_ID_WD-1:0] if_to_id_bus,

    //ä¸ä¸‹ä¸€çº§ä¼ é€’é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å· 
    input wire exe_allowin,
    output wire id_to_exe_valid,
    output wire [`ID_TO_EXE_WD-1:0] id_to_exe_bus,

    //idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘çš„ä¸€äº›ç”¨äºç”Ÿæˆnextpcçš„ä¿¡å·
    output wire [`ID_TO_IF_WD-1:0] id_to_if_bus,

    //exeç»„åˆé€»è¾‘ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„ç”¨äºå†™å¯„å­˜å™¨çš„ä¿¡å·
    input wire [`EXE_TO_ID_WD-1:0] exe_to_id_bus,

    //memç»„åˆé€»è¾‘ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„ç”¨äºå†™å¯„å­˜å™¨çš„ä¿¡å·
    input wire [`MEM_TO_ID_WD-1:0] mem_to_id_bus,

    //wbç»„åˆé€»è¾‘ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„ç”¨äºå†™å¯„å­˜å™¨çš„ä¿¡å·
    input wire [`WB_TO_ID_WD-1:0] wb_to_id_bus
);
  //id_reg
  reg id_valid;
  wire id_ready_go;
  reg [`IF_TO_ID_WD-1:0] id_data;  //id_regçš„æ•°æ®
  wire br_taken;
  wire br_taken_cancel;

  assign id_allowin = ~id_valid | id_ready_go & exe_allowin;
  assign id_to_exe_valid = id_valid & id_ready_go;

  always @(posedge clk) begin
    if (~resetn) begin
      id_valid <= 1'b0;
    end else if (br_taken_cancel) begin  //å¦‚æœé‡‡å–åˆ†æ”¯ï¼Œé‚£ä¹ˆå–æ¶ˆå½“å‰IFé˜¶æ®µçš„æŒ‡ä»¤
      id_valid <= 1'b0;
    end else if (id_allowin) begin
      id_valid <= if_to_id_valid;
    end
    if (id_allowin & if_to_id_valid) begin
      id_data <= if_to_id_bus;
    end
  end

  //æ‹†è§£if_regä¼ é€’è¿‡æ¥çš„æ•°æ®
  wire [31:0] id_pc;
  wire [31:0] id_inst;
  assign {id_pc, id_inst} = id_data;

  //æ‹†è§£exeç»„åˆé€»è¾‘é€æ¥çš„æ•°æ®
  wire exe_valid;
  wire exe_regW;
  wire [4:0] exe_regWAddr;
  wire [31:0] exe_regWData;
  assign {exe_valid, exe_regW, exe_regWAddr, exe_regWData} = exe_to_id_bus;

  //æ‹†è§£memç»„åˆé€»è¾‘é€æ¥çš„æ•°æ®
  wire mem_valid;
  wire mem_regW;
  wire [4:0] mem_regWAddr;
  wire [31:0] mem_regWData;
  assign {mem_valid, mem_regW, mem_regWAddr, mem_regWData} = mem_to_id_bus;

  //æ‹†è§£wbç»„åˆé€»è¾‘ä¼ é€’è¿‡æ¥çš„æ•°æ®
  wire wb_valid;
  wire wb_regW;
  wire [4:0] wb_regWAddr;
  wire [31:0] wb_regWData;
  assign {wb_valid, wb_regW, wb_regWAddr, wb_regWData} = wb_to_id_bus;

  //æŒ‡ä»¤æ‹†è§£
  wire [ 5:0] op_31_26;
  wire [ 3:0] op_25_22;
  wire [ 1:0] op_21_20;
  wire [ 4:0] op_19_15;
  wire [ 4:0] rd;
  wire [ 4:0] rj;
  wire [ 4:0] rk;
  wire [11:0] i12;
  wire [19:0] i20;
  wire [15:0] i16;
  wire [25:0] i26;

  assign op_31_26 = id_inst[31:26];
  assign op_25_22 = id_inst[25:22];
  assign op_21_20 = id_inst[21:20];
  assign op_19_15 = id_inst[19:15];
  assign rd = id_inst[4:0];
  assign rj = id_inst[9:5];
  assign rk = id_inst[14:10];
  assign i12 = id_inst[21:10];
  assign i20 = id_inst[24:5];
  assign i16 = id_inst[25:10];
  assign i26 = {id_inst[9:0], id_inst[25:10]};

  //è¯‘ç å™¨è¯‘ç 
  wire [63:0] op_31_26_d;
  wire [15:0] op_25_22_d;
  wire [ 3:0] op_21_20_d;
  wire [31:0] op_19_15_d;

  decoder_6_64 u_dec0 (
      .in (op_31_26),
      .out(op_31_26_d)
  );
  decoder_4_16 u_dec1 (
      .in (op_25_22),
      .out(op_25_22_d)
  );
  decoder_2_4 u_dec2 (
      .in (op_21_20),
      .out(op_21_20_d)
  );
  decoder_5_32 u_dec3 (
      .in (op_19_15),
      .out(op_19_15_d)
  );

  //è¯‘ç æŒ‡ä»¤
  wire inst_add = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h00];
  wire inst_sub = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h02];
  wire inst_slt = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h04];
  wire inst_sltu = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h05];
  wire inst_nor = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h08];
  wire inst_and = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h09];
  wire inst_or = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h0a];
  wire inst_xor = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h0b];
  wire inst_slli = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h01];
  wire inst_srli = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h09];
  wire inst_srai = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h11];
  wire inst_addi = op_31_26_d[6'h00] & op_25_22_d[4'ha];
  wire inst_ld_w = op_31_26_d[6'h0a] & op_25_22_d[4'h2];
  wire inst_st_w = op_31_26_d[6'h0a] & op_25_22_d[4'h6];
  wire inst_jirl = op_31_26_d[6'h13];
  wire inst_b = op_31_26_d[6'h14];
  wire inst_bl = op_31_26_d[6'h15];
  wire inst_beq = op_31_26_d[6'h16];
  wire inst_bne = op_31_26_d[6'h17];
  wire inst_lu12i = op_31_26_d[6'h05] & ~id_inst[25];

  //æ§åˆ¶ä¿¡å·è¯‘ç 
  wire [11:0] alu_op;
  wire res_from_mem;
  wire src_reg_is_rd;
  wire src1_is_pc;
  wire src2_is_imm;
  wire src2_is_4;
  wire dst_is_r1;
  wire id_memW;
  wire id_regW;
  wire need_ui5;
  wire need_si12;
  wire need_si16;
  wire need_si20;
  wire need_si26;
  wire need_rj;
  wire need_rkd;

  assign alu_op[0] = inst_add | inst_addi | inst_ld_w | inst_st_w | inst_jirl | inst_bl;
  assign alu_op[1] = inst_sub;
  assign alu_op[2] = inst_slt;
  assign alu_op[3] = inst_sltu;
  assign alu_op[4] = inst_and;
  assign alu_op[5] = inst_nor;
  assign alu_op[6] = inst_or;
  assign alu_op[7] = inst_xor;
  assign alu_op[8] = inst_slli;
  assign alu_op[9] = inst_srli;
  assign alu_op[10] = inst_srai;
  assign alu_op[11] = inst_lu12i;
  assign res_from_mem = inst_ld_w;
  assign src_reg_is_rd = inst_beq | inst_bne | inst_st_w;
  assign src1_is_pc = inst_jirl | inst_bl;
  assign src2_is_imm = inst_slli | 
                       inst_srli |
                       inst_srai |
                       inst_addi |
                       inst_ld_w |
                       inst_st_w |
                       inst_lu12i|
                       inst_jirl |
                       inst_bl   ;
  assign src2_is_4 = inst_jirl | inst_bl;
  assign dst_is_r1 = inst_bl;
  assign id_memW = inst_st_w;
  assign id_regW = ~inst_st_w & ~inst_beq & ~inst_bne & ~inst_b;
  assign need_ui5 = inst_slli | inst_srli | inst_srai;
  assign need_si12 = inst_addi | inst_ld_w | inst_st_w;
  assign need_si16 = inst_jirl | inst_beq | inst_bne;
  assign need_si20 = inst_lu12i;
  assign need_si26 = inst_b | inst_bl;
  assign need_rj = ~inst_b | inst_bl;
  assign need_rkd = ~inst_slli | ~inst_srli | ~inst_srai | ~inst_addi | ~inst_ld_w 
                  | ~inst_st_w | ~inst_jirl | ~inst_b | ~inst_bl | ~inst_beq | ~inst_bne;

  //idé˜¶æ®µç»„åˆé€»è¾‘æ•°æ®ç”Ÿæˆ
  wire [31:0] imm;
  wire [31:0] br_offs;
  wire [31:0] jirl_offs;

  assign imm = src2_is_4 ? 32'h4 :
              (need_si20 ? {i20[19:0],12'b0} :
              (need_si12 ? {{20{i12[11]}},i12[11:0]} :
              {27'b0,rk}));
  assign br_offs = need_si26 ? {{4{i26[25]}}, i26[25:0], 2'b0} : {{14{i16[15]}}, i16[15:0], 2'b0};
  assign jirl_offs = {{14{i16[5]}}, i16[15:0], 2'b0};


  //å¯„å­˜å™¨å †
  wire [ 4:0] regAddrA;
  wire [ 4:0] regAddrB;
  wire [31:0] regDataA;
  wire [31:0] regDataB;
  wire [ 4:0] id_regWAddr;

  assign regAddrA = rj;
  assign regAddrB = src_reg_is_rd ? rd : rk;
  assign id_regWAddr = dst_is_r1 ? 5'b1 : rd;

  regfile u_regfile (
      .clk   (clk),
      .raddr1(regAddrA),
      .rdata1(regDataA),
      .raddr2(regAddrB),
      .rdata2(regDataB),
      .we    (wb_regW),
      .waddr (wb_regWAddr),
      .wdata (wb_regWData)
  );

  //RAWé˜»å¡
  wire addrA_equal;
  wire addrB_equal;

  assign addrA_equal = need_rj & (regAddrA!=5'b0) & ((exe_valid & exe_regW & exe_regWAddr == regAddrA)
                       | (mem_valid & mem_regW & mem_regWAddr == regAddrA)
                       | (wb_valid & wb_regW & wb_regWAddr == regAddrA));
  assign addrB_equal = need_rkd & (regAddrB!=5'b0) & ((exe_valid & exe_regW & exe_regWAddr == regAddrB)
                       | (mem_valid & mem_regW & mem_regWAddr == regAddrB)
                       | (wb_valid & wb_regW & wb_regWAddr == regAddrB));
  assign id_ready_go = ~addrA_equal & ~addrB_equal;


  //åˆ†æ”¯åˆ¤æ–­
  wire [31:0] DataA;
  wire [31:0] DataB;
  wire [31:0] br_target;
  wire rj_eq_rd;

  assign DataA = src1_is_pc ? id_pc : regDataA;
  assign DataB = src2_is_imm ? imm : regDataB;
  assign rj_eq_rd = (DataA == DataB);
  assign br_taken = (inst_beq &  rj_eq_rd |
                     inst_bne & ~rj_eq_rd |
                     inst_jirl            | 
                     inst_bl              |
                     inst_b
  ) && id_valid;

  assign br_target = (inst_beq | inst_bne | inst_bl | inst_b) ? (id_pc + br_offs) : (regDataA + jirl_offs);
  assign br_taken_cancel = br_taken & id_ready_go;  //å½“é˜»å¡å®Œæˆæ—¶ï¼Œbr_taken_cancelæ‰ä¸br_takenä¸€è‡´æœ‰æ•ˆ

  //å°åŒ…idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘preIFçš„æ•°æ®
  assign id_to_if_bus = {br_taken, br_target, br_taken_cancel};

  //å°åŒ…idç»„åˆé€»è¾‘ä¼ é€’ç»™exe_regçš„æ•°æ®
  assign id_to_exe_bus = {alu_op, res_from_mem, id_regW, id_memW, id_regWAddr, DataA, DataB, id_pc};

endmodule


```

æ ¹æ®é˜»å¡è§£å†³RAWæ•°æ®ç›¸å…³å¸¦æ¥çš„å†’é™©ï¼Œä¸ºäº†å°½é‡çš„å‡å°‘é˜»å¡ï¼Œéœ€è¦äº‹å…ˆç¡®å®šå„é˜¶æ®µæŒ‡ä»¤çš„æœ‰æ•ˆã€æœ‰å¯¹å¯„å­˜å™¨å†™æ“ä½œã€IDé˜¶æ®µæŒ‡ä»¤æ˜¯éœ€è¦è¯»å¯„å­˜å™¨ä¸”è¯»åœ°å€ä¸ä¸º0â€”â€”è¿™é‡Œé¢å°±åŒ…å«äº†loadçš„é˜»å¡

```verilog
  wire addrA_equal;
  wire addrB_equal;

  assign addrA_equal = need_rj & (regAddrA!=5'b0) & ((exe_valid & exe_regW & exe_regWAddr == regAddrA)
                       | (mem_valid & mem_regW & mem_regWAddr == regAddrA)
                       | (wb_valid & wb_regW & wb_regWAddr == regAddrA));
  assign addrB_equal = need_rkd & (regAddrB!=5'b0) & ((exe_valid & exe_regW & exe_regWAddr == regAddrB)
                       | (mem_valid & mem_regW & mem_regWAddr == regAddrB)
                       | (wb_valid & wb_regW & wb_regWAddr == regAddrB));
  assign id_ready_go = ~addrA_equal & ~addrB_equal;
```

å–æ¶ˆæŒ‡ä»¤çš„æ–¹æ³•è§£å†³æ§åˆ¶ç›¸å…³å¸¦æ¥çš„å†’é™©ï¼Œåœ¨IDé˜¶æ®µéœ€è¦åšçš„æ˜¯

1.  èµ‹å€¼br\_taken\_cancel

    ç­‰åˆ°æ•°æ®ç›¸å…³çš„é˜»å¡å®Œæˆä»¥åï¼Œbr\_taken\_cancelæ‰æœ‰æ•ˆ
    ```verilog
    assign br_taken_cancel = br_taken & id_ready_go;  //å½“é˜»å¡å®Œæˆæ—¶ï¼Œbr_taken_cancelæ‰ä¸br_takenä¸€è‡´æœ‰æ•ˆ
    ```
2.  å–æ¶ˆä¼´éšé”™è¯¯è·¯å¾„æŒ‡ä»¤çš„valid
    ```verilog
     always @(posedge clk) begin
        if (~resetn) begin
          id_valid <= 1'b0;
        end else if (br_taken_cancel) begin  //å¦‚æœé‡‡å–åˆ†æ”¯ï¼Œé‚£ä¹ˆå–æ¶ˆå½“å‰IFé˜¶æ®µçš„æŒ‡ä»¤
          id_valid <= 1'b0;
        end else if (id_allowin) begin
          id_valid <= if_to_id_valid;
        end
        if (id_allowin & if_to_id_valid) begin
          id_data <= if_to_id_bus;
        end
      end
    ```

#### 2.3.3 exe\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module exe_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸Šä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    output wire exe_allowin,
    input wire id_to_exe_valid,
    input wire [`ID_TO_EXE_WD-1:0] id_to_exe_bus,

    //ä¸ä¸‹ä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    input wire mem_allowin,
    output wire exe_to_mem_valid,
    output wire [`EXE_TO_MEM_WD-1:0] exe_to_mem_bus,

    //ä¼ é€’ç»™IDé˜¶æ®µçš„RAWç›¸å…³åˆ¤æ–­
    output wire [`EXE_TO_ID_WD-1:0] exe_to_id_bus,

    //è®¿dataRAMç«¯å£
    output wire        data_sram_en,
    output wire [ 3:0] data_sram_we,
    output wire [31:0] data_sram_addr,
    output wire [31:0] data_sram_wdata
);
  //exe_reg
  reg exe_valid;
  wire exe_ready_go;
  reg [`ID_TO_EXE_WD-1:0] exe_data;

  assign exe_ready_go = 1'b1;
  assign exe_allowin = ~exe_valid | exe_ready_go & mem_allowin;
  assign exe_to_mem_valid = exe_valid & exe_ready_go;
  always @(posedge clk) begin
    if (~resetn) begin
      exe_valid <= 1'b0;
    end else if (exe_allowin) begin
      exe_valid <= id_to_exe_valid;
    end
    if (exe_allowin & id_to_exe_valid) begin
      exe_data <= id_to_exe_bus;
    end
  end

  //è§£å‹ç¼©idç»„åˆé€»è¾‘ä¼ é€’ç»™exe_regçš„ä¿¡å·
  wire [11:0] alu_op;
  wire res_from_mem;
  wire exe_regW;
  wire exe_memW;
  wire [4:0] exe_regWAddr;
  wire [31:0] DataA;
  wire [31:0] DataB;
  wire [31:0] exe_pc;
  assign {alu_op, res_from_mem, exe_regW, exe_memW, exe_regWAddr, DataA, DataB, exe_pc} = exe_data;

  //alu
  wire [31:0] exe_aluResult;
  alu u_alu (
      .alu_op    (alu_op),
      .alu_src1  (DataA),
      .alu_src2  (DataB),
      .alu_result(exe_aluResult)
  );

  //è®¿å­˜æ¥å£
  assign data_sram_en = exe_valid & (exe_memW | res_from_mem);
  assign data_sram_we = {4{exe_memW}};
  assign data_sram_addr = exe_aluResult;
  assign data_sram_wdata = DataB;

  //å°åŒ…exeç»„åˆé€»è¾‘ä¼ é€’ç»™mem_regçš„æ•°æ®
  assign exe_to_mem_bus = {exe_regW, exe_regWAddr, res_from_mem, exe_aluResult, exe_pc};

  //å°åŒ…exeä¼ é€’ç»™idçš„RAWç›¸å…³åˆ¤æ–­
  assign exe_to_id_bus = {exe_valid, exe_regW, exe_regWAddr, exe_aluResult};

endmodule

```

å¢åŠ exe\_to\_id\_busçš„ä¿¡å·ä¼ é€’

#### 2.3.4 mem\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module mem_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸Šä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    output wire mem_allowin,
    input wire exe_to_mem_valid,
    input wire [`EXE_TO_MEM_WD-1:0] exe_to_mem_bus,

    //ä¸ä¸‹ä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    input wire wb_allowin,
    output wire mem_to_wb_valid,
    output wire [`MEM_TO_WB_WD-1:0] mem_to_wb_bus,

    //ä¼ é€’ç»™idé˜¶æ®µçš„RAWç›¸å…³åˆ¤æ–­
    output wire [`MEM_TO_ID_WD-1:0] mem_to_id_bus,

    //dataRAMè¯»æ•°æ®
    input [31:0] data_sram_rdata
);

  // mem_reg
  reg mem_valid;
  wire mem_ready_go;
  reg [`EXE_TO_MEM_WD-1:0] mem_data;

  assign mem_ready_go = 1'b1;
  assign mem_allowin = ~mem_valid | mem_ready_go & wb_allowin;
  assign mem_to_wb_valid = mem_ready_go & mem_valid;
  always @(posedge clk) begin
    if (~resetn) begin
      mem_valid <= 1'b1;
    end else if (mem_allowin) begin
      mem_valid <= exe_to_mem_valid;
    end
    if (mem_allowin & exe_to_mem_valid) begin
      mem_data <= exe_to_mem_bus;
    end
  end

  //æ‹†è§£mem_regæ•°æ®
  wire mem_regW;
  wire [4:0] mem_regWAddr;
  wire res_from_mem;
  wire [31:0] mem_aluResult;
  wire [31:0] mem_pc;

  assign {mem_regW, mem_regWAddr, res_from_mem, mem_aluResult, mem_pc} = mem_data;

  //è·å¾—è®¿å­˜æ•°æ®
  wire [31:0] mem_memReadData;
  assign mem_memReadData = data_sram_rdata;

  //å†™regæ•°æ®
  wire [31:0] mem_regWData = res_from_mem ? mem_memReadData : mem_aluResult;

  //å°åŒ…ä¼ é€’ç»™wb_regæ•°æ®
  assign mem_to_wb_bus = {mem_regW, mem_regWAddr, mem_regWData, mem_pc};

  //å°åŒ…ä¼ é€’ç»™idé˜¶æ®µçš„æ•°æ®
  assign mem_to_id_bus = {mem_valid, mem_regW, mem_regWAddr, mem_regWData};
endmodule

```

å¢åŠ mem\_to\_id\_busçš„ä¿¡å·

#### 2.3.5 wb\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module wb_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸Šä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    output wire wb_allowin,
    input wire mem_to_wb_valid,
    input wire [`MEM_TO_WB_WD-1:0] mem_to_wb_bus,

    //ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„æ•°æ®
    output wire [`WB_TO_ID_WD-1:0] wb_to_id_bus,

    //debug trace ç«¯å£
    output wire [31:0] debug_wb_pc,
    output wire [ 3:0] debug_wb_rf_wen,
    output wire [ 4:0] debug_wb_rf_wnum,
    output wire [31:0] debug_wb_rf_wdata
);
  //wb_reg
  reg wb_valid;
  wire wb_ready_go;
  reg [`MEM_TO_WB_WD-1:0] wb_data;

  assign wb_ready_go = 1'b1;
  assign wb_allowin  = ~wb_valid | wb_ready_go;
  always @(posedge clk) begin
    if (~resetn) begin
      wb_valid <= 1'b1;
    end else if (wb_allowin) begin
      wb_valid <= mem_to_wb_valid;
    end
    if (wb_allowin & mem_to_wb_valid) begin
      wb_data <= mem_to_wb_bus;
    end
  end

  //æ‹†è§£wb_regæ•°æ®
  wire wb_regW;
  wire [4:0] wb_regWAddr;
  wire [31:0] wb_regWData;
  wire [31:0] wb_pc;

  assign {wb_regW, wb_regWAddr, wb_regWData, wb_pc} = wb_data;

  //å°åŒ…ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„æ•°æ®
  assign wb_to_id_bus                               = {wb_valid, wb_regW, wb_regWAddr, wb_regWData};

  //å¯¹æ¥debug trace
  assign debug_wb_pc                                = wb_pc;
  assign debug_wb_rf_wen                            = {4{wb_regW}};
  assign debug_wb_rf_wnum                           = wb_regWAddr;
  assign debug_wb_rf_wdata                          = wb_regWData;
endmodule

```

#### 2.3.6 mycpu\_top

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module mycpu_top (
    input  wire        clk,
    input  wire        resetn,
    // inst  wiresram interface
    output wire        inst_sram_en,
    output wire [ 3:0] inst_sram_we,
    output wire [31:0] inst_sram_addr,
    output wire [31:0] inst_sram_wdata,
    input  wire [31:0] inst_sram_rdata,
    // data sram interface
    output wire        data_sram_en,
    output wire [ 3:0] data_sram_we,
    output wire [31:0] data_sram_addr,
    output wire [31:0] data_sram_wdata,
    input  wire [31:0] data_sram_rdata,
    // trace debug interface
    output wire [31:0] debug_wb_pc,
    output wire [ 3:0] debug_wb_rf_we,
    output wire [ 4:0] debug_wb_rf_wnum,
    output wire [31:0] debug_wb_rf_wdata
);
  wire id_allowin;
  wire exe_allowin;
  wire mem_allowin;
  wire wb_allowin;
  wire if_to_id_valid;
  wire id_to_exe_valid;
  wire exe_to_mem_valid;
  wire mem_to_wb_valid;

  wire [`IF_TO_ID_WD-1:0] if_to_id_bus;
  wire [`ID_TO_IF_WD-1:0] id_to_if_bus;
  wire [`ID_TO_EXE_WD-1:0] id_to_exe_bus;
  wire [`EXE_TO_MEM_WD-1:0] exe_to_mem_bus;
  wire [`MEM_TO_WB_WD-1:0] mem_to_wb_bus;
  wire [`WB_TO_ID_WD-1:0] wb_to_id_bus;
  wire [`EXE_TO_ID_WD-1:0] exe_to_id_bus;
  wire [`MEM_TO_ID_WD-1:0] mem_to_id_bus;

  if_stage u_if_stage (
      .clk            (clk),
      .resetn         (resetn),
      .id_allowin     (id_allowin),
      .if_to_id_valid (if_to_id_valid),
      .if_to_id_bus   (if_to_id_bus),
      .id_to_if_bus   (id_to_if_bus),
      .inst_sram_en   (inst_sram_en),
      .inst_sram_wen  (inst_sram_wen),
      .inst_sram_addr (inst_sram_addr),
      .inst_sram_wdata(inst_sram_wdata),
      .inst_sram_rdata(inst_sram_rdata)
  );
  id_stage u_id_stage (
      .clk            (clk),
      .resetn         (resetn),
      .id_allowin     (id_allowin),
      .if_to_id_valid (if_to_id_valid),
      .if_to_id_bus   (if_to_id_bus),
      .exe_allowin    (exe_allowin),
      .id_to_exe_valid(id_to_exe_valid),
      .id_to_exe_bus  (id_to_exe_bus),
      .id_to_if_bus   (id_to_if_bus),
      .exe_to_id_bus  (exe_to_id_bus),
      .mem_to_id_bus  (mem_to_id_bus),
      .wb_to_id_bus   (wb_to_id_bus)
  );

  exe_stage u_exe_stage (
      .clk             (clk),
      .resetn          (resetn),
      .exe_allowin     (exe_allowin),
      .id_to_exe_valid (id_to_exe_valid),
      .id_to_exe_bus   (id_to_exe_bus),
      .mem_allowin     (mem_allowin),
      .exe_to_mem_valid(exe_to_mem_valid),
      .exe_to_mem_bus  (exe_to_mem_bus),
      .exe_to_id_bus   (exe_to_id_bus),
      .data_sram_en    (data_sram_en),
      .data_sram_we    (data_sram_we),
      .data_sram_addr  (data_sram_addr),
      .data_sram_wdata (data_sram_wdata)
  );

  mem_stage u_mem_stage (
      .clk             (clk),
      .resetn          (resetn),
      .mem_allowin     (mem_allowin),
      .exe_to_mem_valid(exe_to_mem_valid),
      .exe_to_mem_bus  (exe_to_mem_bus),
      .wb_allowin      (wb_allowin),
      .mem_to_wb_valid (mem_to_wb_valid),
      .mem_to_wb_bus   (mem_to_wb_bus),
      .mem_to_id_bus   (mem_to_id_bus),
      .data_sram_rdata (data_sram_rdata)
  );

  wb_stage u_wb_stage (
      .clk              (clk),
      .resetn           (resetn),
      .wb_allowin       (wb_allowin),
      .mem_to_wb_valid  (mem_to_wb_valid),
      .mem_to_wb_bus    (mem_to_wb_bus),
      .wb_to_id_bus     (wb_to_id_bus),
      .debug_wb_pc      (debug_wb_pc),
      .debug_wb_rf_wen  (debug_wb_rf_wen),
      .debug_wb_rf_wnum (debug_wb_rf_wnum),
      .debug_wb_rf_wdata(debug_wb_rf_wdata)
  );

endmodule

```

#### 2.3.7 mycpu.h

```verilog
`define IF_TO_ID_WD 64
`define ID_TO_IF_WD 34
`define ID_TO_EXE_WD 116
`define EXE_TO_MEM_WD 71
`define MEM_TO_WB_WD 70
`define WB_TO_ID_WD 39
`define EXE_TO_ID_WD 39
`define MEM_TO_ID_WD 39
```

## 3 æµæ°´çº¿æ•°æ®å‰é€’è®¾è®¡

å‰é€’æŠ€æœ¯åˆç§°ä¸ºæ—è·¯æŠ€æœ¯ï¼Œæ˜¯æŒ‡â€œç›´æ¥å°†ä»ç»“æœçš„äº§ç”Ÿå¤„ä¼ è¾“åˆ°éœ€è¦è¯¥ç»“æœçš„åœ°æ–¹â€çš„ä¸€ç§æŠ€æœ¯

### 3.1 å‰é€’çš„æ•°æ®é€šè·¯è®¾è®¡

#### 3.1.1 å‰é€’é€”å¾„è®¾è®¡

æŒ‰ç…§ä¹‹å‰é‡‡ç”¨é˜»å¡æ–¹æ³•è§£å†³RAWæ•°æ®ç›¸å…³å¸¦æ¥çš„å†’é™©çš„æ€è·¯ï¼Œéœ€è¦å°†exeç»„åˆé€»è¾‘è®¡ç®—å‡ºçš„ç»“æœã€memç»„åˆé€»è¾‘æœ€åäºŒé€‰ä¸€çš„ç»“æœä»¥åŠwbç»„åˆé€»è¾‘å†™å¯„å­˜å™¨æ•°æ®å‰é€’åˆ°idç»„åˆé€»è¾‘å¤„ã€‚ä¸”ä¼˜å…ˆçº§æ˜¯exe>mem>wb

### 3.2 å‰é€’çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·è°ƒæ•´

ç›®å‰é‡‡ç”¨å‰é€’æŠ€æœ¯è§£å†³RAWæ•°æ®å†’é™©ï¼Œä»…éœ€è¦è€ƒè™‘load\_delayå¯¼è‡´çš„é˜»å¡é—®é¢˜â€”â€”å¦‚æœexeé˜¶æ®µéœ€è¦å†™å¯„å­˜å™¨ä¸”å†™å¯„å­˜å™¨ç»“æœæ¥è‡ªmemä¸”å­˜åœ¨idé˜¶æ®µæºæ“ä½œæ•°åœ°å€ä¸exeå†™ç›®çš„åœ°å€ç›¸åŒï¼Œé‚£ä¹ˆéœ€è¦é˜»å¡ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ

### 3.3 å‰é€’å¼•å‘çš„ä¸»é¢‘ä¸‹é™

å‰é¢æ‰€æåˆ°çš„å‰é€’è®¾è®¡æ–¹æ¡ˆæ¯”è¾ƒå®¹æ˜“å®ç°ä¸”èƒ½å¤Ÿæœ€å¤§é™åº¦åœ°å‡å°‘å› ä¸ºRAWæ‰€å¼•èµ·çš„æµæ°´çº¿é˜»å¡ã€‚ä½†æ˜¯è¿™å¥—è®¾è®¡æ–¹æ¡ˆä¼šå¢åŠ CPUå…³é”®è·¯å¾„çš„å»¶è¿Ÿï¼Œå¯¼è‡´CPUä¸»é¢‘çš„ä¸‹é™

ä¸‹é¢è¿›è¡Œåˆ†æï¼š

1.  æ‰¾åˆ°æ˜¯å“ªå—æ›´æ”¹å¢åŠ çš„å»¶è¿Ÿ

    è¿™å¥—å‰é€’è®¾è®¡æ–¹æ¡ˆåœ¨é˜»å¡çš„åŸºç¡€ä¸Šåªæ˜¯å¯¹IDè¿›è¡Œäº†ä¿®æ”¹ï¼ˆEXEæ‰‡å‡ºçš„æ§åˆ¶ä¿¡å·å¤šäº†ä¸€ä½ï¼Œå¿½ç•¥ï¼‰ï¼Œå…·ä½“åŒ…æ‹¬å¤šè·¯é€‰æ‹©å™¨ã€load\_delayå»¶è¿Ÿä»¥åŠæ—è·¯

    load\_delayç›¸è¾ƒåŸæ¥ready\_gos1å˜å¾—æ›´ç®€å•äº†

    æ—è·¯åŸæ¥ä¹Ÿå­˜åœ¨ï¼Œä¸”è§„æ¨¡è¾ƒå°ï¼Œä¸åº”è¯¥æ˜¯ä¸»è¦é—®é¢˜

    å› æ­¤é‡ç‚¹æ€€ç–‘å¤šè·¯é€‰æ‹©å™¨
2.  å¯¹è¯¥å—çš„æ‰€æœ‰ç»„åˆè·¯å¾„è¿›è¡Œæ¢³ç†åˆ†æï¼Œæ‰¾åˆ°ç“¶é¢ˆ

    å¤šè·¯é€‰æ‹©å™¨çš„å­˜åœ¨å‡ºç°äº†æ–°çš„ç»„åˆé€»è¾‘è·¯å¾„ï¼šè½¬ç§»æŒ‡ä»¤å‰é€’

    â€œexe\_regçš„Q ç«¯â€â†’ALUâ†’ å‰é€’è·¯å¾„ â†’â€œidå‰é€’å››é€‰ä¸€â€â†’â€œè½¬ç§»æŒ‡ä»¤è·³è½¬æ–¹å‘çš„åˆ¤å®šé€»è¾‘â€â†’â€œnextpcâ€â†’â€œæŒ‡ä»¤ RAM çš„åœ°å€è¾“å…¥ç«¯å£â€
3.  ä¿®æ”¹
    > ğŸ“Œå®Œå…¨èˆå¼ƒå‰é€’ï¼Œä¸»é¢‘æœ€é«˜ï¼Œæµæ°´çº¿æ•ˆç‡ä½ï¼›æœ€å¤§é™åº¦åœ°è¿›è¡Œå‰é€’ï¼Œæµæ°´çº¿æ•ˆç‡æœ€é«˜ï¼Œä½†ä¸»é¢‘ä½
    > å› æ­¤å¯¹äºè½¬ç§»æŒ‡ä»¤æ•°æ®ç›¸å…³ç»å¸¸å‡ºç°çš„ç¨‹åºå¯ä»¥ä¸é€‰æ‹©å¯¹å‘ç”ŸRAWçš„è½¬ç§»æŒ‡ä»¤çš„å‰é€’ï¼Œæ¨è¿Ÿä¸€ä¸ªèŠ‚æ‹ï¼Œå°†MEMçš„ç»“æœä¼ é€’å›å»

### 3.4 å‰é€’è§£å†³20æ¡ç”¨æˆ·æ€æ•´æ•°æŒ‡ä»¤æŒ‡ä»¤å†²çªCPU

åœ¨å‰é¢é˜»å¡è®¾è®¡çš„åŸºç¡€ä¸Šåªæ˜¯æ›´æ”¹äº†mycpu.hã€id\_stageå’Œexe\_stage

#### 3.4.1 id\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module id_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸Šä¸€çº§ä¼ é€’é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å· 
    output wire id_allowin,
    input wire if_to_id_valid,
    input wire [`IF_TO_ID_WD-1:0] if_to_id_bus,

    //ä¸ä¸‹ä¸€çº§ä¼ é€’é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å· 
    input wire exe_allowin,
    output wire id_to_exe_valid,
    output wire [`ID_TO_EXE_WD-1:0] id_to_exe_bus,

    //idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘çš„ä¸€äº›ç”¨äºç”Ÿæˆnextpcçš„ä¿¡å·
    output wire [`ID_TO_IF_WD-1:0] id_to_if_bus,

    //exeç»„åˆé€»è¾‘ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„ç”¨äºå†™å¯„å­˜å™¨çš„ä¿¡å·
    input wire [`EXE_TO_ID_WD-1:0] exe_to_id_bus,

    //memç»„åˆé€»è¾‘ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„ç”¨äºå†™å¯„å­˜å™¨çš„ä¿¡å·
    input wire [`MEM_TO_ID_WD-1:0] mem_to_id_bus,

    //wbç»„åˆé€»è¾‘ä¼ é€’ç»™idç»„åˆé€»è¾‘çš„ç”¨äºå†™å¯„å­˜å™¨çš„ä¿¡å·
    input wire [`WB_TO_ID_WD-1:0] wb_to_id_bus
);
  //id_reg
  reg id_valid;
  wire id_ready_go;
  reg [`IF_TO_ID_WD-1:0] id_data;  //id_regçš„æ•°æ®
  wire br_taken;
  wire br_taken_cancel;

  assign id_allowin = ~id_valid | id_ready_go & exe_allowin;
  assign id_to_exe_valid = id_valid & id_ready_go;

  always @(posedge clk) begin
    if (~resetn) begin
      id_valid <= 1'b0;
    end else if (br_taken_cancel) begin  //å¦‚æœé‡‡å–åˆ†æ”¯ï¼Œé‚£ä¹ˆå–æ¶ˆå½“å‰IFé˜¶æ®µçš„æŒ‡ä»¤
      id_valid <= 1'b0;
    end else if (id_allowin) begin
      id_valid <= if_to_id_valid;
    end
    if (id_allowin & if_to_id_valid) begin
      id_data <= if_to_id_bus;
    end
  end

  //æ‹†è§£if_regä¼ é€’è¿‡æ¥çš„æ•°æ®
  wire [31:0] id_pc;
  wire [31:0] id_inst;
  assign {id_pc, id_inst} = id_data;

  //æ‹†è§£exeç»„åˆé€»è¾‘é€æ¥çš„æ•°æ®
  wire exe_valid;
  wire exe_regW;
  wire exe_res_from_mem;
  wire [4:0] exe_regWAddr;
  wire [31:0] exe_regWData;
  assign {exe_valid, exe_res_from_mem, exe_regW, exe_regWAddr, exe_regWData} = exe_to_id_bus;

  //æ‹†è§£memç»„åˆé€»è¾‘é€æ¥çš„æ•°æ®
  wire mem_valid;
  wire mem_regW;
  wire [4:0] mem_regWAddr;
  wire [31:0] mem_regWData;
  assign {mem_valid, mem_regW, mem_regWAddr, mem_regWData} = mem_to_id_bus;

  //æ‹†è§£wbç»„åˆé€»è¾‘ä¼ é€’è¿‡æ¥çš„æ•°æ®
  wire wb_valid;
  wire wb_regW;
  wire [4:0] wb_regWAddr;
  wire [31:0] wb_regWData;
  assign {wb_valid, wb_regW, wb_regWAddr, wb_regWData} = wb_to_id_bus;

  //æŒ‡ä»¤æ‹†è§£
  wire [ 5:0] op_31_26;
  wire [ 3:0] op_25_22;
  wire [ 1:0] op_21_20;
  wire [ 4:0] op_19_15;
  wire [ 4:0] rd;
  wire [ 4:0] rj;
  wire [ 4:0] rk;
  wire [11:0] i12;
  wire [19:0] i20;
  wire [15:0] i16;
  wire [25:0] i26;

  assign op_31_26 = id_inst[31:26];
  assign op_25_22 = id_inst[25:22];
  assign op_21_20 = id_inst[21:20];
  assign op_19_15 = id_inst[19:15];
  assign rd = id_inst[4:0];
  assign rj = id_inst[9:5];
  assign rk = id_inst[14:10];
  assign i12 = id_inst[21:10];
  assign i20 = id_inst[24:5];
  assign i16 = id_inst[25:10];
  assign i26 = {id_inst[9:0], id_inst[25:10]};

  //è¯‘ç å™¨è¯‘ç 
  wire [63:0] op_31_26_d;
  wire [15:0] op_25_22_d;
  wire [ 3:0] op_21_20_d;
  wire [31:0] op_19_15_d;

  decoder_6_64 u_dec0 (
      .in (op_31_26),
      .out(op_31_26_d)
  );
  decoder_4_16 u_dec1 (
      .in (op_25_22),
      .out(op_25_22_d)
  );
  decoder_2_4 u_dec2 (
      .in (op_21_20),
      .out(op_21_20_d)
  );
  decoder_5_32 u_dec3 (
      .in (op_19_15),
      .out(op_19_15_d)
  );

  //è¯‘ç æŒ‡ä»¤
  wire inst_add = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h00];
  wire inst_sub = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h02];
  wire inst_slt = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h04];
  wire inst_sltu = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h05];
  wire inst_nor = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h08];
  wire inst_and = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h09];
  wire inst_or = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h0a];
  wire inst_xor = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h0b];
  wire inst_slli = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h01];
  wire inst_srli = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h09];
  wire inst_srai = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h11];
  wire inst_addi = op_31_26_d[6'h00] & op_25_22_d[4'ha];
  wire inst_ld_w = op_31_26_d[6'h0a] & op_25_22_d[4'h2];
  wire inst_st_w = op_31_26_d[6'h0a] & op_25_22_d[4'h6];
  wire inst_jirl = op_31_26_d[6'h13];
  wire inst_b = op_31_26_d[6'h14];
  wire inst_bl = op_31_26_d[6'h15];
  wire inst_beq = op_31_26_d[6'h16];
  wire inst_bne = op_31_26_d[6'h17];
  wire inst_lu12i = op_31_26_d[6'h05] & ~id_inst[25];

  //æ§åˆ¶ä¿¡å·è¯‘ç 
  wire [11:0] alu_op;
  wire res_from_mem;
  wire src_reg_is_rd;
  wire src1_is_pc;
  wire src2_is_imm;
  wire src2_is_4;
  wire dst_is_r1;
  wire id_memW;
  wire id_regW;
  wire need_ui5;
  wire need_si12;
  wire need_si16;
  wire need_si20;
  wire need_si26;
  wire need_rj;
  wire need_rkd;

  assign alu_op[0] = inst_add | inst_addi | inst_ld_w | inst_st_w | inst_jirl | inst_bl;
  assign alu_op[1] = inst_sub;
  assign alu_op[2] = inst_slt;
  assign alu_op[3] = inst_sltu;
  assign alu_op[4] = inst_and;
  assign alu_op[5] = inst_nor;
  assign alu_op[6] = inst_or;
  assign alu_op[7] = inst_xor;
  assign alu_op[8] = inst_slli;
  assign alu_op[9] = inst_srli;
  assign alu_op[10] = inst_srai;
  assign alu_op[11] = inst_lu12i;
  assign res_from_mem = inst_ld_w;
  assign src_reg_is_rd = inst_beq | inst_bne | inst_st_w;
  assign src1_is_pc = inst_jirl | inst_bl;
  assign src2_is_imm = inst_slli | 
                       inst_srli |
                       inst_srai |
                       inst_addi |
                       inst_ld_w |
                       inst_st_w |
                       inst_lu12i|
                       inst_jirl |
                       inst_bl   ;
  assign src2_is_4 = inst_jirl | inst_bl;
  assign dst_is_r1 = inst_bl;
  assign id_memW = inst_st_w;
  assign id_regW = ~inst_st_w & ~inst_beq & ~inst_bne & ~inst_b;
  assign need_ui5 = inst_slli | inst_srli | inst_srai;
  assign need_si12 = inst_addi | inst_ld_w | inst_st_w;
  assign need_si16 = inst_jirl | inst_beq | inst_bne;
  assign need_si20 = inst_lu12i;
  assign need_si26 = inst_b | inst_bl;
  assign need_rj = ~inst_b | inst_bl;
  assign need_rkd = ~inst_slli | ~inst_srli | ~inst_srai | ~inst_addi | ~inst_ld_w 
                  | ~inst_st_w | ~inst_jirl | ~inst_b | ~inst_bl | ~inst_beq | ~inst_bne;

  //idé˜¶æ®µç»„åˆé€»è¾‘æ•°æ®ç”Ÿæˆ
  wire [31:0] imm;
  wire [31:0] br_offs;
  wire [31:0] jirl_offs;

  assign imm = src2_is_4 ? 32'h4 :
              (need_si20 ? {i20[19:0],12'b0} :
              (need_si12 ? {{20{i12[11]}},i12[11:0]} :
              {27'b0,rk}));
  assign br_offs = need_si26 ? {{4{i26[25]}}, i26[25:0], 2'b0} : {{14{i16[15]}}, i16[15:0], 2'b0};
  assign jirl_offs = {{14{i16[5]}}, i16[15:0], 2'b0};


  //å¯„å­˜å™¨å †
  wire [ 4:0] regAddrA;
  wire [ 4:0] regAddrB;
  wire [31:0] regDataA;
  wire [31:0] regDataB;
  wire [ 4:0] id_regWAddr;

  assign regAddrA = rj;
  assign regAddrB = src_reg_is_rd ? rd : rk;
  assign id_regWAddr = dst_is_r1 ? 5'b1 : rd;

  regfile u_regfile (
      .clk   (clk),
      .raddr1(regAddrA),
      .rdata1(regDataA),
      .raddr2(regAddrB),
      .rdata2(regDataB),
      .we    (wb_regW),
      .waddr (wb_regWAddr),
      .wdata (wb_regWData)
  );

  //å‰é€’è®¾è®¡ å½“å‰æŒ‡ä»¤æ˜¯å¦éœ€è¦è¯»å¯„å­˜å™¨æ•° åœ°å€é0 å­˜ä¸å­˜åœ¨æŒ‡ä»¤
  wire [31:0] forwardDataA;
  wire [31:0] forwardDataB;

  assign forwardDataA = id_valid & need_rj & regAddrA != 5'b0 ?
                        (exe_valid & exe_regW & exe_regWAddr == regAddrA ? exe_regWData :
                        (mem_valid & mem_regW & mem_regWAddr == regAddrA ? mem_regWData :
                        (wb_valid & wb_regW & wb_regWAddr == regAddrA ? wb_regWData : regDataA))) :regDataA;
  assign forwardDataB = id_valid & need_rkd & regAddrB != 5'b0 ?
                        (exe_valid & exe_regW & exe_regWAddr == regAddrB ? exe_regWData :
                        (mem_valid & mem_regW & mem_regWAddr == regAddrB ? mem_regWData :
                        (wb_valid & wb_regW & wb_regWAddr == regAddrB ? wb_regWData : regDataB))) :regDataB;

  wire load_delay;  //load_delay

  assign load_delay = id_valid & ((need_rj & regAddrA != 5'b0 & exe_valid & exe_res_from_mem & exe_regWAddr == regAddrA) |
                                  (need_rkd & regAddrB != 5'b0 & exe_valid & exe_res_from_mem & exe_regWAddr == regAddrB));
  assign id_ready_go = ~load_delay;

  //åˆ†æ”¯åˆ¤æ–­
  wire [31:0] DataA;
  wire [31:0] DataB;
  wire [31:0] br_target;
  wire rj_eq_rd;

  assign DataA = src1_is_pc ? id_pc : forwardDataA;
  assign DataB = src2_is_imm ? imm : forwardDataB;
  assign rj_eq_rd = (DataA == DataB);
  assign br_taken = (inst_beq &  rj_eq_rd |
                     inst_bne & ~rj_eq_rd |
                     inst_jirl            | 
                     inst_bl              |
                     inst_b
  ) && id_valid;

  assign br_target = (inst_beq | inst_bne | inst_bl | inst_b) ? (id_pc + br_offs) : (regDataA + jirl_offs);
  assign br_taken_cancel = br_taken & id_ready_go;  //å½“é˜»å¡å®Œæˆæ—¶ï¼Œbr_taken_cancelæ‰ä¸br_takenä¸€è‡´æœ‰æ•ˆ

  //å°åŒ…idç»„åˆé€»è¾‘ä¼ é€’ç»™ifç»„åˆé€»è¾‘preIFçš„æ•°æ®
  assign id_to_if_bus = {br_taken, br_target, br_taken_cancel};

  //å°åŒ…idç»„åˆé€»è¾‘ä¼ é€’ç»™exe_regçš„æ•°æ®
  assign id_to_exe_bus = {alu_op, res_from_mem, id_regW, id_memW, id_regWAddr, DataA, DataB, id_pc};

endmodule

```

ä¸»è¦æ˜¯å°†åŸæ¥çš„â€œRAWé˜»å¡â€æ›´æ”¹ä¸ºäº†â€œå‰é€’è®¾è®¡â€

```verilog
  //å‰é€’è®¾è®¡ å½“å‰æŒ‡ä»¤æ˜¯å¦éœ€è¦è¯»å¯„å­˜å™¨æ•° åœ°å€é0 å­˜ä¸å­˜åœ¨æŒ‡ä»¤
  wire [31:0] forwardDataA;
  wire [31:0] forwardDataB;

  assign forwardDataA = id_valid & need_rj & regAddrA != 5'b0 ?
                        (exe_valid & exe_regW & exe_regWAddr == regAddrA ? exe_regWData :
                        (mem_valid & mem_regW & mem_regWAddr == regAddrA ? mem_regWData :
                        (wb_valid & wb_regW & wb_regWAddr == regAddrA ? wb_regWData : regDataA))) :regDataA;
  assign forwardDataB = id_valid & need_rkd & regAddrB != 5'b0 ?
                        (exe_valid & exe_regW & exe_regWAddr == regAddrB ? exe_regWData :
                        (mem_valid & mem_regW & mem_regWAddr == regAddrB ? mem_regWData :
                        (wb_valid & wb_regW & wb_regWAddr == regAddrB ? wb_regWData : regDataB))) :regDataB;

  wire load_delay;  //load_delay

  assign load_delay = id_valid & ((need_rj & regAddrA != 5'b0 & exe_valid & exe_res_from_mem & exe_regWAddr == regAddrA) |
                                  (need_rkd & regAddrB != 5'b0 & exe_valid & exe_res_from_mem & exe_regWAddr == regAddrB));
  assign id_ready_go = ~load_delay;
```

#### 3.4.2 exe\_stage

```verilog
`timescale 1ns / 1ps
`include "mycpu.h"

module exe_stage (
    input wire clk,
    input wire resetn,

    //ä¸ä¸Šä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    output wire exe_allowin,
    input wire id_to_exe_valid,
    input wire [`ID_TO_EXE_WD-1:0] id_to_exe_bus,

    //ä¸ä¸‹ä¸€çº§æµæ°´çº¿é€šè®¯çš„æµæ°´çº¿æ§åˆ¶ä¿¡å·
    input wire mem_allowin,
    output wire exe_to_mem_valid,
    output wire [`EXE_TO_MEM_WD-1:0] exe_to_mem_bus,

    //ä¼ é€’ç»™IDé˜¶æ®µçš„RAWç›¸å…³åˆ¤æ–­
    output wire [`EXE_TO_ID_WD-1:0] exe_to_id_bus,

    //è®¿dataRAMç«¯å£
    output wire        data_sram_en,
    output wire [ 3:0] data_sram_we,
    output wire [31:0] data_sram_addr,
    output wire [31:0] data_sram_wdata
);
  //exe_reg
  reg exe_valid;
  wire exe_ready_go;
  reg [`ID_TO_EXE_WD-1:0] exe_data;

  assign exe_ready_go = 1'b1;
  assign exe_allowin = ~exe_valid | exe_ready_go & mem_allowin;
  assign exe_to_mem_valid = exe_valid & exe_ready_go;
  always @(posedge clk) begin
    if (~resetn) begin
      exe_valid <= 1'b0;
    end else if (exe_allowin) begin
      exe_valid <= id_to_exe_valid;
    end
    if (exe_allowin & id_to_exe_valid) begin
      exe_data <= id_to_exe_bus;
    end
  end

  //è§£å‹ç¼©idç»„åˆé€»è¾‘ä¼ é€’ç»™exe_regçš„ä¿¡å·
  wire [11:0] alu_op;
  wire res_from_mem;
  wire exe_regW;
  wire exe_memW;
  wire [4:0] exe_regWAddr;
  wire [31:0] DataA;
  wire [31:0] DataB;
  wire [31:0] exe_pc;
  assign {alu_op, res_from_mem, exe_regW, exe_memW, exe_regWAddr, DataA, DataB, exe_pc} = exe_data;

  //alu
  wire [31:0] exe_aluResult;
  alu u_alu (
      .alu_op    (alu_op),
      .alu_src1  (DataA),
      .alu_src2  (DataB),
      .alu_result(exe_aluResult)
  );

  //è®¿å­˜æ¥å£
  assign data_sram_en = exe_valid & (exe_memW | res_from_mem);
  assign data_sram_we = {4{exe_memW}};
  assign data_sram_addr = exe_aluResult;
  assign data_sram_wdata = DataB;

  //å°åŒ…exeç»„åˆé€»è¾‘ä¼ é€’ç»™mem_regçš„æ•°æ®
  assign exe_to_mem_bus = {exe_regW, exe_regWAddr, res_from_mem, exe_aluResult, exe_pc};

  //å°åŒ…exeä¼ é€’ç»™idçš„RAWç›¸å…³åˆ¤æ–­
  assign exe_to_id_bus = {exe_valid, res_from_mem, exe_regW, exe_regWAddr, exe_aluResult};

endmodule

```

ç›¸æ¯”é˜»å¡çš„EXEå¤šæ‰‡å‡ºåˆ°IDä¸€ä¸ªä¿¡å·

```verilog
  //å°åŒ…exeä¼ é€’ç»™idçš„RAWç›¸å…³åˆ¤æ–­
  assign exe_to_id_bus = {exe_valid, res_from_mem, exe_regW, exe_regWAddr, exe_aluResult};
```

#### 3.4.3 mycpu.h

```verilog
`define IF_TO_ID_WD 64
`define ID_TO_IF_WD 34
`define ID_TO_EXE_WD 116
`define EXE_TO_MEM_WD 71
`define MEM_TO_WB_WD 70
`define WB_TO_ID_WD 39
`define EXE_TO_ID_WD 40
`define MEM_TO_ID_WD 39
```

æ›´æ”¹äº†EXE\_TO\_ID\_WDå€¼

[^æ³¨é‡Š1]: ä¸FPGAåº•å±‚ç”µè·¯å®ç°æœºåˆ¶æœ‰å…³

[^æ³¨é‡Š2]: åŒæ­¥è¯» RAM çš„ clk-to-Q å»¶è¿Ÿæ¯”å®ƒçš„è¾“å…¥ç«¯å£çš„ Setup å»¶è¿Ÿå¤§ï¼Œä¹Ÿä¼šè¿œå¤§äºè§¦ å‘å™¨çš„ clk-to-Q å»¶è¿Ÿ

[^æ³¨é‡Š3]: æˆ‘åœ¨flopæ–¹æ³•ä¸­è™½ç„¶é‡‡ç”¨çš„æ˜¯IFé˜¶æ®µè®¿instRAMï¼Œä½†æ˜¯ä¸åŒçš„æ˜¯æ˜¯é‡‡ç”¨çš„clkä¸‹é™æ²¿ï¼Œä¸”instä¹Ÿç»è¿‡äº†ç¼“å†²æ‰è¯‘ç 

[^æ³¨é‡Š4]: pipeX\_valid
    pipeX\_ready\_go
    pipeX\_allowin
    pipeX\_to\_pipeY\_valid

[^æ³¨é‡Š5]: è¿™é‡Œéœ€è¦æ¯”è¾ƒWBæ˜¯å› ä¸ºï¼Œå¯„å­˜å™¨å †æ–‡ä»¶å¯¹äºåŒæ—¶è¯»å†™åŒä¸€é¡¹æ•°æ®æ—¶ï¼Œåœ¨å†™ä½¿èƒ½æœ‰æ•ˆçš„è¿™ä¸ªå‘¨æœŸï¼Œè¯»é™¤æ•°æ®çš„ç«¯å£åªèƒ½å‡ºç°æ—§å€¼è€Œéæ–°å€¼â€”â€”ä½†æ˜¯è¯»ä¸æ˜¯ç”¨çš„ç»„åˆé€»è¾‘ä¹ˆ

[^æ³¨é‡Š6]: æ­¤æ—¶åé¢æ˜¯å¯ä»¥æ­£å¸¸æ‰§è¡Œçš„ï¼Œé‚£ä¹ˆbr\_taken\_cancelåé¢ä¼šå¤±å»å€¼ï¼Œå› æ­¤ä¸èƒ½å†ä»id\_stageå…¥æ‰‹ã€‚æ­¤æ—¶ä¼´éšè¿™æ¡æŒ‡ä»¤çš„validå°±æ˜¯if\_valid
