{
  "design": {
    "design_info": {
      "boundary_crc": "0x8E68AB0A980D464D",
      "device": "xc7a200tsbg484-1",
      "name": "block_main",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0_local_memory": {
        "dlmb_bram_if_cntlr": "",
        "dlmb_v10": "",
        "ilmb_bram_if_cntlr": "",
        "ilmb_v10": "",
        "lmb_bram": ""
      },
      "axi_uartlite_0": "",
      "clk_wiz_1": "",
      "mdm_1": "",
      "microblaze_0": "",
      "microblaze_0_axi_intc": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "microblaze_0_xlconcat": "",
      "rst_clk_wiz_1_100M": "",
      "axi_ethernet_0": "",
      "axi_fifo_mm_s_0": "",
      "m_axi_interface_0": "",
      "vio_1": "",
      "xlconstant_0": "",
      "ila_0": "",
      "Conway_v6_S00_AXI_0": "",
      "ethernet_tx_hub_0": "",
      "ethernet_adapter_0": ""
    },
    "interface_ports": {
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "eth_mdio_mdc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "eth_rgmii": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "block_main_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "phy_reset_out": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "block_main_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > block_main microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "block_main_dlmb_v10_0"
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "block_main_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "block_main_ilmb_v10_0"
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "block_main_lmb_bram_0",
            "parameters": {
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "dlmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst"
            ]
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "block_main_axi_uartlite_0_0",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "block_main_clk_wiz_1_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "114.829"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "125.247"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "8"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "block_main_mdm_1_0"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "block_main_microblaze_0_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > block_main microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "block_main_microblaze_0_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "block_main_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "block_main_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "block_main_microblaze_0_xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          },
          "dout_width": {
            "value": "1"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "block_main_rst_clk_wiz_1_100M_0",
        "parameters": {
          "C_EXT_RESET_HIGH": {
            "value": "0"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_ethernet_0": {
        "vlnv": "xilinx.com:ip:axi_ethernet:7.1",
        "xci_name": "block_main_axi_ethernet_0_0",
        "parameters": {
          "ETHERNET_BOARD_INTERFACE": {
            "value": "eth_rgmii"
          },
          "MDIO_BOARD_INTERFACE": {
            "value": "eth_mdio_mdc"
          },
          "PHYRST_BOARD_INTERFACE": {
            "value": "phy_reset_out"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "mdio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "rgmii": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "aximm_slave_decl": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "Memory Map for aximm_slave_decl;xilinx.com:boundary:passthru:1.0;register;;;;": {
                      "base_address": "0",
                      "range": "0",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "axi_fifo_mm_s_0": {
        "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
        "xci_name": "block_main_axi_fifo_mm_s_0_0",
        "parameters": {
          "C_HAS_AXIS_TKEEP": {
            "value": "true"
          },
          "C_RX_FIFO_DEPTH": {
            "value": "4096"
          },
          "C_RX_FIFO_PE_THRESHOLD": {
            "value": "10"
          },
          "C_RX_FIFO_PF_THRESHOLD": {
            "value": "4000"
          },
          "C_TX_FIFO_DEPTH": {
            "value": "4096"
          },
          "C_TX_FIFO_PE_THRESHOLD": {
            "value": "10"
          },
          "C_TX_FIFO_PF_THRESHOLD": {
            "value": "4000"
          }
        }
      },
      "m_axi_interface_0": {
        "vlnv": "xilinx.com:module_ref:m_axi_interface:1.0",
        "xci_name": "block_main_m_axi_interface_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "m_axi_interface",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "M_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "M_AXI_ARESETN",
                "value_src": "constant"
              }
            }
          },
          "M_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start_single_write": {
            "direction": "I"
          },
          "start_single_read": {
            "direction": "I"
          },
          "INIT_AXI_TXN": {
            "direction": "I"
          },
          "ERROR": {
            "direction": "O"
          },
          "TXN_DONE": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "vio_1": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "block_main_vio_1_0",
        "parameters": {
          "C_NUM_PROBE_OUT": {
            "value": "5"
          },
          "C_PROBE_OUT1_WIDTH": {
            "value": "8"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "4"
          },
          "C_PROBE_OUT4_WIDTH": {
            "value": "6"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "block_main_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "block_main_ila_0_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "25"
          },
          "C_PROBE10_WIDTH": {
            "value": "8"
          },
          "C_PROBE11_WIDTH": {
            "value": "32"
          },
          "C_PROBE12_WIDTH": {
            "value": "32"
          },
          "C_PROBE17_WIDTH": {
            "value": "5"
          },
          "C_PROBE18_WIDTH": {
            "value": "11"
          },
          "C_PROBE19_WIDTH": {
            "value": "32"
          },
          "C_PROBE20_WIDTH": {
            "value": "11"
          },
          "C_PROBE21_WIDTH": {
            "value": "11"
          },
          "C_PROBE2_WIDTH": {
            "value": "4"
          },
          "C_PROBE3_WIDTH": {
            "value": "8"
          },
          "C_PROBE4_WIDTH": {
            "value": "8"
          },
          "C_PROBE6_WIDTH": {
            "value": "10"
          },
          "C_PROBE7_WIDTH": {
            "value": "10"
          },
          "C_PROBE9_WIDTH": {
            "value": "8"
          }
        }
      },
      "Conway_v6_S00_AXI_0": {
        "vlnv": "xilinx.com:module_ref:Conway_v6_S00_AXI:1.0",
        "xci_name": "block_main_Conway_v6_S00_AXI_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Conway_v6_S00_AXI",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "6",
                "value_src": "auto"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_ARESETN",
                "value_src": "constant"
              }
            }
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "edge_in": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "edge_in_enable": {
            "direction": "I"
          },
          "edge_out": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "edge_out_enable": {
            "direction": "O"
          },
          "push_done": {
            "direction": "I"
          },
          "step_flag": {
            "direction": "O"
          }
        }
      },
      "ethernet_tx_hub_0": {
        "vlnv": "xilinx.com:module_ref:ethernet_tx_hub:1.0",
        "xci_name": "block_main_ethernet_tx_hub_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ethernet_tx_hub",
          "boundary_crc": "0x0"
        },
        "ports": {
          "interrupt": {
            "type": "intr",
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "m_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "m_axi_aresetn",
                "value_src": "constant"
              }
            }
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "length": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "rx_read_valid": {
            "direction": "O"
          },
          "rx_read_last": {
            "direction": "O"
          },
          "tx_write_valid": {
            "direction": "I"
          },
          "tx_write_ready": {
            "direction": "O"
          },
          "start_single_write": {
            "direction": "O"
          },
          "start_single_read": {
            "direction": "O"
          },
          "rx_src_id": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "tx_dst_id": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "device_id": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "m_axi_awaddr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "m_axi_wdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "m_axi_bresp": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "m_axi_bvalid": {
            "direction": "I"
          },
          "m_axi_bready": {
            "direction": "I"
          },
          "m_axi_araddr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "m_axi_rdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "m_axi_rresp": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "m_axi_rvalid": {
            "direction": "I"
          },
          "m_axi_rready": {
            "direction": "I"
          },
          "current_state": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "write_length": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "read_length": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "write_counter": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "read_counter": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "write_done": {
            "direction": "O"
          },
          "read_done": {
            "direction": "O"
          },
          "drop_frame": {
            "direction": "O"
          }
        }
      },
      "ethernet_adapter_0": {
        "vlnv": "xilinx.com:module_ref:ethernet_adapter:1.0",
        "xci_name": "block_main_ethernet_adapter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ethernet_adapter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "m_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "m_axi_aresetn",
                "value_src": "constant"
              }
            }
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "vio_data_in": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "vio_data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "vio_data_en": {
            "direction": "I"
          },
          "vio_data_sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "local_cell_states": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "remote_cell_states": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "data_in": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "step_flag": {
            "direction": "I"
          },
          "push_done": {
            "direction": "O"
          },
          "rx_read_valid": {
            "direction": "I"
          },
          "rx_read_last": {
            "direction": "I"
          },
          "tx_write_valid": {
            "direction": "O"
          },
          "tx_write_ready": {
            "direction": "I"
          },
          "rx_src_id": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "tx_dst_id": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "device_id": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "length": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "current_state": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "tx_list": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ack_pending": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "resp_pending": {
            "direction": "O"
          },
          "resp_accepted": {
            "direction": "O"
          },
          "ack_num": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "seq_num": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_ethernet_0_m_axis_rxd": {
        "interface_ports": [
          "axi_ethernet_0/m_axis_rxd",
          "axi_fifo_mm_s_0/AXI_STR_RXD"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "axi_fifo_mm_s_0_AXI_STR_TXD": {
        "interface_ports": [
          "axi_fifo_mm_s_0/AXI_STR_TXD",
          "axi_ethernet_0/s_axis_txd"
        ]
      },
      "axi_ethernet_0_rgmii": {
        "interface_ports": [
          "eth_rgmii",
          "axi_ethernet_0/rgmii"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "axi_fifo_mm_s_0_AXI_STR_TXC": {
        "interface_ports": [
          "axi_ethernet_0/s_axis_txc",
          "axi_fifo_mm_s_0/AXI_STR_TXC"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "Conway_v6_S00_AXI_0/S_AXI"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "axi_ethernet_0_mdio": {
        "interface_ports": [
          "eth_mdio_mdc",
          "axi_ethernet_0/mdio"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      }
    },
    "nets": {
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "microblaze_0_local_memory/LMB_Clk",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0/Clk",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "vio_1/clk",
          "m_axi_interface_0/M_AXI_ACLK",
          "axi_fifo_mm_s_0/s_axi_aclk",
          "axi_ethernet_0/axis_clk",
          "axi_ethernet_0/s_axi_lite_clk",
          "ila_0/clk",
          "Conway_v6_S00_AXI_0/S_AXI_ACLK",
          "ethernet_tx_hub_0/m_axi_aclk",
          "ethernet_adapter_0/m_axi_aclk"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "Conway_v6_S00_AXI_0/S_AXI_ARESETN"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_1/resetn",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_1/clk_in1"
        ]
      },
      "axi_ethernet_0_phy_rst_n": {
        "ports": [
          "axi_ethernet_0/phy_rst_n",
          "phy_reset_out"
        ]
      },
      "axi_fifo_mm_s_0_mm2s_prmry_reset_out_n": {
        "ports": [
          "axi_fifo_mm_s_0/mm2s_prmry_reset_out_n",
          "axi_ethernet_0/axi_txd_arstn"
        ]
      },
      "axi_fifo_mm_s_0_mm2s_cntrl_reset_out_n": {
        "ports": [
          "axi_fifo_mm_s_0/mm2s_cntrl_reset_out_n",
          "axi_ethernet_0/axi_txc_arstn"
        ]
      },
      "axi_fifo_mm_s_0_s2mm_prmry_reset_out_n": {
        "ports": [
          "axi_fifo_mm_s_0/s2mm_prmry_reset_out_n",
          "axi_ethernet_0/axi_rxd_arstn",
          "axi_ethernet_0/axi_rxs_arstn"
        ]
      },
      "ethernet_adapter_0_vio_data_out": {
        "ports": [
          "ethernet_adapter_0/vio_data_out",
          "vio_1/probe_in0"
        ]
      },
      "vio_1_probe_out4": {
        "ports": [
          "vio_1/probe_out4",
          "ethernet_adapter_0/vio_data_in"
        ]
      },
      "vio_1_probe_out3": {
        "ports": [
          "vio_1/probe_out3",
          "ethernet_adapter_0/vio_data_en"
        ]
      },
      "vio_1_probe_out2": {
        "ports": [
          "vio_1/probe_out2",
          "ethernet_adapter_0/vio_data_sel"
        ]
      },
      "ethernet_adapter_0_data_in": {
        "ports": [
          "ethernet_adapter_0/data_in",
          "ila_0/probe12",
          "ethernet_tx_hub_0/data_in"
        ]
      },
      "ethernet_adapter_0_length": {
        "ports": [
          "ethernet_adapter_0/length",
          "ethernet_tx_hub_0/length"
        ]
      },
      "ethernet_adapter_0_tx_write_valid": {
        "ports": [
          "ethernet_adapter_0/tx_write_valid",
          "ila_0/probe16",
          "ethernet_tx_hub_0/tx_write_valid"
        ]
      },
      "ethernet_adapter_0_tx_dst_id": {
        "ports": [
          "ethernet_adapter_0/tx_dst_id",
          "ethernet_tx_hub_0/tx_dst_id"
        ]
      },
      "ethernet_adapter_0_device_id": {
        "ports": [
          "ethernet_adapter_0/device_id",
          "ethernet_tx_hub_0/device_id"
        ]
      },
      "ethernet_tx_hub_0_data_out": {
        "ports": [
          "ethernet_tx_hub_0/data_out",
          "ila_0/probe11",
          "ethernet_adapter_0/data_out"
        ]
      },
      "ethernet_tx_hub_0_rx_read_valid": {
        "ports": [
          "ethernet_tx_hub_0/rx_read_valid",
          "ila_0/probe13",
          "ethernet_adapter_0/rx_read_valid"
        ]
      },
      "ethernet_tx_hub_0_rx_read_last": {
        "ports": [
          "ethernet_tx_hub_0/rx_read_last",
          "ila_0/probe14",
          "ethernet_adapter_0/rx_read_last"
        ]
      },
      "ethernet_tx_hub_0_tx_write_ready": {
        "ports": [
          "ethernet_tx_hub_0/tx_write_ready",
          "ila_0/probe15",
          "ethernet_adapter_0/tx_write_ready"
        ]
      },
      "ethernet_tx_hub_0_start_single_write": {
        "ports": [
          "ethernet_tx_hub_0/start_single_write",
          "m_axi_interface_0/start_single_write"
        ]
      },
      "ethernet_tx_hub_0_start_single_read": {
        "ports": [
          "ethernet_tx_hub_0/start_single_read",
          "m_axi_interface_0/start_single_read"
        ]
      },
      "ethernet_tx_hub_0_rx_src_id": {
        "ports": [
          "ethernet_tx_hub_0/rx_src_id",
          "ethernet_adapter_0/rx_src_id"
        ]
      },
      "m_axi_interface_0_M_AXI_RREADY": {
        "ports": [
          "m_axi_interface_0/M_AXI_RREADY",
          "axi_fifo_mm_s_0/s_axi_rready",
          "ethernet_tx_hub_0/m_axi_rready"
        ]
      },
      "Net": {
        "ports": [
          "axi_fifo_mm_s_0/s_axi_rvalid",
          "m_axi_interface_0/M_AXI_RVALID",
          "ethernet_tx_hub_0/m_axi_rvalid"
        ]
      },
      "axi_fifo_mm_s_0_interrupt": {
        "ports": [
          "axi_fifo_mm_s_0/interrupt",
          "ethernet_tx_hub_0/interrupt"
        ]
      },
      "ethernet_tx_hub_0_m_axi_awaddr": {
        "ports": [
          "ethernet_tx_hub_0/m_axi_awaddr",
          "axi_fifo_mm_s_0/s_axi_awaddr"
        ]
      },
      "ethernet_tx_hub_0_m_axi_wdata": {
        "ports": [
          "ethernet_tx_hub_0/m_axi_wdata",
          "axi_fifo_mm_s_0/s_axi_wdata"
        ]
      },
      "ethernet_tx_hub_0_m_axi_araddr": {
        "ports": [
          "ethernet_tx_hub_0/m_axi_araddr",
          "axi_fifo_mm_s_0/s_axi_araddr"
        ]
      },
      "axi_fifo_mm_s_0_s_axi_rdata": {
        "ports": [
          "axi_fifo_mm_s_0/s_axi_rdata",
          "ethernet_tx_hub_0/m_axi_rdata"
        ]
      },
      "Net1": {
        "ports": [
          "m_axi_interface_0/M_AXI_BREADY",
          "axi_fifo_mm_s_0/s_axi_bready",
          "ethernet_tx_hub_0/m_axi_bready"
        ]
      },
      "axi_fifo_mm_s_0_s_axi_bvalid": {
        "ports": [
          "axi_fifo_mm_s_0/s_axi_bvalid",
          "m_axi_interface_0/M_AXI_BVALID",
          "ethernet_tx_hub_0/m_axi_bvalid"
        ]
      },
      "m_axi_interface_0_M_AXI_AWVALID": {
        "ports": [
          "m_axi_interface_0/M_AXI_AWVALID",
          "axi_fifo_mm_s_0/s_axi_awvalid"
        ]
      },
      "axi_fifo_mm_s_0_s_axi_awready": {
        "ports": [
          "axi_fifo_mm_s_0/s_axi_awready",
          "m_axi_interface_0/M_AXI_AWREADY"
        ]
      },
      "m_axi_interface_0_M_AXI_WSTRB": {
        "ports": [
          "m_axi_interface_0/M_AXI_WSTRB",
          "axi_fifo_mm_s_0/s_axi_wstrb"
        ]
      },
      "m_axi_interface_0_M_AXI_WVALID": {
        "ports": [
          "m_axi_interface_0/M_AXI_WVALID",
          "axi_fifo_mm_s_0/s_axi_wvalid"
        ]
      },
      "axi_fifo_mm_s_0_s_axi_wready": {
        "ports": [
          "axi_fifo_mm_s_0/s_axi_wready",
          "m_axi_interface_0/M_AXI_WREADY"
        ]
      },
      "m_axi_interface_0_M_AXI_ARVALID": {
        "ports": [
          "m_axi_interface_0/M_AXI_ARVALID",
          "axi_fifo_mm_s_0/s_axi_arvalid"
        ]
      },
      "axi_fifo_mm_s_0_s_axi_arready": {
        "ports": [
          "axi_fifo_mm_s_0/s_axi_arready",
          "m_axi_interface_0/M_AXI_ARREADY"
        ]
      },
      "vio_1_probe_out0": {
        "ports": [
          "vio_1/probe_out0",
          "m_axi_interface_0/M_AXI_ARESETN",
          "axi_fifo_mm_s_0/s_axi_aresetn",
          "axi_ethernet_0/s_axi_lite_resetn",
          "ethernet_tx_hub_0/m_axi_aresetn",
          "ethernet_adapter_0/m_axi_aresetn"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "axi_ethernet_0/ref_clk"
        ]
      },
      "clk_wiz_1_clk_out3": {
        "ports": [
          "clk_wiz_1/clk_out3",
          "axi_ethernet_0/gtx_clk"
        ]
      },
      "Conway_v6_S00_AXI_0_edge_out_enable": {
        "ports": [
          "Conway_v6_S00_AXI_0/edge_out_enable"
        ]
      },
      "Conway_v6_S00_AXI_0_edge_out": {
        "ports": [
          "Conway_v6_S00_AXI_0/edge_out",
          "ila_0/probe6",
          "ethernet_adapter_0/local_cell_states"
        ]
      },
      "ethernet_adapter_0_remote_cell_states": {
        "ports": [
          "ethernet_adapter_0/remote_cell_states",
          "ila_0/probe7",
          "Conway_v6_S00_AXI_0/edge_in"
        ]
      },
      "ethernet_adapter_0_push_done": {
        "ports": [
          "ethernet_adapter_0/push_done",
          "ila_0/probe1",
          "Conway_v6_S00_AXI_0/push_done"
        ]
      },
      "Conway_v6_S00_AXI_0_step_flag": {
        "ports": [
          "Conway_v6_S00_AXI_0/step_flag",
          "ila_0/probe0",
          "ethernet_adapter_0/step_flag"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "m_axi_interface_0/INIT_AXI_TXN",
          "Conway_v6_S00_AXI_0/edge_in_enable"
        ]
      },
      "ethernet_adapter_0_current_state": {
        "ports": [
          "ethernet_adapter_0/current_state",
          "ila_0/probe2"
        ]
      },
      "ethernet_adapter_0_resp_pending": {
        "ports": [
          "ethernet_adapter_0/resp_pending",
          "ila_0/probe5"
        ]
      },
      "ethernet_adapter_0_ack_pending": {
        "ports": [
          "ethernet_adapter_0/ack_pending",
          "ila_0/probe4"
        ]
      },
      "ethernet_adapter_0_tx_list": {
        "ports": [
          "ethernet_adapter_0/tx_list",
          "ila_0/probe3"
        ]
      },
      "ethernet_adapter_0_resp_accepted": {
        "ports": [
          "ethernet_adapter_0/resp_accepted",
          "ila_0/probe8"
        ]
      },
      "ethernet_adapter_0_ack_num": {
        "ports": [
          "ethernet_adapter_0/ack_num",
          "ila_0/probe9"
        ]
      },
      "ethernet_adapter_0_seq_num": {
        "ports": [
          "ethernet_adapter_0/seq_num",
          "ila_0/probe10"
        ]
      },
      "ethernet_tx_hub_0_current_state": {
        "ports": [
          "ethernet_tx_hub_0/current_state",
          "ila_0/probe17"
        ]
      },
      "ethernet_tx_hub_0_write_length": {
        "ports": [
          "ethernet_tx_hub_0/write_length",
          "ila_0/probe18"
        ]
      },
      "ethernet_tx_hub_0_read_counter": {
        "ports": [
          "ethernet_tx_hub_0/read_counter",
          "ila_0/probe21"
        ]
      },
      "ethernet_tx_hub_0_write_done": {
        "ports": [
          "ethernet_tx_hub_0/write_done",
          "ila_0/probe22"
        ]
      },
      "ethernet_tx_hub_0_read_done": {
        "ports": [
          "ethernet_tx_hub_0/read_done",
          "ila_0/probe23"
        ]
      },
      "ethernet_tx_hub_0_drop_frame": {
        "ports": [
          "ethernet_tx_hub_0/drop_frame",
          "ila_0/probe24"
        ]
      },
      "ethernet_tx_hub_0_read_length": {
        "ports": [
          "ethernet_tx_hub_0/read_length",
          "ila_0/probe19"
        ]
      },
      "ethernet_tx_hub_0_write_counter": {
        "ports": [
          "ethernet_tx_hub_0/write_counter",
          "ila_0/probe20"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_Conway_v6_S00_AXI_0_reg0": {
                "address_block": "/Conway_v6_S00_AXI_0/S_AXI/reg0",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/m_axi_interface_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}