$date
	Mon Oct 13 14:20:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_carry_lookahead_adder $end
$var wire 8 ! sum [7:0] $end
$var wire 1 " cout $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % cin $end
$var reg 1 & esperado_cout $end
$var reg 8 ' esperado_sum [7:0] $end
$scope module dut $end
$var wire 8 ( a [7:0] $end
$var wire 8 ) b [7:0] $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 8 * g [7:0] $end
$var wire 8 + p [7:0] $end
$var wire 8 , sum [7:0] $end
$var wire 8 - c [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx0 -
bx ,
bx +
bx *
b0 )
b0 (
b0 '
0&
0%
b0 $
b0 #
x"
bx !
$end
#7
b0 *
#8
b0 +
#20
bx0 !
bx0 ,
#22
bx00 -
#23
0"
#29
bx000 -
#36
bx0000 -
#43
bx00000 -
#50
bx000000 -
#61
bx0000000 -
#68
b0 -
#88
b0 !
b0 ,
#1000
1&
b1 -
1%
b11111111 #
b11111111 (
#1008
b11111111 +
#1020
b11111110 !
b11111110 ,
#1023
b11 -
#1030
b111 -
#1037
b1111 -
#1044
b11111 -
#1051
b111111 -
#1062
b1111111 -
#1069
b11111111 -
#1084
1"
#1089
b0 !
b0 ,
#2000
b11111111 $
b11111111 )
b0 #
b0 (
#3000
b11111110 '
b11111110 -
0%
b11111111 #
b11111111 (
#3007
b11111111 *
#3020
b11111110 !
b11111110 ,
#4000
b11111111 '
b11111111 -
1%
#4020
b11111111 !
b11111111 ,
#5000
0&
b100 '
b11111110 -
0%
b1 $
b1 )
b11 #
b11 (
#5007
b1 *
#5008
b11 +
#5020
b11111100 !
b11111100 ,
#5023
0"
#5037
b11110110 -
#5044
b11100110 -
#5051
b11000110 -
#5062
b10000110 -
#5069
b110 -
#5089
b100 !
b100 ,
#6000
b101 '
b111 -
1%
#6020
b101 !
b101 ,
#7000
