set design_path        "../../../../../../../rtl/vhdl"
set verification_path  "../../../../../../../bench/vhdl/osvvm"

vlib work