--******************************************************--
--        PONTIFICIA UNIVERSIDAD JAVERIANA              --
--              diseño de sistemas digitales            --
--                       --
--     					                --
-- Título:  proyecto 2                        	        --
-- Fecha:  	Noviembre 02 del 2019	                        --
--******************************************************--

--Definicion de las bibliotecas 
library IEEE; 
use IEEE.std_logic_1164.all;
library ALTERA;
use ALTERA.altera_primitives_components.all;

--******************************************************--
-- este bloque corresponde al registro para guardar
-- los numeros que van a sumarse  		                        --
--       					        --
--                                                      --
--******************************************************--

entity Tranmisor is
port(
		Big_out: in std_logic_vector(34 downto 0);
		Enable_suma: in std_logic;
		Enable_transmisor: in std_logic;
		reset: in std_logic;
		Salida: out std_logic
	 );
end Entity Tranmisor;     

architecture TranmisorArch of Tranmisor is
--Incluir componentes
component dffe
port(
	  d,clk,clrn,prn,ena: IN std_logic;
	  q:	OUT std_logic
	  );
end component;

-- Funcionamiento 

-- definir variables 
signal q1, q2, q3, q4, q5, q6, q7, q8, q9, q10, q11, q12, q13, q14, q15, q16, q17, q18, q19, q20, q21, q22, q23, q24: std_logic;
begin
--desarrollo 
FF1: dffe port map (Big_out(0) , clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(0), q1);
FF2: dffe port map (Big_out(1) , clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(0), q2);
FF3: dffe port map (Big_out(2) , clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(0), q3);
FF4: dffe port map (Big_out(3) , clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(0), q4);
FF5: dffe port map (Big_out(4) , clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(1), q5);
FF6: dffe port map (Big_out(5) , clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(1), q6);
FF7: dffe port map (Big_out(6) , clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(1), q7);
FF8: dffe port map (Big_out(7) , clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(1), q8);
FF9: dffe port map (Big_out(8) , clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(2), q9);
FF10: dffe port map (Big_out(9), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(2), q10);
FF11: dffe port map (Big_out(10), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(2), q11);
FF12: dffe port map (Big_out(11), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(2), q12);
FF13: dffe port map (Big_out(12), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(3), q13);
FF14: dffe port map (Big_out(13), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(3), q14);
FF15: dffe port map (Big_out(14), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(3), q15);
FF16: dffe port map (Big_out(15), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(3), q16);
FF17: dffe port map (Big_out(16), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(4), q17);
FF18: dffe port map (Big_out(17), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(4), q18);
FF19: dffe port map (Big_out(18), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(4), q19);
FF20: dffe port map (Big_out(19), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(4), q20);
FF21: dffe port map (Big_out(20), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q21);
FF22: dffe port map (Big_out(21), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q22);
FF23: dffe port map (Big_out(22), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q23);
FF24: dffe port map (Big_out(23), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q24);
FF25: dffe port map (Big_out(24), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q25);
FF26: dffe port map (Big_out(25), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q26);
FF27: dffe port map (Big_out(26), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q27);
FF28: dffe port map (Big_out(27), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q28);
FF29: dffe port map (Big_out(28), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q29);
FF30: dffe port map (Big_out(29), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q30);
FF31: dffe port map (Big_out(30), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q31);
FF32: dffe port map (Big_out(31), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q32);
FF33: dffe port map (Big_out(32), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q33);
FF34: dffe port map (Big_out(33), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q34);
FF35: dffe port map (Big_out(34), clkTranmisor, not(resetTranmisor), '1', EnableTranmisor(5), q35);

End TranmisorArch;