$date
	Fri Apr 13 10:00:39 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0051 $end
$var wire 1 ! m1 $end
$var wire 1 " m2 $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module mealy1 $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ( x $end
$var reg 2 ) E1 [1:0] $end
$var reg 2 * E2 [1:0] $end
$var reg 1 + y $end
$upscope $end
$scope module moore1 $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ( x $end
$var reg 3 , E1 [2:0] $end
$var reg 3 - E2 [2:0] $end
$var reg 1 . y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
b0 -
b0 ,
0+
b0 *
b0 )
0(
0'
1&
0%
0$
1#
0"
0!
$end
#5
0#
0&
1$
1'
#10
1#
1&
#15
b1 -
b1 *
0#
0&
1%
1(
#20
b11 -
b1 )
b1 ,
1#
1&
#25
b1 -
b10 *
0#
0&
0%
0(
#30
b11 *
b10 )
1#
1&
#35
0#
0&
#40
b0 *
b11 )
1#
1&
#45
b11 -
1+
1!
b1 *
0#
0&
1%
1(
#50
b10 -
0+
0!
b11 ,
b1 )
1#
1&
#55
0#
0&
#60
b11 -
b10 ,
1#
1&
#65
0#
0&
#70
b10 -
b11 ,
1#
1&
#75
b11 -
b10 *
0#
0&
0%
0(
#80
b11 *
b10 )
1#
1&
#85
b10 -
b1 *
0#
0&
1%
1(
#90
b11 -
b10 ,
b1 )
1#
1&
#95
b110 -
b10 *
0#
0&
0%
0(
#100
b11 *
1.
1"
b1 -
b10 )
b110 ,
1#
1&
#105
b10 -
b1 *
0#
0&
1%
1(
#110
0.
0"
b11 -
b10 ,
b1 )
1#
1&
#115
0#
0&
#120
b10 -
b11 ,
1#
1&
