// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32ncud.h"
#include "cnn_fmul_32ns_32ndEe.h"
#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_mac_muladd_5nfYi.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<12> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    conv_1_conv_1_weibkb* conv_1_weights_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U1;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U2;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U3;
    cnn_mac_muladd_5nfYi<1,1,5,6,5,10>* cnn_mac_muladd_5nfYi_U4;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > conv_1_weights_address0;
    sc_signal< sc_logic > conv_1_weights_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_q0;
    sc_signal< sc_lv<3> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<4> > indvar_flatten_reg_215;
    sc_signal< sc_lv<2> > wr_0_reg_226;
    sc_signal< sc_lv<32> > w_sum_1_reg_237;
    sc_signal< sc_lv<2> > wc_0_reg_249;
    sc_signal< sc_lv<1> > icmp_ln8_fu_278_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<12> > add_ln8_fu_284_p2;
    sc_signal< sc_lv<12> > add_ln8_reg_676;
    sc_signal< sc_lv<1> > icmp_ln11_fu_296_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_681;
    sc_signal< sc_lv<5> > select_ln30_1_fu_310_p3;
    sc_signal< sc_lv<5> > select_ln30_1_reg_686;
    sc_signal< sc_lv<3> > select_ln30_2_fu_352_p3;
    sc_signal< sc_lv<3> > select_ln30_2_reg_692;
    sc_signal< sc_lv<5> > select_ln30_3_fu_360_p3;
    sc_signal< sc_lv<5> > select_ln30_3_reg_697;
    sc_signal< sc_lv<64> > zext_ln23_fu_396_p1;
    sc_signal< sc_lv<64> > zext_ln23_reg_703;
    sc_signal< sc_lv<7> > zext_ln30_3_fu_400_p1;
    sc_signal< sc_lv<7> > zext_ln30_3_reg_708;
    sc_signal< sc_lv<12> > conv_out_addr_reg_713;
    sc_signal< sc_lv<1> > icmp_ln18_fu_419_p2;
    sc_signal< sc_lv<1> > icmp_ln18_reg_718;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln18_reg_718_pp0_iter1_reg;
    sc_signal< sc_lv<4> > add_ln18_1_fu_425_p2;
    sc_signal< sc_lv<4> > add_ln18_1_reg_722;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<2> > select_ln18_fu_443_p3;
    sc_signal< sc_lv<2> > select_ln18_reg_727;
    sc_signal< sc_lv<2> > select_ln18_1_fu_451_p3;
    sc_signal< sc_lv<2> > select_ln18_1_reg_732;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > grp_fu_266_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_757;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<2> > wc_fu_590_p2;
    sc_signal< sc_lv<2> > wc_reg_762;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_260_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<3> > f_fu_595_p2;
    sc_signal< sc_lv<3> > f_reg_777;
    sc_signal< sc_lv<8> > select_ln11_fu_606_p3;
    sc_signal< sc_lv<8> > select_ln11_reg_782;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > w_sum_reg_792;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<12> > indvar_flatten21_reg_159;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<5> > r_0_reg_170;
    sc_signal< sc_lv<8> > indvar_flatten7_reg_181;
    sc_signal< sc_lv<5> > c_0_reg_193;
    sc_signal< sc_lv<3> > f_0_reg_204;
    sc_signal< sc_lv<4> > ap_phi_mux_indvar_flatten_phi_fu_219_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_wr_0_phi_fu_230_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_1_phi_fu_241_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_wc_0_phi_fu_253_p4;
    sc_signal< sc_lv<64> > zext_ln30_5_fu_414_p1;
    sc_signal< sc_lv<64> > zext_ln23_6_fu_565_p1;
    sc_signal< sc_lv<64> > sext_ln23_1_fu_585_p1;
    sc_signal< sc_lv<32> > grp_fu_260_p0;
    sc_signal< sc_lv<32> > grp_fu_260_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<5> > r_fu_290_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_328_p2;
    sc_signal< sc_lv<1> > xor_ln30_fu_322_p2;
    sc_signal< sc_lv<5> > select_ln30_fu_302_p3;
    sc_signal< sc_lv<1> > and_ln30_fu_334_p2;
    sc_signal< sc_lv<1> > or_ln30_fu_346_p2;
    sc_signal< sc_lv<5> > c_fu_340_p2;
    sc_signal< sc_lv<10> > grp_fu_662_p3;
    sc_signal< sc_lv<11> > tmp_11_fu_379_p3;
    sc_signal< sc_lv<13> > p_shl_cast_fu_372_p3;
    sc_signal< sc_lv<13> > zext_ln30_2_fu_386_p1;
    sc_signal< sc_lv<13> > zext_ln30_4_fu_404_p1;
    sc_signal< sc_lv<13> > sub_ln30_fu_390_p2;
    sc_signal< sc_lv<13> > add_ln30_1_fu_408_p2;
    sc_signal< sc_lv<1> > icmp_ln21_fu_437_p2;
    sc_signal< sc_lv<2> > wr_fu_431_p2;
    sc_signal< sc_lv<4> > tmp_9_fu_463_p3;
    sc_signal< sc_lv<5> > zext_ln23_2_fu_471_p1;
    sc_signal< sc_lv<5> > zext_ln23_1_fu_459_p1;
    sc_signal< sc_lv<5> > sub_ln23_fu_475_p2;
    sc_signal< sc_lv<5> > add_ln18_fu_485_p2;
    sc_signal< sc_lv<10> > tmp_10_fu_490_p3;
    sc_signal< sc_lv<7> > tmp_12_fu_502_p3;
    sc_signal< sc_lv<11> > zext_ln23_3_fu_498_p1;
    sc_signal< sc_lv<11> > zext_ln23_4_fu_510_p1;
    sc_signal< sc_lv<6> > zext_ln23_5_fu_524_p1;
    sc_signal< sc_lv<6> > sext_ln23_fu_481_p1;
    sc_signal< sc_lv<6> > add_ln23_fu_528_p2;
    sc_signal< sc_lv<4> > trunc_ln23_fu_534_p1;
    sc_signal< sc_lv<7> > p_shl2_cast_fu_538_p3;
    sc_signal< sc_lv<7> > p_shl3_cast_fu_546_p3;
    sc_signal< sc_lv<7> > sub_ln23_2_fu_554_p2;
    sc_signal< sc_lv<7> > add_ln23_2_fu_560_p2;
    sc_signal< sc_lv<5> > zext_ln21_fu_520_p1;
    sc_signal< sc_lv<5> > add_ln23_1_fu_570_p2;
    sc_signal< sc_lv<11> > zext_ln23_7_fu_575_p1;
    sc_signal< sc_lv<11> > sub_ln23_1_fu_514_p2;
    sc_signal< sc_lv<11> > add_ln23_3_fu_579_p2;
    sc_signal< sc_lv<8> > add_ln11_1_fu_600_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_613_p1;
    sc_signal< sc_lv<8> > tmp_fu_616_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_626_p1;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_636_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_630_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_642_p2;
    sc_signal< sc_lv<1> > grp_fu_272_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_648_p2;
    sc_signal< sc_lv<5> > grp_fu_662_p0;
    sc_signal< sc_lv<6> > grp_fu_662_p1;
    sc_signal< sc_lv<5> > grp_fu_662_p2;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<10> > grp_fu_662_p00;
    sc_signal< sc_lv<10> > grp_fu_662_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_pp0_stage1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage2;
    static const sc_lv<12> ap_ST_fsm_pp0_stage3;
    static const sc_lv<12> ap_ST_fsm_state10;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_state12;
    static const sc_lv<12> ap_ST_fsm_state13;
    static const sc_lv<12> ap_ST_fsm_state14;
    static const sc_lv<12> ap_ST_fsm_state15;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<12> ap_const_lv12_FD8;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<8> ap_const_lv8_9C;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_1_fu_600_p2();
    void thread_add_ln18_1_fu_425_p2();
    void thread_add_ln18_fu_485_p2();
    void thread_add_ln23_1_fu_570_p2();
    void thread_add_ln23_2_fu_560_p2();
    void thread_add_ln23_3_fu_579_p2();
    void thread_add_ln23_fu_528_p2();
    void thread_add_ln30_1_fu_408_p2();
    void thread_add_ln8_fu_284_p2();
    void thread_and_ln29_fu_648_p2();
    void thread_and_ln30_fu_334_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_219_p4();
    void thread_ap_phi_mux_w_sum_1_phi_fu_241_p4();
    void thread_ap_phi_mux_wc_0_phi_fu_253_p4();
    void thread_ap_phi_mux_wr_0_phi_fu_230_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_fu_613_p1();
    void thread_c_fu_340_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_address0();
    void thread_conv_1_weights_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_595_p2();
    void thread_grp_fu_260_p0();
    void thread_grp_fu_260_p1();
    void thread_grp_fu_662_p0();
    void thread_grp_fu_662_p00();
    void thread_grp_fu_662_p1();
    void thread_grp_fu_662_p2();
    void thread_grp_fu_662_p20();
    void thread_icmp_ln11_fu_296_p2();
    void thread_icmp_ln14_fu_328_p2();
    void thread_icmp_ln18_fu_419_p2();
    void thread_icmp_ln21_fu_437_p2();
    void thread_icmp_ln29_7_fu_636_p2();
    void thread_icmp_ln29_fu_630_p2();
    void thread_icmp_ln8_fu_278_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_or_ln29_fu_642_p2();
    void thread_or_ln30_fu_346_p2();
    void thread_p_shl2_cast_fu_538_p3();
    void thread_p_shl3_cast_fu_546_p3();
    void thread_p_shl_cast_fu_372_p3();
    void thread_r_fu_290_p2();
    void thread_select_ln11_fu_606_p3();
    void thread_select_ln18_1_fu_451_p3();
    void thread_select_ln18_fu_443_p3();
    void thread_select_ln30_1_fu_310_p3();
    void thread_select_ln30_2_fu_352_p3();
    void thread_select_ln30_3_fu_360_p3();
    void thread_select_ln30_fu_302_p3();
    void thread_sext_ln23_1_fu_585_p1();
    void thread_sext_ln23_fu_481_p1();
    void thread_sub_ln23_1_fu_514_p2();
    void thread_sub_ln23_2_fu_554_p2();
    void thread_sub_ln23_fu_475_p2();
    void thread_sub_ln30_fu_390_p2();
    void thread_tmp_10_fu_490_p3();
    void thread_tmp_11_fu_379_p3();
    void thread_tmp_12_fu_502_p3();
    void thread_tmp_9_fu_463_p3();
    void thread_tmp_fu_616_p4();
    void thread_trunc_ln23_fu_534_p1();
    void thread_trunc_ln29_fu_626_p1();
    void thread_wc_fu_590_p2();
    void thread_wr_fu_431_p2();
    void thread_xor_ln30_fu_322_p2();
    void thread_zext_ln21_fu_520_p1();
    void thread_zext_ln23_1_fu_459_p1();
    void thread_zext_ln23_2_fu_471_p1();
    void thread_zext_ln23_3_fu_498_p1();
    void thread_zext_ln23_4_fu_510_p1();
    void thread_zext_ln23_5_fu_524_p1();
    void thread_zext_ln23_6_fu_565_p1();
    void thread_zext_ln23_7_fu_575_p1();
    void thread_zext_ln23_fu_396_p1();
    void thread_zext_ln30_2_fu_386_p1();
    void thread_zext_ln30_3_fu_400_p1();
    void thread_zext_ln30_4_fu_404_p1();
    void thread_zext_ln30_5_fu_414_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
