Project Information                   d:\hdf\schemtechnik\shem_6\mux32-tri.rpt

MAX+plus II Compiler Report File
Version 10.0 RC2 9/14/2000
Compiled: 12/07/2009 17:10:51

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

mux32-tri
      EPF10K30EQC208-1     98     32     0    0         0  %    65       3  %

User Pins:                 98     32     0  



Project Information                   d:\hdf\schemtechnik\shem_6\mux32-tri.rpt

** FILE HIERARCHY **



|mux4-2-tri:87|
|mux4-2-tri:104|
|mux4-2-tri:105|
|mux4-2-tri:106|
|mux4-2-tri:107|
|mux4-2-tri:108|
|mux4-2-tri:109|
|mux4-2-tri:110|
|mux4-2-tri:111|
|mux4-2-tri:96|
|mux4-2-tri:97|
|mux4-2-tri:98|
|mux4-2-tri:99|
|mux4-2-tri:100|
|mux4-2-tri:101|
|mux4-2-tri:102|
|mux4-2-tri:103|
|mux4-2-tri:88|
|mux4-2-tri:89|
|mux4-2-tri:90|
|mux4-2-tri:91|
|mux4-2-tri:92|
|mux4-2-tri:93|
|mux4-2-tri:94|
|mux4-2-tri:95|
|mux4-2-tri:86|
|mux4-2-tri:85|
|mux4-2-tri:84|
|mux4-2-tri:83|
|mux4-2-tri:82|
|mux4-2-tri:81|
|mux4-2-tri:80|


Device-Specific Information:          d:\hdf\schemtechnik\shem_6\mux32-tri.rpt
mux32-tri

***** Logic for device 'mux32-tri' compiled without errors.




Device: EPF10K30EQC208-1

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF



Device-Specific Information:          d:\hdf\schemtechnik\shem_6\mux32-tri.rpt
mux32-tri

** ERROR SUMMARY **

Info: Chip 'mux32-tri' in device 'EPF10K30EQC208-1' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                                                                         
                                                                                                                         
                                  R                                     R       R       R   R             R     R R      
                                  E                                     E       E       E   E             E     E E      
                                  S                                   V S       S       S   S             S     S S      
                                  E         V                         C E   V   E       E   E         V   E     E E      
                                  R         C                         C R   C   R       R   R         C   R     R R      
                R R F Q Q F D G F V Q R F R C D D D R D G D F G R D D I V D C D V R D D V G V D R F F C F V F R V V F R  
                1 2 2 1 1 1 2 N 2 E 2 0 2 0 I 1 2 1 1 1 N 1 1 N 0 0 0 N E 0 I 1 E 1 0 2 E N E 1 2 3 2 I 1 E 1 2 E E 0 0  
                8 7 1 6 8 7 4 D 5 D 1 9 4 5 O 7 1 1 6 9 D 2 2 D 0 1 0 T D 6 O 5 D 0 7 9 D D D 0 9 0 9 O 3 D 0 3 D D 8 7  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      #TCK |  1                                                                                                         156 | ^DATA0 
^CONF_DONE |  2                                                                                                         155 | ^DCLK 
     ^nCEO |  3                                                                                                         154 | ^nCE 
      #TDO |  4                                                                                                         153 | #TDI 
     VCCIO |  5                                                                                                         152 | GND 
    VCCINT |  6                                                                                                         151 | GND 
       Q25 |  7                                                                                                         150 | D25 
       Q27 |  8                                                                                                         149 | R26 
       D26 |  9                                                                                                         148 | R25 
       Q19 | 10                                                                                                         147 | F26 
       Q26 | 11                                                                                                         146 | VCCIO 
       R11 | 12                                                                                                         145 | VCCINT 
       Q09 | 13                                                                                                         144 | Q07 
       Q22 | 14                                                                                                         143 | R12 
       D22 | 15                                                                                                         142 | Q08 
       F28 | 16                                                                                                         141 | R22 
       R30 | 17                                                                                                         140 | Q06 
       R28 | 18                                                                                                         139 | Q10 
       F31 | 19                                                                                                         138 | VCCIO 
       GND | 20                                                                                                         137 | VCCINT 
       GND | 21                                                                                                         136 | Q28 
     VCCIO | 22                                                                                                         135 | Q31 
    VCCINT | 23                                                                                                         134 | Q30 
       D28 | 24                                                                                                         133 | D31 
       D05 | 25                                                                                                         132 | D30 
       Q03 | 26                                                                                                         131 | Q29 
       Q04 | 27                                            EPF10K30EQC208-1                                             130 | GND 
       Q17 | 28                                                                                                         129 | GND 
       R03 | 29                                                                                                         128 | R17 
       R21 | 30                                                                                                         127 | F04 
       D18 | 31                                                                                                         126 | R24 
       GND | 32                                                                                                         125 | F18 
       GND | 33                                                                                                         124 | GND 
     VCCIO | 34                                                                                                         123 | GND 
    VCCINT | 35                                                                                                         122 | Q13 
       R14 | 36                                                                                                         121 | R13 
       Q14 | 37                                                                                                         120 | Q15 
       D14 | 38                                                                                                         119 | D23 
       R15 | 39                                                                                                         118 | VCCIO 
       F23 | 40                                                                                                         117 | VCCINT 
       F14 | 41                                                                                                         116 | D20 
     VCCIO | 42                                                                                                         115 | Q20 
    VCCINT | 43                                                                                                         114 | Q01 
       R01 | 44                                                                                                         113 | F02 
       R02 | 45                                                                                                         112 | D02 
       R20 | 46                                                                                                         111 | F20 
       Q02 | 47                                                                                                         110 | VCCIO 
       GND | 48                                                                                                         109 | VCCINT 
       GND | 49                                                                                                         108 | ^MSEL0 
      #TMS | 50                                                                                                         107 | ^MSEL1 
     #TRST | 51                                                                                                         106 | VCCINT 
  ^nSTATUS | 52                                                                                                         105 | ^nCONFIG 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                R D R Q F F G F D Q F Q Q V F D F R D G F F D V V C F C G G F V R R F R F R G R F R R R Q V D D R Q R R  
                1 1 E 2 1 0 N 2 0 0 1 1 1 C 2 0 1 0 2 N 0 0 0 C C 2 0 1 N N 0 C E E 1 E 0 3 N E 0 0 E 0 0 C 1 0 E 2 E E  
                9 6 S 4 6 5 D 7 4 5 9 1 2 C 2 3 1 4 7 D 9 3 9 C C   0   D D 1 C S S 5 S 6 1 D S 7 8 S 6 0 C 3 8 S 3 S S  
                    E                     I                   I I             I E E   E       E     E     I     E   E E  
                    R                     O                   N N             O R R   R       R     R     O     R   R R  
                    V                                         T T               V V   V       V     V           V   V V  
                    E                                                           E E   E       E     E           E   E E  
                    D                                                           D D   D       D     D           D   D D  
                                                                                                                         
                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:          d:\hdf\schemtechnik\shem_6\mux32-tri.rpt
mux32-tri

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A21      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      14/22( 63%)   
B7       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      14/22( 63%)   
B25      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      14/22( 63%)   
C16      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      14/22( 63%)   
D27      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2      14/22( 63%)   
D34      8/ 8(100%)   3/ 8( 37%)   1/ 8( 12%)    0/2    0/2      14/22( 63%)   
E4       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      14/22( 63%)   
F7       7/ 8( 87%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      11/22( 50%)   
F28      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       5/22( 22%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                           124/141    ( 87%)
Total logic cells used:                         65/1728   (  3%)
Total embedded cells used:                       0/96     (  0%)
Total EABs used:                                 0/6      (  0%)
Average fan-in:                                 3.47/4    ( 86%)
Total fan-in:                                 226/6912    (  3%)

Total input pins required:                      98
Total input I/O cell registers required:         0
Total output pins required:                     32
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     65
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        32/1728   (  1%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  EA  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      8/0  
 B:      0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0     16/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      8/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   8   0   0     16/0  
 E:      0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      8/0  
 F:      0   0   0   0   0   0   7   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0      9/0  

Total:   0   0   0   8   0   0  15   0   0   0   0   0   0   0   0   8   0   0   0   0   0   8   0   0   0   8   0   8   2   0   0   0   0   0   8   0   0     65/0  



Device-Specific Information:          d:\hdf\schemtechnik\shem_6\mux32-tri.rpt
mux32-tri

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  80      -     -    -    --      INPUT             ^    0    0    0   65  C1
  78      -     -    -    --      INPUT             ^    0    0    0   33  C2
 182      -     -    -    --      INPUT             ^    0    0    0    1  D00
 183      -     -    -    --      INPUT             ^    0    0    0    1  D01
 112      -     -    F    --      INPUT             ^    0    0    0    1  D02
  68      -     -    -    24      INPUT             ^    0    0    0    1  D03
  61      -     -    -    29      INPUT             ^    0    0    0    1  D04
  25      -     -    D    --      INPUT             ^    0    0    0    1  D05
 179      -     -    -    17      INPUT             ^    0    0    0    1  D06
 174      -     -    -    14      INPUT             ^    0    0    0    1  D07
 100      -     -    -    05      INPUT             ^    0    0    0    1  D08
  75      -     -    -    19      INPUT             ^    0    0    0    1  D09
 169      -     -    -    10      INPUT             ^    0    0    0    1  D10
 191      -     -    -    23      INPUT             ^    0    0    0    1  D11
 187      -     -    -    20      INPUT             ^    0    0    0    1  D12
  99      -     -    -    06      INPUT             ^    0    0    0    1  D13
  38      -     -    E    --      INPUT             ^    0    0    0    1  D14
 177      -     -    -    16      INPUT             ^    0    0    0    1  D15
  54      -     -    -    35      INPUT             ^    0    0    0    1  D16
 193      -     -    -    25      INPUT             ^    0    0    0    1  D17
  31      -     -    D    --      INPUT             ^    0    0    0    1  D18
 189      -     -    -    21      INPUT             ^    0    0    0    1  D19
 116      -     -    F    --      INPUT             ^    0    0    0    1  D20
 192      -     -    -    24      INPUT             ^    0    0    0    1  D21
  15      -     -    B    --      INPUT             ^    0    0    0    1  D22
 119      -     -    E    --      INPUT             ^    0    0    0    1  D23
 202      -     -    -    31      INPUT             ^    0    0    0    1  D24
 150      -     -    A    --      INPUT             ^    0    0    0    1  D25
   9      -     -    A    --      INPUT             ^    0    0    0    1  D26
  71      -     -    -    21      INPUT             ^    0    0    0    1  D27
  24      -     -    C    --      INPUT             ^    0    0    0    1  D28
 173      -     -    -    13      INPUT             ^    0    0    0    1  D29
 132      -     -    C    --      INPUT             ^    0    0    0    1  D30
 133      -     -    C    --      INPUT             ^    0    0    0    1  D31
  79      -     -    -    --      INPUT             ^    0    0    0    1  F00
  83      -     -    -    17      INPUT             ^    0    0    0    1  F01
 113      -     -    F    --      INPUT             ^    0    0    0    1  F02
  74      -     -    -    20      INPUT             ^    0    0    0    1  F03
 127      -     -    D    --      INPUT             ^    0    0    0    1  F04
  58      -     -    -    31      INPUT             ^    0    0    0    1  F05
  89      -     -    -    13      INPUT             ^    0    0    0    1  F06
  93      -     -    -    10      INPUT             ^    0    0    0    1  F07
 158      -     -    -    02      INPUT             ^    0    0    0    1  F08
  73      -     -    -    20      INPUT             ^    0    0    0    1  F09
 162      -     -    -    05      INPUT             ^    0    0    0    1  F10
  69      -     -    -    23      INPUT             ^    0    0    0    1  F11
 186      -     -    -    19      INPUT             ^    0    0    0    1  F12
 164      -     -    -    06      INPUT             ^    0    0    0    1  F13
  41      -     -    E    --      INPUT             ^    0    0    0    1  F14
  87      -     -    -    14      INPUT             ^    0    0    0    1  F15
  57      -     -    -    32      INPUT             ^    0    0    0    1  F16
 203      -     -    -    32      INPUT             ^    0    0    0    1  F17
 125      -     -    D    --      INPUT             ^    0    0    0    1  F18
  63      -     -    -    27      INPUT             ^    0    0    0    1  F19
 111      -     -    F    --      INPUT             ^    0    0    0    1  F20
 206      -     -    -    34      INPUT             ^    0    0    0    1  F21
  67      -     -    -    25      INPUT             ^    0    0    0    1  F22
  40      -     -    E    --      INPUT             ^    0    0    0    1  F23
 196      -     -    -    27      INPUT             ^    0    0    0    1  F24
 200      -     -    -    30      INPUT             ^    0    0    0    1  F25
 147      -     -    A    --      INPUT             ^    0    0    0    1  F26
  60      -     -    -    30      INPUT             ^    0    0    0    1  F27
  16      -     -    C    --      INPUT             ^    0    0    0    1  F28
 166      -     -    -    07      INPUT             ^    0    0    0    1  F29
 167      -     -    -    08      INPUT             ^    0    0    0    1  F30
  19      -     -    C    --      INPUT             ^    0    0    0    1  F31
 184      -     -    -    --      INPUT             ^    0    0    0    1  R00
  44      -     -    F    --      INPUT             ^    0    0    0    1  R01
  45      -     -    F    --      INPUT             ^    0    0    0    1  R02
  29      -     -    D    --      INPUT             ^    0    0    0    1  R03
  70      -     -    -    22      INPUT             ^    0    0    0    1  R04
 195      -     -    -    26      INPUT             ^    0    0    0    1  R05
  96      -     -    -    08      INPUT             ^    0    0    0    1  R06
 157      -     -    -    01      INPUT             ^    0    0    0    1  R07
  94      -     -    -    09      INPUT             ^    0    0    0    1  R08
 197      -     -    -    28      INPUT             ^    0    0    0    1  R09
 175      -     -    -    14      INPUT             ^    0    0    0    1  R10
  12      -     -    B    --      INPUT             ^    0    0    0    1  R11
 143      -     -    B    --      INPUT             ^    0    0    0    1  R12
 121      -     -    E    --      INPUT             ^    0    0    0    1  R13
  36      -     -    E    --      INPUT             ^    0    0    0    1  R14
  39      -     -    E    --      INPUT             ^    0    0    0    1  R15
 190      -     -    -    22      INPUT             ^    0    0    0    1  R16
 128      -     -    D    --      INPUT             ^    0    0    0    1  R17
 208      -     -    -    36      INPUT             ^    0    0    0    1  R18
  53      -     -    -    36      INPUT             ^    0    0    0    1  R19
  46      -     -    F    --      INPUT             ^    0    0    0    1  R20
  30      -     -    D    --      INPUT             ^    0    0    0    1  R21
 141      -     -    B    --      INPUT             ^    0    0    0    1  R22
 161      -     -    -    04      INPUT             ^    0    0    0    1  R23
 126      -     -    D    --      INPUT             ^    0    0    0    1  R24
 148      -     -    A    --      INPUT             ^    0    0    0    1  R25
 149      -     -    A    --      INPUT             ^    0    0    0    1  R26
 207      -     -    -    35      INPUT             ^    0    0    0    1  R27
  18      -     -    C    --      INPUT             ^    0    0    0    1  R28
 168      -     -    -    09      INPUT             ^    0    0    0    1  R29
  17      -     -    C    --      INPUT             ^    0    0    0    1  R30
  90      -     -    -    12      INPUT             ^    0    0    0    1  R31


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:          d:\hdf\schemtechnik\shem_6\mux32-tri.rpt
mux32-tri

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  97      -     -    -    07        TRI                 0    1    0    0  Q00
 114      -     -    F    --        TRI                 0    1    0    0  Q01
  47      -     -    F    --        TRI                 0    1    0    0  Q02
  26      -     -    D    --        TRI                 0    1    0    0  Q03
  27      -     -    D    --        TRI                 0    1    0    0  Q04
  62      -     -    -    28        TRI                 0    1    0    0  Q05
 140      -     -    B    --        TRI                 0    1    0    0  Q06
 144      -     -    B    --        TRI                 0    1    0    0  Q07
 142      -     -    B    --        TRI                 0    1    0    0  Q08
  13      -     -    B    --        TRI                 0    1    0    0  Q09
 139      -     -    B    --        TRI                 0    1    0    0  Q10
  64      -     -    -    26        TRI                 0    1    0    0  Q11
  65      -     -    -    26        TRI                 0    1    0    0  Q12
 122      -     -    E    --        TRI                 0    1    0    0  Q13
  37      -     -    E    --        TRI                 0    1    0    0  Q14
 120      -     -    E    --        TRI                 0    1    0    0  Q15
 205      -     -    -    34        TRI                 0    1    0    0  Q16
  28      -     -    D    --        TRI                 0    1    0    0  Q17
 204      -     -    -    33        TRI                 0    1    0    0  Q18
  10      -     -    A    --        TRI                 0    1    0    0  Q19
 115      -     -    F    --        TRI                 0    1    0    0  Q20
 198      -     -    -    28        TRI                 0    1    0    0  Q21
  14      -     -    B    --        TRI                 0    1    0    0  Q22
 102      -     -    -    03        TRI                 0    1    0    0  Q23
  56      -     -    -    33        TRI                 0    1    0    0  Q24
   7      -     -    A    --        TRI                 0    1    0    0  Q25
  11      -     -    A    --        TRI                 0    1    0    0  Q26
   8      -     -    A    --        TRI                 0    1    0    0  Q27
 136      -     -    C    --        TRI                 0    1    0    0  Q28
 131      -     -    C    --        TRI                 0    1    0    0  Q29
 134      -     -    C    --        TRI                 0    1    0    0  Q30
 135      -     -    C    --        TRI                 0    1    0    0  Q31


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:          d:\hdf\schemtechnik\shem_6\mux32-tri.rpt
mux32-tri

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      5     -    F    07        OR2    s           3    0    0    1  |mux4-2-tri:80|~9~1
   -      2     -    F    07        OR2                3    1    1    0  |mux4-2-tri:80|:9
   -      6     -    F    07        OR2    s           3    0    0    1  |mux4-2-tri:81|~9~1
   -      4     -    F    07        OR2                3    1    1    0  |mux4-2-tri:81|:9
   -      1     -    F    28        OR2    s           3    0    0    1  |mux4-2-tri:82|~9~1
   -      7     -    F    28        OR2                3    1    1    0  |mux4-2-tri:82|:9
   -      4     -    D    27        OR2    s           3    0    0    1  |mux4-2-tri:83|~9~1
   -      2     -    D    27        OR2                3    1    1    0  |mux4-2-tri:83|:9
   -      5     -    D    27        OR2    s           3    0    0    1  |mux4-2-tri:84|~9~1
   -      3     -    D    27        OR2                3    1    1    0  |mux4-2-tri:84|:9
   -      7     -    D    27        OR2    s           3    0    0    1  |mux4-2-tri:85|~9~1
   -      1     -    D    27        OR2                3    1    1    0  |mux4-2-tri:85|:9
   -      2     -    B    07        OR2    s           3    0    0    1  |mux4-2-tri:86|~9~1
   -      6     -    B    07        OR2                3    1    1    0  |mux4-2-tri:86|:9
   -      3     -    B    07        OR2    s           3    0    0    1  |mux4-2-tri:87|~9~1
   -      1     -    B    07        OR2                3    1    1    0  |mux4-2-tri:87|:9
   -      5     -    B    07        OR2    s           3    0    0    1  |mux4-2-tri:88|~9~1
   -      4     -    B    07        OR2                3    1    1    0  |mux4-2-tri:88|:9
   -      1     -    B    25        OR2    s           3    0    0    1  |mux4-2-tri:89|~9~1
   -      3     -    B    25        OR2                3    1    1    0  |mux4-2-tri:89|:9
   -      7     -    B    07        OR2    s           3    0    0    1  |mux4-2-tri:90|~9~1
   -      8     -    B    07        OR2                3    1    1    0  |mux4-2-tri:90|:9
   -      4     -    B    25        OR2    s           3    0    0    1  |mux4-2-tri:91|~9~1
   -      6     -    B    25        OR2                3    1    1    0  |mux4-2-tri:91|:9
   -      7     -    B    25        OR2    s           3    0    0    1  |mux4-2-tri:92|~9~1
   -      2     -    B    25        OR2                3    1    1    0  |mux4-2-tri:92|:9
   -      2     -    E    04        OR2    s           3    0    0    1  |mux4-2-tri:93|~9~1
   -      1     -    E    04        OR2                3    1    1    0  |mux4-2-tri:93|:9
   -      4     -    E    04        OR2    s           3    0    0    1  |mux4-2-tri:94|~9~1
   -      3     -    E    04        OR2                3    1    1    0  |mux4-2-tri:94|:9
   -      5     -    E    04        OR2    s           3    0    0    1  |mux4-2-tri:95|~9~1
   -      8     -    E    04        OR2                3    1    1    0  |mux4-2-tri:95|:9
   -      3     -    D    34        OR2    s           3    0    0    1  |mux4-2-tri:96|~9~1
   -      1     -    D    34        OR2                3    1    1    0  |mux4-2-tri:96|:9
   -      5     -    D    34        OR2    s           3    0    0    1  |mux4-2-tri:97|~9~1
   -      4     -    D    34        OR2                3    1    1    0  |mux4-2-tri:97|:9
   -      7     -    D    34        OR2    s           3    0    0    1  |mux4-2-tri:98|~9~1
   -      6     -    D    34        OR2                3    1    1    0  |mux4-2-tri:98|:9
   -      2     -    A    21        OR2    s           3    0    0    1  |mux4-2-tri:99|~9~1
   -      5     -    A    21        OR2                3    1    1    0  |mux4-2-tri:99|:9
   -      7     -    F    07        OR2    s           3    0    0    1  |mux4-2-tri:100|~9~1
   -      3     -    F    07        OR2                3    1    1    0  |mux4-2-tri:100|:9
   -      8     -    D    27        OR2    s           3    0    0    1  |mux4-2-tri:101|~9~1
   -      6     -    D    27        OR2                3    1    1    0  |mux4-2-tri:101|:9
   -      8     -    B    25        OR2    s           3    0    0    1  |mux4-2-tri:102|~9~1
   -      5     -    B    25        OR2                3    1    1    0  |mux4-2-tri:102|:9
   -      7     -    E    04        OR2    s           3    0    0    1  |mux4-2-tri:103|~9~1
   -      6     -    E    04        OR2                3    1    1    0  |mux4-2-tri:103|:9
   -      8     -    D    34        OR2    s           3    0    0    1  |mux4-2-tri:104|~9~1
   -      2     -    D    34        OR2                3    1    1    0  |mux4-2-tri:104|:9
   -      4     -    A    21        OR2    s           3    0    0    1  |mux4-2-tri:105|~9~1
   -      1     -    A    21        OR2                3    1    1    0  |mux4-2-tri:105|:9
   -      6     -    A    21        OR2    s           3    0    0    1  |mux4-2-tri:106|~9~1
   -      7     -    A    21        OR2                3    1    1    0  |mux4-2-tri:106|:9
   -      8     -    A    21        OR2    s           3    0    0    1  |mux4-2-tri:107|~9~1
   -      3     -    A    21        OR2                3    1    1    0  |mux4-2-tri:107|:9
   -      4     -    C    16        OR2    s           3    0    0    1  |mux4-2-tri:108|~9~1
   -      1     -    C    16        OR2                3    1    1    0  |mux4-2-tri:108|:9
   -      5     -    C    16        OR2    s           3    0    0    1  |mux4-2-tri:109|~9~1
   -      7     -    C    16        OR2                3    1    1    0  |mux4-2-tri:109|:9
   -      6     -    C    16        OR2    s           3    0    0    1  |mux4-2-tri:110|~9~1
   -      3     -    C    16        OR2                3    1    1    0  |mux4-2-tri:110|:9
   -      8     -    C    16        OR2    s           3    0    0    1  |mux4-2-tri:111|~9~1
   -      2     -    C    16        OR2                3    1    1    0  |mux4-2-tri:111|:9
   -      1     -    F    07       AND2                2    0    0    0  |mux4-2-tri:111|:16


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:          d:\hdf\schemtechnik\shem_6\mux32-tri.rpt
mux32-tri

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       8/144(  5%)     0/ 72(  0%)     8/ 72( 11%)    5/16( 31%)      4/16( 25%)     0/16(  0%)
B:      10/144(  6%)    12/ 72( 16%)     8/ 72( 11%)    4/16( 25%)      6/16( 37%)     0/16(  0%)
C:       8/144(  5%)     8/ 72( 11%)     0/ 72(  0%)    7/16( 43%)      4/16( 25%)     0/16(  0%)
D:      15/144( 10%)     0/ 72(  0%)    12/ 72( 16%)    8/16( 50%)      3/16( 18%)     0/16(  0%)
E:      11/144(  7%)     4/ 72(  5%)     0/ 72(  0%)    7/16( 43%)      3/16( 18%)     0/16(  0%)
F:       8/144(  5%)     3/ 72(  4%)     1/ 72(  1%)    7/16( 43%)      3/16( 18%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
07:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
08:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
09:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
13:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
14:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
17:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
20:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
21:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
22:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
23:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
24:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
25:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
26:      3/24( 12%)     1/4( 25%)      2/4( 50%)       0/4(  0%)
27:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
28:      3/24( 12%)     1/4( 25%)      2/4( 50%)       0/4(  0%)
29:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
30:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
31:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
32:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
33:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
34:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
35:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
36:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:          d:\hdf\schemtechnik\shem_6\mux32-tri.rpt
mux32-tri

** EQUATIONS **

C1       : INPUT;
C2       : INPUT;
D00      : INPUT;
D01      : INPUT;
D02      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D08      : INPUT;
D09      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D18      : INPUT;
D19      : INPUT;
D20      : INPUT;
D21      : INPUT;
D22      : INPUT;
D23      : INPUT;
D24      : INPUT;
D25      : INPUT;
D26      : INPUT;
D27      : INPUT;
D28      : INPUT;
D29      : INPUT;
D30      : INPUT;
D31      : INPUT;
F00      : INPUT;
F01      : INPUT;
F02      : INPUT;
F03      : INPUT;
F04      : INPUT;
F05      : INPUT;
F06      : INPUT;
F07      : INPUT;
F08      : INPUT;
F09      : INPUT;
F10      : INPUT;
F11      : INPUT;
F12      : INPUT;
F13      : INPUT;
F14      : INPUT;
F15      : INPUT;
F16      : INPUT;
F17      : INPUT;
F18      : INPUT;
F19      : INPUT;
F20      : INPUT;
F21      : INPUT;
F22      : INPUT;
F23      : INPUT;
F24      : INPUT;
F25      : INPUT;
F26      : INPUT;
F27      : INPUT;
F28      : INPUT;
F29      : INPUT;
F30      : INPUT;
F31      : INPUT;
R00      : INPUT;
R01      : INPUT;
R02      : INPUT;
R03      : INPUT;
R04      : INPUT;
R05      : INPUT;
R06      : INPUT;
R07      : INPUT;
R08      : INPUT;
R09      : INPUT;
R10      : INPUT;
R11      : INPUT;
R12      : INPUT;
R13      : INPUT;
R14      : INPUT;
R15      : INPUT;
R16      : INPUT;
R17      : INPUT;
R18      : INPUT;
R19      : INPUT;
R20      : INPUT;
R21      : INPUT;
R22      : INPUT;
R23      : INPUT;
R24      : INPUT;
R25      : INPUT;
R26      : INPUT;
R27      : INPUT;
R28      : INPUT;
R29      : INPUT;
R30      : INPUT;
R31      : INPUT;

-- Node name is 'Q00' 
-- Equation name is 'Q00', type is output 
Q00      = TRI(_LC2_F7,  _LC1_F7);

-- Node name is 'Q01' 
-- Equation name is 'Q01', type is output 
Q01      = TRI(_LC4_F7,  _LC1_F7);

-- Node name is 'Q02' 
-- Equation name is 'Q02', type is output 
Q02      = TRI(_LC7_F28,  _LC1_F7);

-- Node name is 'Q03' 
-- Equation name is 'Q03', type is output 
Q03      = TRI(_LC2_D27,  _LC1_F7);

-- Node name is 'Q04' 
-- Equation name is 'Q04', type is output 
Q04      = TRI(_LC3_D27,  _LC1_F7);

-- Node name is 'Q05' 
-- Equation name is 'Q05', type is output 
Q05      = TRI(_LC1_D27,  _LC1_F7);

-- Node name is 'Q06' 
-- Equation name is 'Q06', type is output 
Q06      = TRI(_LC6_B7,  _LC1_F7);

-- Node name is 'Q07' 
-- Equation name is 'Q07', type is output 
Q07      = TRI(_LC1_B7,  _LC1_F7);

-- Node name is 'Q08' 
-- Equation name is 'Q08', type is output 
Q08      = TRI(_LC4_B7,  _LC1_F7);

-- Node name is 'Q09' 
-- Equation name is 'Q09', type is output 
Q09      = TRI(_LC3_B25,  _LC1_F7);

-- Node name is 'Q10' 
-- Equation name is 'Q10', type is output 
Q10      = TRI(_LC8_B7,  _LC1_F7);

-- Node name is 'Q11' 
-- Equation name is 'Q11', type is output 
Q11      = TRI(_LC6_B25,  _LC1_F7);

-- Node name is 'Q12' 
-- Equation name is 'Q12', type is output 
Q12      = TRI(_LC2_B25,  _LC1_F7);

-- Node name is 'Q13' 
-- Equation name is 'Q13', type is output 
Q13      = TRI(_LC1_E4,  _LC1_F7);

-- Node name is 'Q14' 
-- Equation name is 'Q14', type is output 
Q14      = TRI(_LC3_E4,  _LC1_F7);

-- Node name is 'Q15' 
-- Equation name is 'Q15', type is output 
Q15      = TRI(_LC8_E4,  _LC1_F7);

-- Node name is 'Q16' 
-- Equation name is 'Q16', type is output 
Q16      = TRI(_LC1_D34,  _LC1_F7);

-- Node name is 'Q17' 
-- Equation name is 'Q17', type is output 
Q17      = TRI(_LC4_D34,  _LC1_F7);

-- Node name is 'Q18' 
-- Equation name is 'Q18', type is output 
Q18      = TRI(_LC6_D34,  _LC1_F7);

-- Node name is 'Q19' 
-- Equation name is 'Q19', type is output 
Q19      = TRI(_LC5_A21,  _LC1_F7);

-- Node name is 'Q20' 
-- Equation name is 'Q20', type is output 
Q20      = TRI(_LC3_F7,  _LC1_F7);

-- Node name is 'Q21' 
-- Equation name is 'Q21', type is output 
Q21      = TRI(_LC6_D27,  _LC1_F7);

-- Node name is 'Q22' 
-- Equation name is 'Q22', type is output 
Q22      = TRI(_LC5_B25,  _LC1_F7);

-- Node name is 'Q23' 
-- Equation name is 'Q23', type is output 
Q23      = TRI(_LC6_E4,  _LC1_F7);

-- Node name is 'Q24' 
-- Equation name is 'Q24', type is output 
Q24      = TRI(_LC2_D34,  _LC1_F7);

-- Node name is 'Q25' 
-- Equation name is 'Q25', type is output 
Q25      = TRI(_LC1_A21,  _LC1_F7);

-- Node name is 'Q26' 
-- Equation name is 'Q26', type is output 
Q26      = TRI(_LC7_A21,  _LC1_F7);

-- Node name is 'Q27' 
-- Equation name is 'Q27', type is output 
Q27      = TRI(_LC3_A21,  _LC1_F7);

-- Node name is 'Q28' 
-- Equation name is 'Q28', type is output 
Q28      = TRI(_LC1_C16,  _LC1_F7);

-- Node name is 'Q29' 
-- Equation name is 'Q29', type is output 
Q29      = TRI(_LC7_C16,  _LC1_F7);

-- Node name is 'Q30' 
-- Equation name is 'Q30', type is output 
Q30      = TRI(_LC3_C16,  _LC1_F7);

-- Node name is 'Q31' 
-- Equation name is 'Q31', type is output 
Q31      = TRI(_LC2_C16,  _LC1_F7);

-- Node name is '|mux4-2-tri:80|~9~1' 
-- Equation name is '_LC5_F7', type is buried 
-- synthesized logic cell 
_LC5_F7  = LCELL( _EQ001);
  _EQ001 =  C1 &  D00
         # !C1 &  R00;

-- Node name is '|mux4-2-tri:80|:9' 
-- Equation name is '_LC2_F7', type is buried 
_LC2_F7  = LCELL( _EQ002);
  _EQ002 = !C2 &  _LC5_F7
         # !C1 &  C2 &  F00;

-- Node name is '|mux4-2-tri:81|~9~1' 
-- Equation name is '_LC6_F7', type is buried 
-- synthesized logic cell 
_LC6_F7  = LCELL( _EQ003);
  _EQ003 =  C1 &  D01
         # !C1 &  R01;

-- Node name is '|mux4-2-tri:81|:9' 
-- Equation name is '_LC4_F7', type is buried 
_LC4_F7  = LCELL( _EQ004);
  _EQ004 = !C2 &  _LC6_F7
         # !C1 &  C2 &  F01;

-- Node name is '|mux4-2-tri:82|~9~1' 
-- Equation name is '_LC1_F28', type is buried 
-- synthesized logic cell 
_LC1_F28 = LCELL( _EQ005);
  _EQ005 =  C1 &  D02
         # !C1 &  R02;

-- Node name is '|mux4-2-tri:82|:9' 
-- Equation name is '_LC7_F28', type is buried 
_LC7_F28 = LCELL( _EQ006);
  _EQ006 = !C2 &  _LC1_F28
         # !C1 &  C2 &  F02;

-- Node name is '|mux4-2-tri:83|~9~1' 
-- Equation name is '_LC4_D27', type is buried 
-- synthesized logic cell 
_LC4_D27 = LCELL( _EQ007);
  _EQ007 =  C1 &  D03
         # !C1 &  R03;

-- Node name is '|mux4-2-tri:83|:9' 
-- Equation name is '_LC2_D27', type is buried 
_LC2_D27 = LCELL( _EQ008);
  _EQ008 = !C2 &  _LC4_D27
         # !C1 &  C2 &  F03;

-- Node name is '|mux4-2-tri:84|~9~1' 
-- Equation name is '_LC5_D27', type is buried 
-- synthesized logic cell 
_LC5_D27 = LCELL( _EQ009);
  _EQ009 =  C1 &  D04
         # !C1 &  R04;

-- Node name is '|mux4-2-tri:84|:9' 
-- Equation name is '_LC3_D27', type is buried 
_LC3_D27 = LCELL( _EQ010);
  _EQ010 = !C2 &  _LC5_D27
         # !C1 &  C2 &  F04;

-- Node name is '|mux4-2-tri:85|~9~1' 
-- Equation name is '_LC7_D27', type is buried 
-- synthesized logic cell 
_LC7_D27 = LCELL( _EQ011);
  _EQ011 =  C1 &  D05
         # !C1 &  R05;

-- Node name is '|mux4-2-tri:85|:9' 
-- Equation name is '_LC1_D27', type is buried 
_LC1_D27 = LCELL( _EQ012);
  _EQ012 = !C2 &  _LC7_D27
         # !C1 &  C2 &  F05;

-- Node name is '|mux4-2-tri:86|~9~1' 
-- Equation name is '_LC2_B7', type is buried 
-- synthesized logic cell 
_LC2_B7  = LCELL( _EQ013);
  _EQ013 =  C1 &  D06
         # !C1 &  R06;

-- Node name is '|mux4-2-tri:86|:9' 
-- Equation name is '_LC6_B7', type is buried 
_LC6_B7  = LCELL( _EQ014);
  _EQ014 = !C2 &  _LC2_B7
         # !C1 &  C2 &  F06;

-- Node name is '|mux4-2-tri:87|~9~1' 
-- Equation name is '_LC3_B7', type is buried 
-- synthesized logic cell 
_LC3_B7  = LCELL( _EQ015);
  _EQ015 =  C1 &  D07
         # !C1 &  R07;

-- Node name is '|mux4-2-tri:87|:9' 
-- Equation name is '_LC1_B7', type is buried 
_LC1_B7  = LCELL( _EQ016);
  _EQ016 = !C2 &  _LC3_B7
         # !C1 &  C2 &  F07;

-- Node name is '|mux4-2-tri:88|~9~1' 
-- Equation name is '_LC5_B7', type is buried 
-- synthesized logic cell 
_LC5_B7  = LCELL( _EQ017);
  _EQ017 =  C1 &  D08
         # !C1 &  R08;

-- Node name is '|mux4-2-tri:88|:9' 
-- Equation name is '_LC4_B7', type is buried 
_LC4_B7  = LCELL( _EQ018);
  _EQ018 = !C2 &  _LC5_B7
         # !C1 &  C2 &  F08;

-- Node name is '|mux4-2-tri:89|~9~1' 
-- Equation name is '_LC1_B25', type is buried 
-- synthesized logic cell 
_LC1_B25 = LCELL( _EQ019);
  _EQ019 =  C1 &  D09
         # !C1 &  R09;

-- Node name is '|mux4-2-tri:89|:9' 
-- Equation name is '_LC3_B25', type is buried 
_LC3_B25 = LCELL( _EQ020);
  _EQ020 = !C2 &  _LC1_B25
         # !C1 &  C2 &  F09;

-- Node name is '|mux4-2-tri:90|~9~1' 
-- Equation name is '_LC7_B7', type is buried 
-- synthesized logic cell 
_LC7_B7  = LCELL( _EQ021);
  _EQ021 =  C1 &  D10
         # !C1 &  R10;

-- Node name is '|mux4-2-tri:90|:9' 
-- Equation name is '_LC8_B7', type is buried 
_LC8_B7  = LCELL( _EQ022);
  _EQ022 = !C2 &  _LC7_B7
         # !C1 &  C2 &  F10;

-- Node name is '|mux4-2-tri:91|~9~1' 
-- Equation name is '_LC4_B25', type is buried 
-- synthesized logic cell 
_LC4_B25 = LCELL( _EQ023);
  _EQ023 =  C1 &  D11
         # !C1 &  R11;

-- Node name is '|mux4-2-tri:91|:9' 
-- Equation name is '_LC6_B25', type is buried 
_LC6_B25 = LCELL( _EQ024);
  _EQ024 = !C2 &  _LC4_B25
         # !C1 &  C2 &  F11;

-- Node name is '|mux4-2-tri:92|~9~1' 
-- Equation name is '_LC7_B25', type is buried 
-- synthesized logic cell 
_LC7_B25 = LCELL( _EQ025);
  _EQ025 =  C1 &  D12
         # !C1 &  R12;

-- Node name is '|mux4-2-tri:92|:9' 
-- Equation name is '_LC2_B25', type is buried 
_LC2_B25 = LCELL( _EQ026);
  _EQ026 = !C2 &  _LC7_B25
         # !C1 &  C2 &  F12;

-- Node name is '|mux4-2-tri:93|~9~1' 
-- Equation name is '_LC2_E4', type is buried 
-- synthesized logic cell 
_LC2_E4  = LCELL( _EQ027);
  _EQ027 =  C1 &  D13
         # !C1 &  R13;

-- Node name is '|mux4-2-tri:93|:9' 
-- Equation name is '_LC1_E4', type is buried 
_LC1_E4  = LCELL( _EQ028);
  _EQ028 = !C2 &  _LC2_E4
         # !C1 &  C2 &  F13;

-- Node name is '|mux4-2-tri:94|~9~1' 
-- Equation name is '_LC4_E4', type is buried 
-- synthesized logic cell 
_LC4_E4  = LCELL( _EQ029);
  _EQ029 =  C1 &  D14
         # !C1 &  R14;

-- Node name is '|mux4-2-tri:94|:9' 
-- Equation name is '_LC3_E4', type is buried 
_LC3_E4  = LCELL( _EQ030);
  _EQ030 = !C2 &  _LC4_E4
         # !C1 &  C2 &  F14;

-- Node name is '|mux4-2-tri:95|~9~1' 
-- Equation name is '_LC5_E4', type is buried 
-- synthesized logic cell 
_LC5_E4  = LCELL( _EQ031);
  _EQ031 =  C1 &  D15
         # !C1 &  R15;

-- Node name is '|mux4-2-tri:95|:9' 
-- Equation name is '_LC8_E4', type is buried 
_LC8_E4  = LCELL( _EQ032);
  _EQ032 = !C2 &  _LC5_E4
         # !C1 &  C2 &  F15;

-- Node name is '|mux4-2-tri:96|~9~1' 
-- Equation name is '_LC3_D34', type is buried 
-- synthesized logic cell 
_LC3_D34 = LCELL( _EQ033);
  _EQ033 =  C1 &  D16
         # !C1 &  R16;

-- Node name is '|mux4-2-tri:96|:9' 
-- Equation name is '_LC1_D34', type is buried 
_LC1_D34 = LCELL( _EQ034);
  _EQ034 = !C2 &  _LC3_D34
         # !C1 &  C2 &  F16;

-- Node name is '|mux4-2-tri:97|~9~1' 
-- Equation name is '_LC5_D34', type is buried 
-- synthesized logic cell 
_LC5_D34 = LCELL( _EQ035);
  _EQ035 =  C1 &  D17
         # !C1 &  R17;

-- Node name is '|mux4-2-tri:97|:9' 
-- Equation name is '_LC4_D34', type is buried 
_LC4_D34 = LCELL( _EQ036);
  _EQ036 = !C2 &  _LC5_D34
         # !C1 &  C2 &  F17;

-- Node name is '|mux4-2-tri:98|~9~1' 
-- Equation name is '_LC7_D34', type is buried 
-- synthesized logic cell 
_LC7_D34 = LCELL( _EQ037);
  _EQ037 =  C1 &  D18
         # !C1 &  R18;

-- Node name is '|mux4-2-tri:98|:9' 
-- Equation name is '_LC6_D34', type is buried 
_LC6_D34 = LCELL( _EQ038);
  _EQ038 = !C2 &  _LC7_D34
         # !C1 &  C2 &  F18;

-- Node name is '|mux4-2-tri:99|~9~1' 
-- Equation name is '_LC2_A21', type is buried 
-- synthesized logic cell 
_LC2_A21 = LCELL( _EQ039);
  _EQ039 =  C1 &  D19
         # !C1 &  R19;

-- Node name is '|mux4-2-tri:99|:9' 
-- Equation name is '_LC5_A21', type is buried 
_LC5_A21 = LCELL( _EQ040);
  _EQ040 = !C2 &  _LC2_A21
         # !C1 &  C2 &  F19;

-- Node name is '|mux4-2-tri:100|~9~1' 
-- Equation name is '_LC7_F7', type is buried 
-- synthesized logic cell 
_LC7_F7  = LCELL( _EQ041);
  _EQ041 =  C1 &  D20
         # !C1 &  R20;

-- Node name is '|mux4-2-tri:100|:9' 
-- Equation name is '_LC3_F7', type is buried 
_LC3_F7  = LCELL( _EQ042);
  _EQ042 = !C2 &  _LC7_F7
         # !C1 &  C2 &  F20;

-- Node name is '|mux4-2-tri:101|~9~1' 
-- Equation name is '_LC8_D27', type is buried 
-- synthesized logic cell 
_LC8_D27 = LCELL( _EQ043);
  _EQ043 =  C1 &  D21
         # !C1 &  R21;

-- Node name is '|mux4-2-tri:101|:9' 
-- Equation name is '_LC6_D27', type is buried 
_LC6_D27 = LCELL( _EQ044);
  _EQ044 = !C2 &  _LC8_D27
         # !C1 &  C2 &  F21;

-- Node name is '|mux4-2-tri:102|~9~1' 
-- Equation name is '_LC8_B25', type is buried 
-- synthesized logic cell 
_LC8_B25 = LCELL( _EQ045);
  _EQ045 =  C1 &  D22
         # !C1 &  R22;

-- Node name is '|mux4-2-tri:102|:9' 
-- Equation name is '_LC5_B25', type is buried 
_LC5_B25 = LCELL( _EQ046);
  _EQ046 = !C2 &  _LC8_B25
         # !C1 &  C2 &  F22;

-- Node name is '|mux4-2-tri:103|~9~1' 
-- Equation name is '_LC7_E4', type is buried 
-- synthesized logic cell 
_LC7_E4  = LCELL( _EQ047);
  _EQ047 =  C1 &  D23
         # !C1 &  R23;

-- Node name is '|mux4-2-tri:103|:9' 
-- Equation name is '_LC6_E4', type is buried 
_LC6_E4  = LCELL( _EQ048);
  _EQ048 = !C2 &  _LC7_E4
         # !C1 &  C2 &  F23;

-- Node name is '|mux4-2-tri:104|~9~1' 
-- Equation name is '_LC8_D34', type is buried 
-- synthesized logic cell 
_LC8_D34 = LCELL( _EQ049);
  _EQ049 =  C1 &  D24
         # !C1 &  R24;

-- Node name is '|mux4-2-tri:104|:9' 
-- Equation name is '_LC2_D34', type is buried 
_LC2_D34 = LCELL( _EQ050);
  _EQ050 = !C2 &  _LC8_D34
         # !C1 &  C2 &  F24;

-- Node name is '|mux4-2-tri:105|~9~1' 
-- Equation name is '_LC4_A21', type is buried 
-- synthesized logic cell 
_LC4_A21 = LCELL( _EQ051);
  _EQ051 =  C1 &  D25
         # !C1 &  R25;

-- Node name is '|mux4-2-tri:105|:9' 
-- Equation name is '_LC1_A21', type is buried 
_LC1_A21 = LCELL( _EQ052);
  _EQ052 = !C2 &  _LC4_A21
         # !C1 &  C2 &  F25;

-- Node name is '|mux4-2-tri:106|~9~1' 
-- Equation name is '_LC6_A21', type is buried 
-- synthesized logic cell 
_LC6_A21 = LCELL( _EQ053);
  _EQ053 =  C1 &  D26
         # !C1 &  R26;

-- Node name is '|mux4-2-tri:106|:9' 
-- Equation name is '_LC7_A21', type is buried 
_LC7_A21 = LCELL( _EQ054);
  _EQ054 = !C2 &  _LC6_A21
         # !C1 &  C2 &  F26;

-- Node name is '|mux4-2-tri:107|~9~1' 
-- Equation name is '_LC8_A21', type is buried 
-- synthesized logic cell 
_LC8_A21 = LCELL( _EQ055);
  _EQ055 =  C1 &  D27
         # !C1 &  R27;

-- Node name is '|mux4-2-tri:107|:9' 
-- Equation name is '_LC3_A21', type is buried 
_LC3_A21 = LCELL( _EQ056);
  _EQ056 = !C2 &  _LC8_A21
         # !C1 &  C2 &  F27;

-- Node name is '|mux4-2-tri:108|~9~1' 
-- Equation name is '_LC4_C16', type is buried 
-- synthesized logic cell 
_LC4_C16 = LCELL( _EQ057);
  _EQ057 =  C1 &  D28
         # !C1 &  R28;

-- Node name is '|mux4-2-tri:108|:9' 
-- Equation name is '_LC1_C16', type is buried 
_LC1_C16 = LCELL( _EQ058);
  _EQ058 = !C2 &  _LC4_C16
         # !C1 &  C2 &  F28;

-- Node name is '|mux4-2-tri:109|~9~1' 
-- Equation name is '_LC5_C16', type is buried 
-- synthesized logic cell 
_LC5_C16 = LCELL( _EQ059);
  _EQ059 =  C1 &  D29
         # !C1 &  R29;

-- Node name is '|mux4-2-tri:109|:9' 
-- Equation name is '_LC7_C16', type is buried 
_LC7_C16 = LCELL( _EQ060);
  _EQ060 = !C2 &  _LC5_C16
         # !C1 &  C2 &  F29;

-- Node name is '|mux4-2-tri:110|~9~1' 
-- Equation name is '_LC6_C16', type is buried 
-- synthesized logic cell 
_LC6_C16 = LCELL( _EQ061);
  _EQ061 =  C1 &  D30
         # !C1 &  R30;

-- Node name is '|mux4-2-tri:110|:9' 
-- Equation name is '_LC3_C16', type is buried 
_LC3_C16 = LCELL( _EQ062);
  _EQ062 = !C2 &  _LC6_C16
         # !C1 &  C2 &  F30;

-- Node name is '|mux4-2-tri:111|~9~1' 
-- Equation name is '_LC8_C16', type is buried 
-- synthesized logic cell 
_LC8_C16 = LCELL( _EQ063);
  _EQ063 =  C1 &  D31
         # !C1 &  R31;

-- Node name is '|mux4-2-tri:111|:9' 
-- Equation name is '_LC2_C16', type is buried 
_LC2_C16 = LCELL( _EQ064);
  _EQ064 = !C2 &  _LC8_C16
         # !C1 &  C2 &  F31;

-- Node name is '|mux4-2-tri:111|:16' 
-- Equation name is '_LC1_F7', type is buried 
_LC1_F7  = LCELL( _EQ065);
  _EQ065 =  C1 &  C2;



Project Information                   d:\hdf\schemtechnik\shem_6\mux32-tri.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10KE' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:04


Memory Allocated
-----------------

Peak memory allocated during compilation  = 21,783K
