<h1>core.simd</h1>  <p>Builtin SIMD intrinsics </p>
<dl>
<dt>Source</dt>
<dd> <a href="https://github.com/dlang/druntime/blob/master/src/core/simd.d">core/simd.d</a> </dd>
</dl> <dl>
<dt>License:</dt>
<dd>
<a href="http://www.boost.org/LICENSE_1_0.txt">Boost License 1.0</a>. </dd>
</dl> <dl>
<dt>Authors:</dt>
<dd>
<a href="http://digitalmars.com">Walter Bright</a>,</dd>
</dl> <dl>
<dt class="d_decl" id="Vector">template <strong id="Vector">Vector</strong>(T)</dt> <dd>
<p>Create a vector type. </p>
<dl>
<dt>Parameters</dt>
<dd> T = one of double[2], float[4], void[16], byte[16], ubyte[16], short[8], ushort[8], int[4], uint[4], long[2], ulong[2]. For 256 bit vectors, one of double[4], float[8], void[32], byte[32], ubyte[32], short[16], ushort[16], int[8], uint[8], long[4], ulong[4]</dd>
</dl> </dd> <dt class="d_decl" id="void16">alias <strong id="void16">void16</strong> = __vector(void[16]); </dt>  <dt class="d_decl" id="double2">alias <strong id="double2">double2</strong> = __vector(double[2]); </dt>  <dt class="d_decl" id="float4">alias <strong id="float4">float4</strong> = __vector(float[4]); </dt>  <dt class="d_decl" id="byte16">alias <strong id="byte16">byte16</strong> = __vector(byte[16]); </dt>  <dt class="d_decl" id="ubyte16">alias <strong id="ubyte16">ubyte16</strong> = __vector(ubyte[16]); </dt>  <dt class="d_decl" id="short8">alias <strong id="short8">short8</strong> = __vector(short[8]); </dt>  <dt class="d_decl" id="ushort8">alias <strong id="ushort8">ushort8</strong> = __vector(ushort[8]); </dt>  <dt class="d_decl" id="int4">alias <strong id="int4">int4</strong> = __vector(int[4]); </dt>  <dt class="d_decl" id="uint4">alias <strong id="uint4">uint4</strong> = __vector(uint[4]); </dt>  <dt class="d_decl" id="long2">alias <strong id="long2">long2</strong> = __vector(long[2]); </dt>  <dt class="d_decl" id="ulong2">alias <strong id="ulong2">ulong2</strong> = __vector(ulong[2]); </dt>  <dt class="d_decl" id="XMM">enum <strong id="XMM">XMM</strong>: int; </dt> <dd>
<p>XMM opcodes that conform to the following: </p>
<p>opcode xmm1,xmm2/mem <br><br> and do not have side effects (i.e. do not write to memory).</p> </dd> <dt class="d_decl" id="__simd">pure nothrow @nogc @safe void16 <strong id="__simd">__simd</strong>(XMM opcode, void16 op1, void16 op2); </dt> <dd>
<p>Generate two operand instruction with XMM 128 bit operands. </p>
<p>This is a compiler magic function - it doesn't behave like regular D functions. </p> <dl>
<dt>Parameters</dt>
<dd> opcode = any of the XMM opcodes; it must be a compile time constant op1 = first operand op2 = second operand </dd>
</dl> <dl>
<dt>Returns:</dt>
<dd>result of opcode</dd>
</dl> <dl>
<dt>Examples:</dt>
<dd>
<pre data-language="d">float4 a;
a = cast(float4)__simd(XMM.PXOR, a, a);
</pre> </dd>
</dl> </dd> <dt class="d_decl" id="__simd.2">pure nothrow @nogc @safe void16 <strong id="__simd">__simd</strong>(XMM opcode, void16 op1); </dt> <dd>
<p>Unary SIMD instructions.</p> </dd> <dt class="d_decl" id="__simd.3">pure nothrow @nogc @safe void16 <strong id="__simd">__simd</strong>(XMM opcode, double d); </dt>  <dt class="d_decl" id="__simd.4">pure nothrow @nogc @safe void16 <strong id="__simd">__simd</strong>(XMM opcode, float f); </dt> <dd>
<dl>
<dt>Examples:</dt>
<dd>
<pre data-language="d">float4 a;
a = cast(float4)__simd(XMM.LODSS, a);
</pre> </dd>
</dl> </dd> <dt class="d_decl" id="__simd.5">pure nothrow @nogc @safe void16 <strong id="__simd">__simd</strong>(XMM opcode, void16 op1, void16 op2, ubyte imm8); </dt> <dd>
<p>For instructions: CMPPD, CMPSS, CMPSD, CMPPS, PSHUFD, PSHUFHW, PSHUFLW, BLENDPD, BLENDPS, DPPD, DPPS, MPSADBW, PBLENDW, ROUNDPD, ROUNDPS, ROUNDSD, ROUNDSS </p>
<dl>
<dt>Parameters</dt>
<dd> opcode = any of the above XMM opcodes; it must be a compile time constant op1 = first operand op2 = second operand imm8 = third operand; must be a compile time constant </dd>
</dl> <dl>
<dt>Returns:</dt>
<dd>result of opcode</dd>
</dl> <dl>
<dt>Examples:</dt>
<dd>
<pre data-language="d">float4 a;
a = cast(float4)__simd(XMM.CMPPD, a, a, 0x7A);
</pre> </dd>
</dl> </dd> <dt class="d_decl" id="__simd_ib">pure nothrow @nogc @safe void16 <strong id="__simd_ib">__simd_ib</strong>(XMM opcode, void16 op1, ubyte imm8); </dt> <dd>
<p>For instructions with the imm8 version: PSLLD, PSLLQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLQ, PSRLW, PSRLDQ, PSLLDQ </p>
<dl>
<dt>Parameters</dt>
<dd> opcode = any of the XMM opcodes; it must be a compile time constant op1 = first operand imm8 = second operand; must be a compile time constant </dd>
</dl> <dl>
<dt>Returns:</dt>
<dd>result of opcode</dd>
</dl> <dl>
<dt>Examples:</dt>
<dd>
<pre data-language="d">float4 a;
a = cast(float4) __simd_ib(XMM.PSRLQ, a, 0x7A);
</pre> </dd>
</dl> </dd> <dt class="d_decl" id="__simd_sto">pure nothrow @nogc @safe void16 <strong id="__simd_sto">__simd_sto</strong>(XMM opcode, void16 op1, void16 op2); </dt> <dd>
<p>For "store" operations of the form: op1 op= op2 </p>
<dl>
<dt>Returns:</dt>
<dd>op2 These cannot be marked as pure, as semantic() doesn't check them.</dd>
</dl> </dd> <dt class="d_decl" id="__simd_sto.2">pure nothrow @nogc @safe void16 <strong id="__simd_sto">__simd_sto</strong>(XMM opcode, double op1, void16 op2); </dt>  <dt class="d_decl" id="__simd_sto.3">pure nothrow @nogc @safe void16 <strong id="__simd_sto">__simd_sto</strong>(XMM opcode, float op1, void16 op2); </dt> <dd>
<dl>
<dt>Examples:</dt>
<dd>
<pre data-language="d">void16 a;
float f = 1;
double d = 1;

cast(void)__simd_sto(XMM.STOUPS, a, a);
cast(void)__simd_sto(XMM.STOUPS, f, a);
cast(void)__simd_sto(XMM.STOUPS, d, a);
</pre> </dd>
</dl> </dd> <dt class="d_decl" id="prefetch">void <strong id="prefetch">prefetch</strong>(bool writeFetch, ubyte locality)(const(void)* address); </dt> <dd>
<p>Emit prefetch instruction. </p>
<dl>
<dt>Parameters:</dt>
<dd><table>
<tr>
<td>const(void)* <code>address</code>
</td> <td>address to be prefetched</td>
</tr> <tr>
<td>writeFetch</td> <td>true for write fetch, false for read fetch</td>
</tr> <tr>
<td>locality</td> <td>0..3 (0 meaning least local, 3 meaning most local)</td>
</tr> </table></dd>
</dl> <dl>
<dt>Note</dt>
<dd> The Intel mappings are: </dd>
</dl>
<table>

<tr>
<th class="donthyphenate"><b>writeFetch</b></th>
<th class="donthyphenate"><b>locality</b></th>
<th class="donthyphenate"><b>Instruction</b></th>
</tr> <tr>
<td>false</td>
<td>0</td>
<td>prefetchnta</td>
</tr> <tr>
<td>false</td>
<td>1</td>
<td>prefetch2</td>
</tr> <tr>
<td>false</td>
<td>2</td>
<td>prefetch1</td>
</tr> <tr>
<td>false</td>
<td>3</td>
<td>prefetch0</td>
</tr> <tr>
<td>true</td>
<td>0</td>
<td>prefetchw</td>
</tr> <tr>
<td>true</td>
<td>1</td>
<td>prefetchw</td>
</tr> <tr>
<td>true</td>
<td>2</td>
<td>prefetchw</td>
</tr> <tr>
<td>true</td>
<td>3</td>
<td>prefetchw</td>
</tr> </table> </dd> <dt class="d_decl" id="loadUnaligned">V <strong id="loadUnaligned">loadUnaligned</strong>(V)(const V* p)<br><small>  Constraints: if (is(V == void16) || is(V == byte16) || is(V == ubyte16) || is(V == short8) || is(V == ushort8) || is(V == int4) || is(V == uint4) || is(V == long2) || is(V == ulong2) || is(V == double2) || is(V == float4)); </small>
</dt> <dd>
<p>Load unaligned vector from address. This is a compiler intrinsic. </p>
<dl>
<dt>Parameters:</dt>
<dd><table>
<tr>
<td>V* <code>p</code>
</td> <td>pointer to vector</td>
</tr> </table></dd>
</dl> <dl>
<dt>Returns:</dt>
<dd>vector</dd>
</dl> </dd> <dt class="d_decl" id="storeUnaligned">V <strong id="storeUnaligned">storeUnaligned</strong>(V)(V* p, V value)<br><small>  Constraints: if (is(V == void16) || is(V == byte16) || is(V == ubyte16) || is(V == short8) || is(V == ushort8) || is(V == int4) || is(V == uint4) || is(V == long2) || is(V == ulong2) || is(V == double2) || is(V == float4)); </small>
</dt> <dd>
<p>Store vector to unaligned address. This is a compiler intrinsic. </p>
<dl>
<dt>Parameters:</dt>
<dd><table>
<tr>
<td>V* <code>p</code>
</td> <td>pointer to vector</td>
</tr> <tr>
<td>V <code>value</code>
</td> <td>value to store</td>
</tr> </table></dd>
</dl> <dl>
<dt>Returns:</dt>
<dd>value</dd>
</dl> </dd> </dl><div class="_attribution">
  <p class="_attribution-p">
    &copy; 1999&ndash;2021 The D Language Foundation<br>Licensed under the Boost License 1.0.<br>
    <a href="https://dlang.org/phobos/core_simd.html" class="_attribution-link">https://dlang.org/phobos/core_simd.html</a>
  </p>
</div>
