
*** Running vivado
    with args -log Differental_Phasemeter_DATA_LOGGER_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Differental_Phasemeter_DATA_LOGGER_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Differental_Phasemeter_DATA_LOGGER_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 394.863 ; gain = 82.887
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Differental_Phasemeter_DATA_LOGGER_0_0
Command: synth_design -top Differental_Phasemeter_DATA_LOGGER_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17456
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 're', assumed default net type 'wire' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:260]
INFO: [Synth 8-11241] undeclared symbol 'we', assumed default net type 'wire' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:261]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1216.367 ; gain = 407.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Differental_Phasemeter_DATA_LOGGER_0_0' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_DATA_LOGGER_0_0/synth/Differental_Phasemeter_DATA_LOGGER_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DATA_LOGGER' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIFO36E1' [E:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:39358]
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E1' (0#1) [E:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:39358]
WARNING: [Synth 8-689] width (32) of port connection 'DO' does not match port width (64) of module 'FIFO36E1' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:187]
WARNING: [Synth 8-7071] port 'DBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'DOP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'ECCPARITY' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'RDCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'RDERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'SBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'WRCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'WRERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'DIP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'INJECTDBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'INJECTSBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'REGCE' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7071] port 'RSTREG' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'FIFO36E1' has 24 connections declared, but only 11 given [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
INFO: [Synth 8-6157] synthesizing module 'FIFO36E1__parameterized0' [E:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:39358]
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E1__parameterized0' (0#1) [E:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:39358]
WARNING: [Synth 8-689] width (32) of port connection 'DO' does not match port width (64) of module 'FIFO36E1__parameterized0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:213]
WARNING: [Synth 8-7071] port 'DBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DOP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'ECCPARITY' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'SBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DIP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTDBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTSBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'REGCE' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RSTREG' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'FIFO36E1' has 24 connections declared, but only 11 given [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'DO' does not match port width (64) of module 'FIFO36E1__parameterized0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:213]
WARNING: [Synth 8-7071] port 'DBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DOP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'ECCPARITY' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'SBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DIP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTDBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTSBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'REGCE' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RSTREG' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'FIFO36E1' has 24 connections declared, but only 11 given [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'DO' does not match port width (64) of module 'FIFO36E1__parameterized0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:213]
WARNING: [Synth 8-7071] port 'DBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DOP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'ECCPARITY' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'SBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DIP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTDBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTSBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'REGCE' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RSTREG' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'FIFO36E1' has 24 connections declared, but only 11 given [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'DO' does not match port width (64) of module 'FIFO36E1__parameterized0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:213]
WARNING: [Synth 8-7071] port 'DBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DOP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'ECCPARITY' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'SBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DIP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTDBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTSBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'REGCE' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RSTREG' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'FIFO36E1' has 24 connections declared, but only 11 given [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'DO' does not match port width (64) of module 'FIFO36E1__parameterized0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:213]
WARNING: [Synth 8-7071] port 'DBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DOP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'ECCPARITY' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'SBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DIP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTDBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTSBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'REGCE' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RSTREG' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'FIFO36E1' has 24 connections declared, but only 11 given [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'DO' does not match port width (64) of module 'FIFO36E1__parameterized0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:213]
WARNING: [Synth 8-7071] port 'DBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DOP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'ECCPARITY' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'SBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DIP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTDBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'INJECTSBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'REGCE' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RSTREG' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'FIFO36E1' has 24 connections declared, but only 11 given [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'DO' does not match port width (64) of module 'FIFO36E1__parameterized0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:213]
WARNING: [Synth 8-7071] port 'DBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DOP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'ECCPARITY' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'RDERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'SBITERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRCOUNT' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'WRERR' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-7071] port 'DIP' of module 'FIFO36E1' is unconnected for instance 'fifo_0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'FIFO36E1' has 24 connections declared, but only 11 given [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'DO' does not match port width (64) of module 'FIFO36E1__parameterized0' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:213]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'FIFO36E1' has 24 connections declared, but only 11 given [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'DO' does not match port width (64) of module 'FIFO36E1' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:187]
WARNING: [Synth 8-7023] instance 'fifo_0' of module 'FIFO36E1' has 24 connections declared, but only 11 given [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:186]
INFO: [Synth 8-6155] done synthesizing module 'DATA_LOGGER' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Differental_Phasemeter_DATA_LOGGER_0_0' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_DATA_LOGGER_0_0/synth/Differental_Phasemeter_DATA_LOGGER_0_0.v:53]
WARNING: [Synth 8-3848] Net m_axis_S2MMD_tdata in module/entity DATA_LOGGER does not have driver. [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:35]
WARNING: [Synth 8-3848] Net m_axis_S2MMD_tvalid in module/entity DATA_LOGGER does not have driver. [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:36]
WARNING: [Synth 8-3848] Net m_axis_S2MMD_tlast in module/entity DATA_LOGGER does not have driver. [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:37]
WARNING: [Synth 8-3848] Net s_axis_CH2_tready in module/entity DATA_LOGGER does not have driver. [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logger_Core.v:51]
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[63] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[62] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[61] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[60] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[59] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[58] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[57] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[56] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[55] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[54] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[53] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[52] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[51] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[50] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[49] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[48] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[47] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[46] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[45] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[44] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[43] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[42] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[41] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[40] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[39] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[38] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[37] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[36] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[35] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[34] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[33] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[32] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[31] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[30] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[29] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[28] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[27] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[26] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[25] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[24] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[23] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[22] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[21] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[20] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[19] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[18] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[17] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[16] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[15] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[14] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[13] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[12] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[11] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[10] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[9] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[8] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[7] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[6] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[5] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[4] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[3] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[2] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[1] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tdata[0] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tvalid in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tlast in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tready in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_S2MMD_tready in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[31] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[30] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[29] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[28] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[27] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[26] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[25] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[24] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[23] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[22] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[21] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[20] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[19] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[18] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[17] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[16] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[15] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[14] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[13] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[12] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[11] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[10] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[9] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[8] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[7] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[6] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[5] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[4] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[3] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[2] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[1] in module DATA_LOGGER is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_CH2_tdata[0] in module DATA_LOGGER is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.629 ; gain = 503.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.629 ; gain = 503.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1312.629 ; gain = 503.652
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1312.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1354.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1354.195 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    20|
|2     |FIFO36E1 |    10|
|4     |LUT1     |     1|
|5     |LUT2     |    11|
|6     |LUT3     |    34|
|7     |LUT4     |     1|
|8     |LUT5     |    49|
|9     |LUT6     |    12|
|10    |MUXF7    |     4|
|11    |MUXF8    |     2|
|12    |FDCE     |   113|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1354.195 ; gain = 545.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1354.195 ; gain = 503.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1354.195 ; gain = 545.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1354.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1354.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 458b9551
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 1354.195 ; gain = 923.723
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/Differental_Phasemeter_DATA_LOGGER_0_0_synth_1/Differental_Phasemeter_DATA_LOGGER_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Differental_Phasemeter_DATA_LOGGER_0_0, cache-ID = 3b16bb8f9df32917
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/Differental_Phasemeter_DATA_LOGGER_0_0_synth_1/Differental_Phasemeter_DATA_LOGGER_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Differental_Phasemeter_DATA_LOGGER_0_0_utilization_synth.rpt -pb Differental_Phasemeter_DATA_LOGGER_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 21:40:36 2023...
