Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb 10 18:40:46 2023
| Host         : HC-R7000 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file src_timing_summary_routed.rpt -rpx src_timing_summary_routed.rpx -warn_on_violation
| Design       : src
| Device       : 7z015-clg485
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: hdmi_image_gen/vs_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.421        0.000                      0                  317        0.153        0.000                      0                  317        2.868        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk             {0.000 10.000}       20.000          50.000          
  clk_out1_sys_clk  {0.000 5.000}        10.000          100.000         
  clk_out2_sys_clk  {0.000 3.368}        6.737           148.438         
  clkfbout_sys_clk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out1_sys_clk        5.372        0.000                      0                  203        0.153        0.000                      0                  203        4.500        0.000                       0                   127  
  clk_out2_sys_clk        1.421        0.000                      0                  114        0.186        0.000                      0                  114        2.868        0.000                       0                    55  
  clkfbout_sys_clk                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.768ns (19.147%)  route 3.243ns (80.853%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 9.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.530    -0.420    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X100Y95        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDRE (Prop_fdre_C_Q)         0.433     0.013 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=16, routed)          0.966     0.979    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/out[0]
    SLICE_X100Y93        LUT6 (Prop_lut6_I1_O)        0.105     1.084 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4/O
                         net (fo=2, routed)           0.695     1.778    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4_n_0
    SLICE_X100Y93        LUT6 (Prop_lut6_I0_O)        0.105     1.883 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2/O
                         net (fo=8, routed)           0.740     2.624    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state
    SLICE_X100Y95        LUT3 (Prop_lut3_I0_O)        0.125     2.749 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.842     3.591    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_3
    SLICE_X99Y95         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    Y14                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.402    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138     6.264 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     7.656    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.733 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.367     9.101    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X99Y95         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism              0.451     9.552    
                         clock uncertainty           -0.078     9.474    
    SLICE_X99Y95         FDRE (Setup_fdre_C_R)       -0.511     8.963    i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.768ns (20.254%)  route 3.024ns (79.746%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 9.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.530    -0.420    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X100Y95        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDRE (Prop_fdre_C_Q)         0.433     0.013 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=16, routed)          0.966     0.979    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/out[0]
    SLICE_X100Y93        LUT6 (Prop_lut6_I1_O)        0.105     1.084 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4/O
                         net (fo=2, routed)           0.695     1.778    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4_n_0
    SLICE_X100Y93        LUT6 (Prop_lut6_I0_O)        0.105     1.883 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2/O
                         net (fo=8, routed)           0.740     2.624    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state
    SLICE_X100Y95        LUT3 (Prop_lut3_I0_O)        0.125     2.749 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.623     3.372    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_3
    SLICE_X99Y93         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    Y14                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.402    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138     6.264 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     7.656    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.733 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.367     9.101    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X99Y93         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/C
                         clock pessimism              0.451     9.552    
                         clock uncertainty           -0.078     9.474    
    SLICE_X99Y93         FDRE (Setup_fdre_C_R)       -0.511     8.963    i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.768ns (20.254%)  route 3.024ns (79.746%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 9.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.530    -0.420    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X100Y95        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDRE (Prop_fdre_C_Q)         0.433     0.013 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=16, routed)          0.966     0.979    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/out[0]
    SLICE_X100Y93        LUT6 (Prop_lut6_I1_O)        0.105     1.084 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4/O
                         net (fo=2, routed)           0.695     1.778    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4_n_0
    SLICE_X100Y93        LUT6 (Prop_lut6_I0_O)        0.105     1.883 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2/O
                         net (fo=8, routed)           0.740     2.624    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state
    SLICE_X100Y95        LUT3 (Prop_lut3_I0_O)        0.125     2.749 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.623     3.372    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_3
    SLICE_X99Y93         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    Y14                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.402    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138     6.264 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     7.656    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.733 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.367     9.101    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X99Y93         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
                         clock pessimism              0.451     9.552    
                         clock uncertainty           -0.078     9.474    
    SLICE_X99Y93         FDRE (Setup_fdre_C_R)       -0.511     8.963    i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                          8.963    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.928ns (24.603%)  route 2.844ns (75.397%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 9.103 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.531    -0.419    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.433     0.014 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/Q
                         net (fo=3, routed)           0.791     0.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]
    SLICE_X105Y95        LUT4 (Prop_lut4_I2_O)        0.115     0.920 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.653     1.573    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X105Y96        LUT5 (Prop_lut5_I4_O)        0.275     1.848 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.353     2.202    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X105Y96        LUT6 (Prop_lut6_I0_O)        0.105     2.307 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          1.046     3.353    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    Y14                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.402    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138     6.264 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     7.656    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.733 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369     9.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/C
                         clock pessimism              0.478     9.581    
                         clock uncertainty           -0.078     9.503    
    SLICE_X104Y98        FDRE (Setup_fdre_C_R)       -0.423     9.080    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.928ns (24.603%)  route 2.844ns (75.397%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 9.103 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.531    -0.419    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.433     0.014 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/Q
                         net (fo=3, routed)           0.791     0.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]
    SLICE_X105Y95        LUT4 (Prop_lut4_I2_O)        0.115     0.920 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.653     1.573    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X105Y96        LUT5 (Prop_lut5_I4_O)        0.275     1.848 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.353     2.202    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X105Y96        LUT6 (Prop_lut6_I0_O)        0.105     2.307 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          1.046     3.353    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    Y14                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.402    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138     6.264 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     7.656    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.733 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369     9.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                         clock pessimism              0.478     9.581    
                         clock uncertainty           -0.078     9.503    
    SLICE_X104Y98        FDRE (Setup_fdre_C_R)       -0.423     9.080    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.928ns (24.603%)  route 2.844ns (75.397%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 9.103 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.531    -0.419    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.433     0.014 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/Q
                         net (fo=3, routed)           0.791     0.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]
    SLICE_X105Y95        LUT4 (Prop_lut4_I2_O)        0.115     0.920 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.653     1.573    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X105Y96        LUT5 (Prop_lut5_I4_O)        0.275     1.848 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.353     2.202    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X105Y96        LUT6 (Prop_lut6_I0_O)        0.105     2.307 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          1.046     3.353    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    Y14                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.402    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138     6.264 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     7.656    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.733 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369     9.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]/C
                         clock pessimism              0.478     9.581    
                         clock uncertainty           -0.078     9.503    
    SLICE_X104Y98        FDRE (Setup_fdre_C_R)       -0.423     9.080    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.928ns (25.449%)  route 2.719ns (74.551%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 9.103 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.531    -0.419    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.433     0.014 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/Q
                         net (fo=3, routed)           0.791     0.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]
    SLICE_X105Y95        LUT4 (Prop_lut4_I2_O)        0.115     0.920 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.653     1.573    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X105Y96        LUT5 (Prop_lut5_I4_O)        0.275     1.848 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.353     2.202    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X105Y96        LUT6 (Prop_lut6_I0_O)        0.105     2.307 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          0.921     3.228    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X104Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    Y14                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.402    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138     6.264 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     7.656    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.733 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369     9.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism              0.450     9.553    
                         clock uncertainty           -0.078     9.475    
    SLICE_X104Y97        FDRE (Setup_fdre_C_R)       -0.423     9.052    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.928ns (25.449%)  route 2.719ns (74.551%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 9.103 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.531    -0.419    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.433     0.014 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/Q
                         net (fo=3, routed)           0.791     0.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]
    SLICE_X105Y95        LUT4 (Prop_lut4_I2_O)        0.115     0.920 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.653     1.573    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X105Y96        LUT5 (Prop_lut5_I4_O)        0.275     1.848 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.353     2.202    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X105Y96        LUT6 (Prop_lut6_I0_O)        0.105     2.307 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          0.921     3.228    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X104Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    Y14                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.402    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138     6.264 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     7.656    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.733 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369     9.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism              0.450     9.553    
                         clock uncertainty           -0.078     9.475    
    SLICE_X104Y97        FDRE (Setup_fdre_C_R)       -0.423     9.052    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.928ns (25.449%)  route 2.719ns (74.551%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 9.103 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.531    -0.419    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.433     0.014 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/Q
                         net (fo=3, routed)           0.791     0.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]
    SLICE_X105Y95        LUT4 (Prop_lut4_I2_O)        0.115     0.920 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.653     1.573    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X105Y96        LUT5 (Prop_lut5_I4_O)        0.275     1.848 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.353     2.202    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X105Y96        LUT6 (Prop_lut6_I0_O)        0.105     2.307 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          0.921     3.228    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X104Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    Y14                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.402    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138     6.264 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     7.656    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.733 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369     9.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism              0.450     9.553    
                         clock uncertainty           -0.078     9.475    
    SLICE_X104Y97        FDRE (Setup_fdre_C_R)       -0.423     9.052    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.928ns (25.449%)  route 2.719ns (74.551%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 9.103 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.531    -0.419    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.433     0.014 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/Q
                         net (fo=3, routed)           0.791     0.805    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]
    SLICE_X105Y95        LUT4 (Prop_lut4_I2_O)        0.115     0.920 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5/O
                         net (fo=1, routed)           0.653     1.573    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_5_n_0
    SLICE_X105Y96        LUT5 (Prop_lut5_I4_O)        0.275     1.848 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3/O
                         net (fo=2, routed)           0.353     2.202    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_3_n_0
    SLICE_X105Y96        LUT6 (Prop_lut6_I0_O)        0.105     2.307 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=16, routed)          0.921     3.228    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X104Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    Y14                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.402    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.138     6.264 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.393     7.656    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.733 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.369     9.103    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X104Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
                         clock pessimism              0.450     9.553    
                         clock uncertainty           -0.078     9.475    
    SLICE_X104Y97        FDRE (Setup_fdre_C_R)       -0.423     9.052    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.617    -0.509    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X105Y98        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.270    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[0]
    SLICE_X103Y98        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.890    -0.745    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X103Y98        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                         clock pessimism              0.252    -0.493    
    SLICE_X103Y98        FDSE (Hold_fdse_C_D)         0.070    -0.423    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.014%)  route 0.109ns (36.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.613    -0.513    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X101Y90        FDPE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y90        FDPE (Prop_fdpe_C_Q)         0.141    -0.372 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/Q
                         net (fo=13, routed)          0.109    -0.263    i2c_config_m0/i2c_master_top_m0/byte_controller/out[0]
    SLICE_X100Y90        LUT6 (Prop_lut6_I4_O)        0.045    -0.218 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    i2c_config_m0/i2c_master_top_m0/byte_controller_n_14
    SLICE_X100Y90        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.886    -0.749    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X100Y90        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X100Y90        FDCE (Hold_fdce_C_D)         0.121    -0.379    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.189ns (67.153%)  route 0.092ns (32.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.617    -0.509    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X103Y97        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDSE (Prop_fdse_C_Q)         0.141    -0.368 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/Q
                         net (fo=2, routed)           0.092    -0.276    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[2]
    SLICE_X102Y97        LUT4 (Prop_lut4_I0_O)        0.048    -0.228 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_i_1/O
                         net (fo=1, routed)           0.000    -0.228    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_i_1_n_0
    SLICE_X102Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.890    -0.745    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X102Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
                         clock pessimism              0.249    -0.496    
    SLICE_X102Y97        FDRE (Hold_fdre_C_D)         0.107    -0.389    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.617    -0.509    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X103Y98        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y98        FDSE (Prop_fdse_C_Q)         0.141    -0.368 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/Q
                         net (fo=2, routed)           0.116    -0.252    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[1]
    SLICE_X103Y97        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.890    -0.745    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X103Y97        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
                         clock pessimism              0.252    -0.493    
    SLICE_X103Y97        FDSE (Hold_fdse_C_D)         0.070    -0.423    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.613    -0.513    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X99Y92         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/Q
                         net (fo=1, routed)           0.092    -0.280    i2c_config_m0/i2c_master_top_m0/byte_controller/Q[1]
    SLICE_X98Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.235 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]_i_1_n_0
    SLICE_X98Y92         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.886    -0.749    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X98Y92         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X98Y92         FDRE (Hold_fdre_C_D)         0.091    -0.409    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.617    -0.509    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X103Y97        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDSE (Prop_fdse_C_Q)         0.141    -0.368 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/Q
                         net (fo=2, routed)           0.092    -0.276    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[2]
    SLICE_X102Y97        LUT4 (Prop_lut4_I2_O)        0.045    -0.231 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[2]_i_1_n_0
    SLICE_X102Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.890    -0.745    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X102Y97        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X102Y97        FDRE (Hold_fdre_C_D)         0.091    -0.405    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.891%)  route 0.115ns (38.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.613    -0.513    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X98Y91         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  i2c_config_m0/i2c_master_top_m0/txr_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.258    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/Q[0]
    SLICE_X98Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_7
    SLICE_X98Y92         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.886    -0.749    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X98Y92         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]/C
                         clock pessimism              0.252    -0.497    
    SLICE_X98Y92         FDRE (Hold_fdre_C_D)         0.092    -0.405    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.004%)  route 0.129ns (40.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.616    -0.510    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X103Y95        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=6, routed)           0.129    -0.240    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg_0
    SLICE_X105Y95        LUT4 (Prop_lut4_I0_O)        0.045    -0.195 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.000    -0.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X105Y95        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.889    -0.746    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X105Y95        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism              0.252    -0.494    
    SLICE_X105Y95        FDRE (Hold_fdre_C_D)         0.092    -0.402    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.232ns (73.537%)  route 0.083ns (26.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.616    -0.510    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X103Y96        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE (Prop_fdre_C_Q)         0.128    -0.382 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/Q
                         net (fo=1, routed)           0.083    -0.299    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA
    SLICE_X103Y96        LUT4 (Prop_lut4_I3_O)        0.104    -0.195 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_i_1/O
                         net (fo=1, routed)           0.000    -0.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition
    SLICE_X103Y96        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.889    -0.746    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out1
    SLICE_X103Y96        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg/C
                         clock pessimism              0.236    -0.510    
    SLICE_X103Y96        FDRE (Hold_fdre_C_D)         0.107    -0.403    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.249ns (73.003%)  route 0.092ns (26.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.613    -0.513    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X100Y92        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y92        FDRE (Prop_fdre_C_Q)         0.148    -0.365 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/Q
                         net (fo=1, routed)           0.092    -0.273    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg_n_0_[6]
    SLICE_X100Y92        LUT3 (Prop_lut3_I2_O)        0.101    -0.172 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.172    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_2_n_0
    SLICE_X100Y92        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.886    -0.749    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X100Y92        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/C
                         clock pessimism              0.236    -0.513    
    SLICE_X100Y92        FDRE (Hold_fdre_C_D)         0.131    -0.382    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    sys_clk_u0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X100Y90    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X103Y91    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X101Y91    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X101Y90    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X102Y95    i2c_config_m0/i2c_master_top_m0/ack_in_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X101Y95    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y96    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y97    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X103Y91    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y95    i2c_config_m0/i2c_master_top_m0/ack_in_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X102Y95    i2c_config_m0/i2c_master_top_m0/ack_in_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X101Y95    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y96    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y96    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y97    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y96    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y96    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X103Y96    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y97    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X103Y98    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X103Y97    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y97    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X102Y97    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X103Y97    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y97    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y97    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y97    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y98    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_clk
  To Clock:  clk_out2_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 hdmi_image_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/rgb_r_reg[7]_lopt_replica_3/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_sys_clk rise@6.737ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 2.290ns (48.521%)  route 2.430ns (51.479%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 5.709 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.409    -0.541    hdmi_image_gen/clk_out2
    SLICE_X63Y45         FDRE                                         r  hdmi_image_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  hdmi_image_gen/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.630     0.468    hdmi_image_gen/h_cnt_reg_n_0_[3]
    SLICE_X66Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.573 r  hdmi_image_gen/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.573    hdmi_image_gen/i__carry__0_i_8__0_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.996 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    hdmi_image_gen/rgb_r2_inferred__0/i__carry__0_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.253 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.667     1.920    hdmi_image_gen/rgb_r20_in[9]
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.245     2.165 r  hdmi_image_gen/rgb_r1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.165    hdmi_image_gen/rgb_r1_carry_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.497 r  hdmi_image_gen/rgb_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.497    hdmi_image_gen/rgb_r1_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.595 r  hdmi_image_gen/rgb_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    hdmi_image_gen/rgb_r1_carry__0_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.785 r  hdmi_image_gen/rgb_r1_carry__1/CO[2]
                         net (fo=1, routed)           0.465     3.250    hdmi_image_gen/rgb_r1_carry__1_n_1
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.261     3.511 r  hdmi_image_gen/rgb_r[7]_i_1/O
                         net (fo=24, routed)          0.668     4.179    hdmi_image_gen/rgb_r[7]_i_1_n_0
    SLICE_X68Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_3/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      6.737     6.737 r  
    Y14                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     8.135 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.139    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138     3.001 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393     4.393    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.470 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.239     5.709    hdmi_image_gen/clk_out2
    SLICE_X68Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_3/C
                         clock pessimism              0.317     6.026    
                         clock uncertainty           -0.074     5.952    
    SLICE_X68Y50         FDSE (Setup_fdse_C_S)       -0.352     5.600    hdmi_image_gen/rgb_r_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 hdmi_image_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/rgb_r_reg[7]_lopt_replica_4/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_sys_clk rise@6.737ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 2.290ns (48.521%)  route 2.430ns (51.479%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 5.709 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.409    -0.541    hdmi_image_gen/clk_out2
    SLICE_X63Y45         FDRE                                         r  hdmi_image_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  hdmi_image_gen/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.630     0.468    hdmi_image_gen/h_cnt_reg_n_0_[3]
    SLICE_X66Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.573 r  hdmi_image_gen/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.573    hdmi_image_gen/i__carry__0_i_8__0_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.996 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    hdmi_image_gen/rgb_r2_inferred__0/i__carry__0_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.253 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.667     1.920    hdmi_image_gen/rgb_r20_in[9]
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.245     2.165 r  hdmi_image_gen/rgb_r1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.165    hdmi_image_gen/rgb_r1_carry_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.497 r  hdmi_image_gen/rgb_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.497    hdmi_image_gen/rgb_r1_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.595 r  hdmi_image_gen/rgb_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    hdmi_image_gen/rgb_r1_carry__0_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.785 r  hdmi_image_gen/rgb_r1_carry__1/CO[2]
                         net (fo=1, routed)           0.465     3.250    hdmi_image_gen/rgb_r1_carry__1_n_1
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.261     3.511 r  hdmi_image_gen/rgb_r[7]_i_1/O
                         net (fo=24, routed)          0.668     4.179    hdmi_image_gen/rgb_r[7]_i_1_n_0
    SLICE_X68Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_4/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      6.737     6.737 r  
    Y14                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     8.135 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.139    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138     3.001 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393     4.393    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.470 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.239     5.709    hdmi_image_gen/clk_out2
    SLICE_X68Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_4/C
                         clock pessimism              0.317     6.026    
                         clock uncertainty           -0.074     5.952    
    SLICE_X68Y50         FDSE (Setup_fdse_C_S)       -0.352     5.600    hdmi_image_gen/rgb_r_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 hdmi_image_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/rgb_r_reg[7]_lopt_replica_5/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_sys_clk rise@6.737ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 2.290ns (48.521%)  route 2.430ns (51.479%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 5.709 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.409    -0.541    hdmi_image_gen/clk_out2
    SLICE_X63Y45         FDRE                                         r  hdmi_image_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  hdmi_image_gen/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.630     0.468    hdmi_image_gen/h_cnt_reg_n_0_[3]
    SLICE_X66Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.573 r  hdmi_image_gen/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.573    hdmi_image_gen/i__carry__0_i_8__0_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.996 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    hdmi_image_gen/rgb_r2_inferred__0/i__carry__0_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.253 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.667     1.920    hdmi_image_gen/rgb_r20_in[9]
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.245     2.165 r  hdmi_image_gen/rgb_r1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.165    hdmi_image_gen/rgb_r1_carry_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.497 r  hdmi_image_gen/rgb_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.497    hdmi_image_gen/rgb_r1_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.595 r  hdmi_image_gen/rgb_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    hdmi_image_gen/rgb_r1_carry__0_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.785 r  hdmi_image_gen/rgb_r1_carry__1/CO[2]
                         net (fo=1, routed)           0.465     3.250    hdmi_image_gen/rgb_r1_carry__1_n_1
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.261     3.511 r  hdmi_image_gen/rgb_r[7]_i_1/O
                         net (fo=24, routed)          0.668     4.179    hdmi_image_gen/rgb_r[7]_i_1_n_0
    SLICE_X68Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_5/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      6.737     6.737 r  
    Y14                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     8.135 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.139    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138     3.001 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393     4.393    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.470 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.239     5.709    hdmi_image_gen/clk_out2
    SLICE_X68Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_5/C
                         clock pessimism              0.317     6.026    
                         clock uncertainty           -0.074     5.952    
    SLICE_X68Y50         FDSE (Setup_fdse_C_S)       -0.352     5.600    hdmi_image_gen/rgb_r_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 hdmi_image_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/rgb_r_reg[7]_lopt_replica_8/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_sys_clk rise@6.737ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 2.290ns (48.521%)  route 2.430ns (51.479%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 5.709 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.409    -0.541    hdmi_image_gen/clk_out2
    SLICE_X63Y45         FDRE                                         r  hdmi_image_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  hdmi_image_gen/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.630     0.468    hdmi_image_gen/h_cnt_reg_n_0_[3]
    SLICE_X66Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.573 r  hdmi_image_gen/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.573    hdmi_image_gen/i__carry__0_i_8__0_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.996 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    hdmi_image_gen/rgb_r2_inferred__0/i__carry__0_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.253 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.667     1.920    hdmi_image_gen/rgb_r20_in[9]
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.245     2.165 r  hdmi_image_gen/rgb_r1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.165    hdmi_image_gen/rgb_r1_carry_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.497 r  hdmi_image_gen/rgb_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.497    hdmi_image_gen/rgb_r1_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.595 r  hdmi_image_gen/rgb_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    hdmi_image_gen/rgb_r1_carry__0_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.785 r  hdmi_image_gen/rgb_r1_carry__1/CO[2]
                         net (fo=1, routed)           0.465     3.250    hdmi_image_gen/rgb_r1_carry__1_n_1
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.261     3.511 r  hdmi_image_gen/rgb_r[7]_i_1/O
                         net (fo=24, routed)          0.668     4.179    hdmi_image_gen/rgb_r[7]_i_1_n_0
    SLICE_X68Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_8/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      6.737     6.737 r  
    Y14                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     8.135 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.139    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138     3.001 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393     4.393    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.470 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.239     5.709    hdmi_image_gen/clk_out2
    SLICE_X68Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_8/C
                         clock pessimism              0.317     6.026    
                         clock uncertainty           -0.074     5.952    
    SLICE_X68Y50         FDSE (Setup_fdse_C_S)       -0.352     5.600    hdmi_image_gen/rgb_r_reg[7]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 hdmi_image_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/rgb_r_reg[7]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_sys_clk rise@6.737ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 2.290ns (48.559%)  route 2.426ns (51.441%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 5.709 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.409    -0.541    hdmi_image_gen/clk_out2
    SLICE_X63Y45         FDRE                                         r  hdmi_image_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  hdmi_image_gen/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.630     0.468    hdmi_image_gen/h_cnt_reg_n_0_[3]
    SLICE_X66Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.573 r  hdmi_image_gen/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.573    hdmi_image_gen/i__carry__0_i_8__0_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.996 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    hdmi_image_gen/rgb_r2_inferred__0/i__carry__0_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.253 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.667     1.920    hdmi_image_gen/rgb_r20_in[9]
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.245     2.165 r  hdmi_image_gen/rgb_r1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.165    hdmi_image_gen/rgb_r1_carry_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.497 r  hdmi_image_gen/rgb_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.497    hdmi_image_gen/rgb_r1_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.595 r  hdmi_image_gen/rgb_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    hdmi_image_gen/rgb_r1_carry__0_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.785 r  hdmi_image_gen/rgb_r1_carry__1/CO[2]
                         net (fo=1, routed)           0.465     3.250    hdmi_image_gen/rgb_r1_carry__1_n_1
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.261     3.511 r  hdmi_image_gen/rgb_r[7]_i_1/O
                         net (fo=24, routed)          0.664     4.175    hdmi_image_gen/rgb_r[7]_i_1_n_0
    SLICE_X69Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      6.737     6.737 r  
    Y14                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     8.135 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.139    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138     3.001 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393     4.393    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.470 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.239     5.709    hdmi_image_gen/clk_out2
    SLICE_X69Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_2/C
                         clock pessimism              0.317     6.026    
                         clock uncertainty           -0.074     5.952    
    SLICE_X69Y50         FDSE (Setup_fdse_C_S)       -0.352     5.600    hdmi_image_gen/rgb_r_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 hdmi_image_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/rgb_r_reg[7]_lopt_replica_21/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_sys_clk rise@6.737ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 2.290ns (48.559%)  route 2.426ns (51.441%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 5.709 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.409    -0.541    hdmi_image_gen/clk_out2
    SLICE_X63Y45         FDRE                                         r  hdmi_image_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  hdmi_image_gen/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.630     0.468    hdmi_image_gen/h_cnt_reg_n_0_[3]
    SLICE_X66Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.573 r  hdmi_image_gen/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.573    hdmi_image_gen/i__carry__0_i_8__0_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.996 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    hdmi_image_gen/rgb_r2_inferred__0/i__carry__0_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.253 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.667     1.920    hdmi_image_gen/rgb_r20_in[9]
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.245     2.165 r  hdmi_image_gen/rgb_r1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.165    hdmi_image_gen/rgb_r1_carry_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.497 r  hdmi_image_gen/rgb_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.497    hdmi_image_gen/rgb_r1_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.595 r  hdmi_image_gen/rgb_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    hdmi_image_gen/rgb_r1_carry__0_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.785 r  hdmi_image_gen/rgb_r1_carry__1/CO[2]
                         net (fo=1, routed)           0.465     3.250    hdmi_image_gen/rgb_r1_carry__1_n_1
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.261     3.511 r  hdmi_image_gen/rgb_r[7]_i_1/O
                         net (fo=24, routed)          0.664     4.175    hdmi_image_gen/rgb_r[7]_i_1_n_0
    SLICE_X69Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_21/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      6.737     6.737 r  
    Y14                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     8.135 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.139    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138     3.001 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393     4.393    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.470 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.239     5.709    hdmi_image_gen/clk_out2
    SLICE_X69Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_21/C
                         clock pessimism              0.317     6.026    
                         clock uncertainty           -0.074     5.952    
    SLICE_X69Y50         FDSE (Setup_fdse_C_S)       -0.352     5.600    hdmi_image_gen/rgb_r_reg[7]_lopt_replica_21
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 hdmi_image_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/rgb_r_reg[7]_lopt_replica_22/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_sys_clk rise@6.737ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 2.290ns (48.559%)  route 2.426ns (51.441%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 5.709 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.409    -0.541    hdmi_image_gen/clk_out2
    SLICE_X63Y45         FDRE                                         r  hdmi_image_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  hdmi_image_gen/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.630     0.468    hdmi_image_gen/h_cnt_reg_n_0_[3]
    SLICE_X66Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.573 r  hdmi_image_gen/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.573    hdmi_image_gen/i__carry__0_i_8__0_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.996 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    hdmi_image_gen/rgb_r2_inferred__0/i__carry__0_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.253 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.667     1.920    hdmi_image_gen/rgb_r20_in[9]
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.245     2.165 r  hdmi_image_gen/rgb_r1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.165    hdmi_image_gen/rgb_r1_carry_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.497 r  hdmi_image_gen/rgb_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.497    hdmi_image_gen/rgb_r1_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.595 r  hdmi_image_gen/rgb_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    hdmi_image_gen/rgb_r1_carry__0_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.785 r  hdmi_image_gen/rgb_r1_carry__1/CO[2]
                         net (fo=1, routed)           0.465     3.250    hdmi_image_gen/rgb_r1_carry__1_n_1
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.261     3.511 r  hdmi_image_gen/rgb_r[7]_i_1/O
                         net (fo=24, routed)          0.664     4.175    hdmi_image_gen/rgb_r[7]_i_1_n_0
    SLICE_X69Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_22/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      6.737     6.737 r  
    Y14                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     8.135 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.139    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138     3.001 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393     4.393    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.470 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.239     5.709    hdmi_image_gen/clk_out2
    SLICE_X69Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_22/C
                         clock pessimism              0.317     6.026    
                         clock uncertainty           -0.074     5.952    
    SLICE_X69Y50         FDSE (Setup_fdse_C_S)       -0.352     5.600    hdmi_image_gen/rgb_r_reg[7]_lopt_replica_22
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 hdmi_image_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/rgb_r_reg[7]_lopt_replica_23/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_sys_clk rise@6.737ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 2.290ns (48.559%)  route 2.426ns (51.441%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 5.709 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.409    -0.541    hdmi_image_gen/clk_out2
    SLICE_X63Y45         FDRE                                         r  hdmi_image_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  hdmi_image_gen/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.630     0.468    hdmi_image_gen/h_cnt_reg_n_0_[3]
    SLICE_X66Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.573 r  hdmi_image_gen/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.573    hdmi_image_gen/i__carry__0_i_8__0_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.996 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    hdmi_image_gen/rgb_r2_inferred__0/i__carry__0_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.253 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.667     1.920    hdmi_image_gen/rgb_r20_in[9]
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.245     2.165 r  hdmi_image_gen/rgb_r1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.165    hdmi_image_gen/rgb_r1_carry_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.497 r  hdmi_image_gen/rgb_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.497    hdmi_image_gen/rgb_r1_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.595 r  hdmi_image_gen/rgb_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    hdmi_image_gen/rgb_r1_carry__0_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.785 r  hdmi_image_gen/rgb_r1_carry__1/CO[2]
                         net (fo=1, routed)           0.465     3.250    hdmi_image_gen/rgb_r1_carry__1_n_1
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.261     3.511 r  hdmi_image_gen/rgb_r[7]_i_1/O
                         net (fo=24, routed)          0.664     4.175    hdmi_image_gen/rgb_r[7]_i_1_n_0
    SLICE_X69Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_23/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      6.737     6.737 r  
    Y14                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     8.135 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.139    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138     3.001 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393     4.393    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.470 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.239     5.709    hdmi_image_gen/clk_out2
    SLICE_X69Y50         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_23/C
                         clock pessimism              0.317     6.026    
                         clock uncertainty           -0.074     5.952    
    SLICE_X69Y50         FDSE (Setup_fdse_C_S)       -0.352     5.600    hdmi_image_gen/rgb_r_reg[7]_lopt_replica_23
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 hdmi_image_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/rgb_r_reg[7]_lopt_replica_10/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_sys_clk rise@6.737ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 2.290ns (50.983%)  route 2.202ns (49.017%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 5.722 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.409    -0.541    hdmi_image_gen/clk_out2
    SLICE_X63Y45         FDRE                                         r  hdmi_image_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  hdmi_image_gen/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.630     0.468    hdmi_image_gen/h_cnt_reg_n_0_[3]
    SLICE_X66Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.573 r  hdmi_image_gen/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.573    hdmi_image_gen/i__carry__0_i_8__0_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.996 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    hdmi_image_gen/rgb_r2_inferred__0/i__carry__0_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.253 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.667     1.920    hdmi_image_gen/rgb_r20_in[9]
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.245     2.165 r  hdmi_image_gen/rgb_r1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.165    hdmi_image_gen/rgb_r1_carry_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.497 r  hdmi_image_gen/rgb_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.497    hdmi_image_gen/rgb_r1_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.595 r  hdmi_image_gen/rgb_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    hdmi_image_gen/rgb_r1_carry__0_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.785 r  hdmi_image_gen/rgb_r1_carry__1/CO[2]
                         net (fo=1, routed)           0.465     3.250    hdmi_image_gen/rgb_r1_carry__1_n_1
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.261     3.511 r  hdmi_image_gen/rgb_r[7]_i_1/O
                         net (fo=24, routed)          0.440     3.951    hdmi_image_gen/rgb_r[7]_i_1_n_0
    SLICE_X67Y49         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_10/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      6.737     6.737 r  
    Y14                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     8.135 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.139    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138     3.001 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393     4.393    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.470 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.252     5.722    hdmi_image_gen/clk_out2
    SLICE_X67Y49         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_10/C
                         clock pessimism              0.413     6.135    
                         clock uncertainty           -0.074     6.061    
    SLICE_X67Y49         FDSE (Setup_fdse_C_S)       -0.352     5.709    hdmi_image_gen/rgb_r_reg[7]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.709    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 hdmi_image_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/rgb_r_reg[7]_lopt_replica_11/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out2_sys_clk rise@6.737ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 2.290ns (51.183%)  route 2.184ns (48.817%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 5.723 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.575    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.146    -3.571 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.536    -2.035    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.950 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.409    -0.541    hdmi_image_gen/clk_out2
    SLICE_X63Y45         FDRE                                         r  hdmi_image_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.162 r  hdmi_image_gen/h_cnt_reg[3]/Q
                         net (fo=8, routed)           0.630     0.468    hdmi_image_gen/h_cnt_reg_n_0_[3]
    SLICE_X66Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.573 r  hdmi_image_gen/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     0.573    hdmi_image_gen/i__carry__0_i_8__0_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.996 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.996    hdmi_image_gen/rgb_r2_inferred__0/i__carry__0_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.253 r  hdmi_image_gen/rgb_r2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.667     1.920    hdmi_image_gen/rgb_r20_in[9]
    SLICE_X67Y47         LUT6 (Prop_lut6_I0_O)        0.245     2.165 r  hdmi_image_gen/rgb_r1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.165    hdmi_image_gen/rgb_r1_carry_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.497 r  hdmi_image_gen/rgb_r1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.497    hdmi_image_gen/rgb_r1_carry_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.595 r  hdmi_image_gen/rgb_r1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.595    hdmi_image_gen/rgb_r1_carry__0_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.785 r  hdmi_image_gen/rgb_r1_carry__1/CO[2]
                         net (fo=1, routed)           0.465     3.250    hdmi_image_gen/rgb_r1_carry__1_n_1
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.261     3.511 r  hdmi_image_gen/rgb_r[7]_i_1/O
                         net (fo=24, routed)          0.423     3.933    hdmi_image_gen/rgb_r[7]_i_1_n_0
    SLICE_X68Y49         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_11/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      6.737     6.737 r  
    Y14                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         1.399     8.135 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.139    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.138     3.001 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.393     4.393    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.470 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          1.253     5.723    hdmi_image_gen/clk_out2
    SLICE_X68Y49         FDSE                                         r  hdmi_image_gen/rgb_r_reg[7]_lopt_replica_11/C
                         clock pessimism              0.413     6.136    
                         clock uncertainty           -0.074     6.062    
    SLICE_X68Y49         FDSE (Setup_fdse_C_S)       -0.352     5.710    hdmi_image_gen/rgb_r_reg[7]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  1.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_image_gen/h_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk rise@0.000ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.266%)  route 0.157ns (45.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.560    -0.566    hdmi_image_gen/clk_out2
    SLICE_X65Y45         FDRE                                         r  hdmi_image_gen/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  hdmi_image_gen/h_active_reg/Q
                         net (fo=2, routed)           0.157    -0.269    hdmi_image_gen/h_active_reg_n_0
    SLICE_X62Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.224 r  hdmi_image_gen/de_i_1/O
                         net (fo=1, routed)           0.000    -0.224    hdmi_image_gen/de0
    SLICE_X62Y46         FDRE                                         r  hdmi_image_gen/de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.830    -0.805    hdmi_image_gen/clk_out2
    SLICE_X62Y46         FDRE                                         r  hdmi_image_gen/de_reg/C
                         clock pessimism              0.276    -0.529    
    SLICE_X62Y46         FDRE (Hold_fdre_C_D)         0.120    -0.409    hdmi_image_gen/de_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 hdmi_image_gen/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk rise@0.000ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.559    -0.567    hdmi_image_gen/clk_out2
    SLICE_X62Y45         FDRE                                         r  hdmi_image_gen/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  hdmi_image_gen/v_cnt_reg[0]/Q
                         net (fo=9, routed)           0.184    -0.219    hdmi_image_gen/v_cnt_reg_n_0_[0]
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.174 r  hdmi_image_gen/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    hdmi_image_gen/v_cnt[0]_i_1_n_0
    SLICE_X62Y45         FDRE                                         r  hdmi_image_gen/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.830    -0.805    hdmi_image_gen/clk_out2
    SLICE_X62Y45         FDRE                                         r  hdmi_image_gen/v_cnt_reg[0]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.120    -0.447    hdmi_image_gen/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 hdmi_image_gen/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk rise@0.000ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.256ns (67.341%)  route 0.124ns (32.659%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.560    -0.566    hdmi_image_gen/clk_out2
    SLICE_X63Y47         FDRE                                         r  hdmi_image_gen/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  hdmi_image_gen/h_cnt_reg[9]/Q
                         net (fo=8, routed)           0.124    -0.301    hdmi_image_gen/h_cnt_reg_n_0_[9]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.186 r  hdmi_image_gen/h_cnt_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.186    hdmi_image_gen/data0[9]
    SLICE_X63Y47         FDRE                                         r  hdmi_image_gen/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.831    -0.804    hdmi_image_gen/clk_out2
    SLICE_X63Y47         FDRE                                         r  hdmi_image_gen/h_cnt_reg[9]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.461    hdmi_image_gen/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 hdmi_image_gen/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk rise@0.000ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.256ns (67.341%)  route 0.124ns (32.659%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.559    -0.567    hdmi_image_gen/clk_out2
    SLICE_X63Y46         FDRE                                         r  hdmi_image_gen/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hdmi_image_gen/h_cnt_reg[5]/Q
                         net (fo=9, routed)           0.124    -0.302    hdmi_image_gen/h_cnt_reg_n_0_[5]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.187 r  hdmi_image_gen/h_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.187    hdmi_image_gen/data0[5]
    SLICE_X63Y46         FDRE                                         r  hdmi_image_gen/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.830    -0.805    hdmi_image_gen/clk_out2
    SLICE_X63Y46         FDRE                                         r  hdmi_image_gen/h_cnt_reg[5]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.462    hdmi_image_gen/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 hdmi_image_gen/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/h_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk rise@0.000ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.252ns (65.909%)  route 0.130ns (34.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.560    -0.566    hdmi_image_gen/clk_out2
    SLICE_X63Y47         FDRE                                         r  hdmi_image_gen/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  hdmi_image_gen/h_cnt_reg[11]/Q
                         net (fo=11, routed)          0.130    -0.295    hdmi_image_gen/h_cnt_reg_n_0_[11]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.184 r  hdmi_image_gen/h_cnt_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.184    hdmi_image_gen/data0[11]
    SLICE_X63Y47         FDRE                                         r  hdmi_image_gen/h_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.831    -0.804    hdmi_image_gen/clk_out2
    SLICE_X63Y47         FDRE                                         r  hdmi_image_gen/h_cnt_reg[11]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105    -0.461    hdmi_image_gen/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 hdmi_image_gen/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk rise@0.000ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.252ns (65.895%)  route 0.130ns (34.105%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.559    -0.567    hdmi_image_gen/clk_out2
    SLICE_X63Y46         FDRE                                         r  hdmi_image_gen/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hdmi_image_gen/h_cnt_reg[7]/Q
                         net (fo=10, routed)          0.130    -0.296    hdmi_image_gen/h_cnt_reg_n_0_[7]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.185 r  hdmi_image_gen/h_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    hdmi_image_gen/data0[7]
    SLICE_X63Y46         FDRE                                         r  hdmi_image_gen/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.830    -0.805    hdmi_image_gen/clk_out2
    SLICE_X63Y46         FDRE                                         r  hdmi_image_gen/h_cnt_reg[7]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.462    hdmi_image_gen/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 hdmi_image_gen/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk rise@0.000ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.689%)  route 0.136ns (35.311%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.559    -0.567    hdmi_image_gen/clk_out2
    SLICE_X63Y46         FDRE                                         r  hdmi_image_gen/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hdmi_image_gen/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.136    -0.291    hdmi_image_gen/h_cnt_reg_n_0_[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.183 r  hdmi_image_gen/h_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    hdmi_image_gen/data0[8]
    SLICE_X63Y46         FDRE                                         r  hdmi_image_gen/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.830    -0.805    hdmi_image_gen/clk_out2
    SLICE_X63Y46         FDRE                                         r  hdmi_image_gen/h_cnt_reg[8]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105    -0.462    hdmi_image_gen/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 hdmi_image_gen/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk rise@0.000ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.252ns (64.136%)  route 0.141ns (35.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.560    -0.566    hdmi_image_gen/clk_out2
    SLICE_X60Y47         FDRE                                         r  hdmi_image_gen/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  hdmi_image_gen/v_cnt_reg[7]/Q
                         net (fo=9, routed)           0.141    -0.285    hdmi_image_gen/v_cnt_reg_n_0_[7]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  hdmi_image_gen/v_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.174    hdmi_image_gen/v_cnt_reg[8]_i_1_n_5
    SLICE_X60Y47         FDRE                                         r  hdmi_image_gen/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.831    -0.804    hdmi_image_gen/clk_out2
    SLICE_X60Y47         FDRE                                         r  hdmi_image_gen/v_cnt_reg[7]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.105    -0.461    hdmi_image_gen/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 hdmi_image_gen/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/v_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk rise@0.000ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (43.001%)  route 0.247ns (56.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.560    -0.566    hdmi_image_gen/clk_out2
    SLICE_X60Y47         FDRE                                         r  hdmi_image_gen/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  hdmi_image_gen/v_cnt_reg[6]/Q
                         net (fo=12, routed)          0.247    -0.179    hdmi_image_gen/v_cnt_reg_n_0_[6]
    SLICE_X62Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.134 r  hdmi_image_gen/v_active_i_1/O
                         net (fo=1, routed)           0.000    -0.134    hdmi_image_gen/v_active_i_1_n_0
    SLICE_X62Y46         FDRE                                         r  hdmi_image_gen/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.830    -0.805    hdmi_image_gen/clk_out2
    SLICE_X62Y46         FDRE                                         r  hdmi_image_gen/v_active_reg/C
                         clock pessimism              0.254    -0.551    
    SLICE_X62Y46         FDRE (Hold_fdre_C_D)         0.121    -0.430    hdmi_image_gen/v_active_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 hdmi_image_gen/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_image_gen/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out2_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk rise@0.000ns - clk_out2_sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.252ns (62.287%)  route 0.153ns (37.713%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.397    -1.655 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503    -1.152    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.559    -0.567    hdmi_image_gen/clk_out2
    SLICE_X60Y46         FDRE                                         r  hdmi_image_gen/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hdmi_image_gen/v_cnt_reg[3]/Q
                         net (fo=12, routed)          0.153    -0.274    hdmi_image_gen/v_cnt_reg_n_0_[3]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  hdmi_image_gen/v_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    hdmi_image_gen/v_cnt_reg[4]_i_1_n_5
    SLICE_X60Y46         FDRE                                         r  hdmi_image_gen/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk rise edge)
                                                      0.000     0.000 r  
    Y14                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_u0/inst/clk_in1
    Y14                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  sys_clk_u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    sys_clk_u0/inst/clk_in1_sys_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.186    -2.216 r  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552    -1.664    sys_clk_u0/inst/clk_out2_sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.635 r  sys_clk_u0/inst/clkout2_buf/O
                         net (fo=54, routed)          0.830    -0.805    hdmi_image_gen/clk_out2
    SLICE_X60Y46         FDRE                                         r  hdmi_image_gen/v_cnt_reg[3]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.105    -0.462    hdmi_image_gen/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_clk
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.737       5.144      BUFGCTRL_X0Y0    sys_clk_u0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.737       5.488      MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X63Y47     hdmi_image_gen/h_cnt_reg[9]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.737       5.737      SLICE_X65Y47     hdmi_image_gen/hs_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         6.737       5.737      SLICE_X69Y49     hdmi_image_gen/rgb_r_reg[7]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         6.737       5.737      SLICE_X67Y49     hdmi_image_gen/rgb_r_reg[7]_lopt_replica_10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.368       2.868      SLICE_X69Y50     hdmi_image_gen/rgb_r_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.368       2.868      SLICE_X69Y50     hdmi_image_gen/rgb_r_reg[7]_lopt_replica_21/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.368       2.868      SLICE_X69Y50     hdmi_image_gen/rgb_r_reg[7]_lopt_replica_22/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.368       2.868      SLICE_X69Y50     hdmi_image_gen/rgb_r_reg[7]_lopt_replica_23/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.368       2.868      SLICE_X68Y50     hdmi_image_gen/rgb_r_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.368       2.868      SLICE_X68Y50     hdmi_image_gen/rgb_r_reg[7]_lopt_replica_4/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.368       2.868      SLICE_X68Y50     hdmi_image_gen/rgb_r_reg[7]_lopt_replica_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.368       2.868      SLICE_X68Y50     hdmi_image_gen/rgb_r_reg[7]_lopt_replica_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y46     hdmi_image_gen/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y47     hdmi_image_gen/h_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X63Y47     hdmi_image_gen/h_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk_u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    sys_clk_u0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  sys_clk_u0/inst/mmcm_adv_inst/CLKFBOUT



