--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    3.737(R)|      SLOW  |   -1.627(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_FLAGB|    4.136(R)|      SLOW  |   -2.018(R)|      FAST  |CLOCK_100         |   0.000|
RESET       |   14.506(R)|      SLOW  |   -2.821(R)|      FAST  |CLOCK_100         |   0.000|
            |   11.240(R)|      SLOW  |   -4.343(R)|      FAST  |CLOCK_250         |   0.000|
            |    9.468(F)|      SLOW  |   -4.550(F)|      FAST  |CLOCK_250         |   0.000|
RX          |    4.803(R)|      SLOW  |   -2.024(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>     |         9.386(R)|      SLOW  |         6.180(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<1>     |         8.460(R)|      SLOW  |         5.510(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<0>        |        13.562(R)|      SLOW  |         6.864(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<1>        |        11.668(R)|      SLOW  |         6.263(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<2>        |        11.673(R)|      SLOW  |         6.324(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<3>        |        12.064(R)|      SLOW  |         7.376(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<4>        |        12.221(R)|      SLOW  |         7.376(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<5>        |        13.307(R)|      SLOW  |         8.010(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<6>        |        13.305(R)|      SLOW  |         8.107(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<7>        |        11.915(R)|      SLOW  |         7.412(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<8>        |        13.408(R)|      SLOW  |         7.209(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<9>        |        13.408(R)|      SLOW  |         7.438(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<10>       |        11.810(R)|      SLOW  |         6.080(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<11>       |        11.262(R)|      SLOW  |         6.014(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<12>       |        11.259(R)|      SLOW  |         6.157(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<13>       |         8.780(R)|      SLOW  |         5.167(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<14>       |         8.683(R)|      SLOW  |         5.458(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<15>       |        10.440(R)|      SLOW  |         5.488(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<16>       |        10.632(R)|      SLOW  |         5.151(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<17>       |        12.169(R)|      SLOW  |         6.788(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<18>       |        10.779(R)|      SLOW  |         5.208(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<19>       |        10.778(R)|      SLOW  |         4.966(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<20>       |        12.805(R)|      SLOW  |         5.675(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<21>       |        11.516(R)|      SLOW  |         5.424(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<22>       |        12.803(R)|      SLOW  |         6.230(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<23>       |        11.201(R)|      SLOW  |         6.575(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<24>       |        12.046(R)|      SLOW  |         5.600(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<25>       |        11.057(R)|      SLOW  |         6.609(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<26>       |        10.630(R)|      SLOW  |         5.624(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<27>       |        12.543(R)|      SLOW  |         5.590(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<28>       |        12.127(R)|      SLOW  |         6.677(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<29>       |        12.540(R)|      SLOW  |         5.639(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<30>       |        13.257(R)|      SLOW  |         5.624(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<31>       |        13.255(R)|      SLOW  |         5.657(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLCS_N      |         5.292(R)|      SLOW  |         3.327(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLOE_N      |         7.264(R)|      SLOW  |         4.784(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLRD_N      |         6.014(R)|      SLOW  |         3.980(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLWR_N      |        12.742(R)|      SLOW  |         8.071(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC     |         6.579(R)|      SLOW  |         4.197(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC     |         5.102(R)|      SLOW  |         3.137(R)|      FAST  |CLOCK_100         |   0.000|
TX                 |         7.062(R)|      SLOW  |         4.580(R)|      FAST  |CLOCK_100         |   0.000|
d_adc_shr_shs      |         6.459(R)|      SLOW  |         4.160(R)|      FAST  |CLOCK_250         |   0.000|
d_adr              |         6.000(R)|      SLOW  |         3.884(R)|      FAST  |CLOCK_250         |   0.000|
d_ads              |         6.440(R)|      SLOW  |         4.160(R)|      FAST  |CLOCK_250         |   0.000|
d_comp_bias_sh     |         6.628(R)|      SLOW  |         4.253(R)|      FAST  |CLOCK_250         |   0.000|
d_count_en         |         8.190(R)|      SLOW  |         5.217(R)|      FAST  |CLOCK_250         |   0.000|
d_count_hold       |         6.714(R)|      SLOW  |         4.327(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inc_one    |         7.269(R)|      SLOW  |         4.620(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inv_clk    |         7.647(R)|      SLOW  |         4.889(R)|      FAST  |CLOCK_250         |   0.000|
d_count_jc_shift_en|         6.030(R)|      SLOW  |         3.876(R)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_clk    |         7.029(R)|      SLOW  |         4.513(R)|      FAST  |CLOCK_250         |   0.000|
                   |         6.833(F)|      SLOW  |         4.427(F)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_en     |         6.028(R)|      SLOW  |         3.884(R)|      FAST  |CLOCK_250         |   0.000|
d_count_mem_wr     |         6.252(R)|      SLOW  |         4.042(R)|      FAST  |CLOCK_250         |   0.000|
d_count_rst        |         8.816(R)|      SLOW  |         5.537(R)|      FAST  |CLOCK_250         |   0.000|
d_count_updn       |         9.429(R)|      SLOW  |         5.860(R)|      FAST  |CLOCK_250         |   0.000|
d_digif_serial_rst |         9.043(R)|      SLOW  |         5.737(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_clamp_en|         6.943(R)|      SLOW  |         4.446(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_ramp_rst|         7.149(R)|      SLOW  |         4.531(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_sh      |         8.674(R)|      SLOW  |         5.452(R)|      FAST  |CLOCK_250         |   0.000|
d_shr              |         6.284(R)|      SLOW  |         4.062(R)|      FAST  |CLOCK_250         |   0.000|
d_shs              |         6.296(R)|      SLOW  |         4.069(R)|      FAST  |CLOCK_250         |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    6.878|    3.094|         |    3.165|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |COUNT_CLK_N    |    4.578|
CLOCK          |COUNT_CLK_P    |    4.536|
CLOCK          |GPIFII_PCLK    |    5.711|
CLOCK          |SYNC_CLOCK     |    5.553|
---------------+---------------+---------+


Analysis completed Thu Oct  6 12:20:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 562 MB



