design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
