-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toe_top_read_data_arbiter_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    txBufferReadDataStitched_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    txBufferReadDataStitched_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    txBufferReadDataStitched_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    txBufferReadDataStitched_empty_n : IN STD_LOGIC;
    txBufferReadDataStitched_read : OUT STD_LOGIC;
    txApp2txEng_data_stream_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    txApp2txEng_data_stream_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    txApp2txEng_data_stream_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    txApp2txEng_data_stream_empty_n : IN STD_LOGIC;
    txApp2txEng_data_stream_read : OUT STD_LOGIC;
    txEng_isDDRbypass_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    txEng_isDDRbypass_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    txEng_isDDRbypass_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    txEng_isDDRbypass_empty_n : IN STD_LOGIC;
    txEng_isDDRbypass_read : OUT STD_LOGIC;
    txEng_tcpPkgBuffer0_din : OUT STD_LOGIC_VECTOR (576 downto 0);
    txEng_tcpPkgBuffer0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    txEng_tcpPkgBuffer0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    txEng_tcpPkgBuffer0_full_n : IN STD_LOGIC;
    txEng_tcpPkgBuffer0_write : OUT STD_LOGIC );
end;


architecture behav of toe_top_read_data_arbiter_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv1024_lc_1 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_339_nbreadreq_fu_52_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op24_read_state1 : BOOLEAN;
    signal tmp_426_i_nbreadreq_fu_66_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op33_read_state1 : BOOLEAN;
    signal tmp_i_nbreadreq_fu_80_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op43_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tps_state_V_load_reg_151 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_339_reg_155 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op48_write_state2 : BOOLEAN;
    signal tmp_426_i_reg_167 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op49_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tps_state_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal txEng_isDDRbypass_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal txBufferReadDataStitched_blk_n : STD_LOGIC;
    signal txEng_tcpPkgBuffer0_blk_n : STD_LOGIC;
    signal txApp2txEng_data_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal txBufferReadDataStitched_read_reg_159 : STD_LOGIC_VECTOR (576 downto 0);
    signal trunc_ln174_fu_127_p1 : STD_LOGIC_VECTOR (576 downto 0);
    signal trunc_ln174_reg_174 : STD_LOGIC_VECTOR (576 downto 0);
    signal select_ln1416_fu_137_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_last_V_fu_105_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_6_fu_119_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_179 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    tps_state_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((tps_state_V = ap_const_lv2_2)) and not((tps_state_V = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_80_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tps_state_V <= select_ln1416_fu_137_p3;
            elsif ((((tmp_426_i_nbreadreq_fu_66_p3 = ap_const_lv1_1) and (tps_state_V = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_last_V_6_fu_119_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_339_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (tps_state_V = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_last_V_fu_105_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                tps_state_V <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tps_state_V = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_426_i_reg_167 <= tmp_426_i_nbreadreq_fu_66_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tps_state_V = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_339_reg_155 <= tmp_i_339_nbreadreq_fu_52_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tps_state_V_load_reg_151 <= tps_state_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_426_i_nbreadreq_fu_66_p3 = ap_const_lv1_1) and (tps_state_V = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln174_reg_174 <= trunc_ln174_fu_127_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                txBufferReadDataStitched_read_reg_159 <= txBufferReadDataStitched_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, txBufferReadDataStitched_empty_n, ap_predicate_op24_read_state1, txApp2txEng_data_stream_empty_n, ap_predicate_op33_read_state1, txEng_isDDRbypass_empty_n, ap_predicate_op43_read_state1, ap_done_reg, txEng_tcpPkgBuffer0_full_n, ap_predicate_op48_write_state2, ap_predicate_op49_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (txEng_isDDRbypass_empty_n = ap_const_logic_0)) or ((ap_predicate_op33_read_state1 = ap_const_boolean_1) and (txApp2txEng_data_stream_empty_n = ap_const_logic_0)) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (txBufferReadDataStitched_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op48_write_state2 = ap_const_boolean_1) and (txEng_tcpPkgBuffer0_full_n = ap_const_logic_0)) or ((txEng_tcpPkgBuffer0_full_n = ap_const_logic_0) and (ap_predicate_op49_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, txBufferReadDataStitched_empty_n, ap_predicate_op24_read_state1, txApp2txEng_data_stream_empty_n, ap_predicate_op33_read_state1, txEng_isDDRbypass_empty_n, ap_predicate_op43_read_state1, ap_done_reg, txEng_tcpPkgBuffer0_full_n, ap_predicate_op48_write_state2, ap_predicate_op49_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (txEng_isDDRbypass_empty_n = ap_const_logic_0)) or ((ap_predicate_op33_read_state1 = ap_const_boolean_1) and (txApp2txEng_data_stream_empty_n = ap_const_logic_0)) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (txBufferReadDataStitched_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op48_write_state2 = ap_const_boolean_1) and (txEng_tcpPkgBuffer0_full_n = ap_const_logic_0)) or ((txEng_tcpPkgBuffer0_full_n = ap_const_logic_0) and (ap_predicate_op49_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, txBufferReadDataStitched_empty_n, ap_predicate_op24_read_state1, txApp2txEng_data_stream_empty_n, ap_predicate_op33_read_state1, txEng_isDDRbypass_empty_n, ap_predicate_op43_read_state1, ap_done_reg, txEng_tcpPkgBuffer0_full_n, ap_predicate_op48_write_state2, ap_predicate_op49_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (txEng_isDDRbypass_empty_n = ap_const_logic_0)) or ((ap_predicate_op33_read_state1 = ap_const_boolean_1) and (txApp2txEng_data_stream_empty_n = ap_const_logic_0)) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (txBufferReadDataStitched_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op48_write_state2 = ap_const_boolean_1) and (txEng_tcpPkgBuffer0_full_n = ap_const_logic_0)) or ((txEng_tcpPkgBuffer0_full_n = ap_const_logic_0) and (ap_predicate_op49_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(txBufferReadDataStitched_empty_n, ap_predicate_op24_read_state1, txApp2txEng_data_stream_empty_n, ap_predicate_op33_read_state1, txEng_isDDRbypass_empty_n, ap_predicate_op43_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (txEng_isDDRbypass_empty_n = ap_const_logic_0)) or ((ap_predicate_op33_read_state1 = ap_const_boolean_1) and (txApp2txEng_data_stream_empty_n = ap_const_logic_0)) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (txBufferReadDataStitched_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(txEng_tcpPkgBuffer0_full_n, ap_predicate_op48_write_state2, ap_predicate_op49_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op48_write_state2 = ap_const_boolean_1) and (txEng_tcpPkgBuffer0_full_n = ap_const_logic_0)) or ((txEng_tcpPkgBuffer0_full_n = ap_const_logic_0) and (ap_predicate_op49_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_179_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_179 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op24_read_state1_assign_proc : process(tmp_i_339_nbreadreq_fu_52_p3, tps_state_V)
    begin
                ap_predicate_op24_read_state1 <= ((tmp_i_339_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (tps_state_V = ap_const_lv2_1));
    end process;


    ap_predicate_op33_read_state1_assign_proc : process(tmp_426_i_nbreadreq_fu_66_p3, tps_state_V)
    begin
                ap_predicate_op33_read_state1 <= ((tmp_426_i_nbreadreq_fu_66_p3 = ap_const_lv1_1) and (tps_state_V = ap_const_lv2_2));
    end process;


    ap_predicate_op43_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_80_p3, tps_state_V)
    begin
                ap_predicate_op43_read_state1 <= (not((tps_state_V = ap_const_lv2_2)) and not((tps_state_V = ap_const_lv2_1)) and (tmp_i_nbreadreq_fu_80_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op48_write_state2_assign_proc : process(tps_state_V_load_reg_151, tmp_i_339_reg_155)
    begin
                ap_predicate_op48_write_state2 <= ((tmp_i_339_reg_155 = ap_const_lv1_1) and (tps_state_V_load_reg_151 = ap_const_lv2_1));
    end process;


    ap_predicate_op49_write_state2_assign_proc : process(tps_state_V_load_reg_151, tmp_426_i_reg_167)
    begin
                ap_predicate_op49_write_state2 <= ((tps_state_V_load_reg_151 = ap_const_lv2_2) and (tmp_426_i_reg_167 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1416_fu_137_p3 <= 
        ap_const_lv2_2 when (txEng_isDDRbypass_dout(0) = '1') else 
        ap_const_lv2_1;
    tmp_426_i_nbreadreq_fu_66_p3 <= (0=>(txApp2txEng_data_stream_empty_n), others=>'-');
    tmp_i_339_nbreadreq_fu_52_p3 <= (0=>(txBufferReadDataStitched_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_80_p3 <= (0=>(txEng_isDDRbypass_empty_n), others=>'-');
    tmp_last_V_6_fu_119_p3 <= txApp2txEng_data_stream_dout(576 downto 576);
    tmp_last_V_fu_105_p3 <= txBufferReadDataStitched_dout(576 downto 576);
    trunc_ln174_fu_127_p1 <= txApp2txEng_data_stream_dout(577 - 1 downto 0);

    txApp2txEng_data_stream_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, txApp2txEng_data_stream_empty_n, ap_predicate_op33_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op33_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txApp2txEng_data_stream_blk_n <= txApp2txEng_data_stream_empty_n;
        else 
            txApp2txEng_data_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txApp2txEng_data_stream_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op33_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op33_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txApp2txEng_data_stream_read <= ap_const_logic_1;
        else 
            txApp2txEng_data_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    txBufferReadDataStitched_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, txBufferReadDataStitched_empty_n, ap_predicate_op24_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op24_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txBufferReadDataStitched_blk_n <= txBufferReadDataStitched_empty_n;
        else 
            txBufferReadDataStitched_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txBufferReadDataStitched_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op24_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txBufferReadDataStitched_read <= ap_const_logic_1;
        else 
            txBufferReadDataStitched_read <= ap_const_logic_0;
        end if; 
    end process;


    txEng_isDDRbypass_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, txEng_isDDRbypass_empty_n, ap_predicate_op43_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op43_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txEng_isDDRbypass_blk_n <= txEng_isDDRbypass_empty_n;
        else 
            txEng_isDDRbypass_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txEng_isDDRbypass_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op43_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op43_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txEng_isDDRbypass_read <= ap_const_logic_1;
        else 
            txEng_isDDRbypass_read <= ap_const_logic_0;
        end if; 
    end process;


    txEng_tcpPkgBuffer0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, txEng_tcpPkgBuffer0_full_n, ap_predicate_op48_write_state2, ap_predicate_op49_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op48_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op49_write_state2 = ap_const_boolean_1)))) then 
            txEng_tcpPkgBuffer0_blk_n <= txEng_tcpPkgBuffer0_full_n;
        else 
            txEng_tcpPkgBuffer0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txEng_tcpPkgBuffer0_din_assign_proc : process(ap_predicate_op48_write_state2, ap_predicate_op49_write_state2, txBufferReadDataStitched_read_reg_159, trunc_ln174_reg_174, ap_condition_179)
    begin
        if ((ap_const_boolean_1 = ap_condition_179)) then
            if ((ap_predicate_op49_write_state2 = ap_const_boolean_1)) then 
                txEng_tcpPkgBuffer0_din <= trunc_ln174_reg_174;
            elsif ((ap_predicate_op48_write_state2 = ap_const_boolean_1)) then 
                txEng_tcpPkgBuffer0_din <= txBufferReadDataStitched_read_reg_159;
            else 
                txEng_tcpPkgBuffer0_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            txEng_tcpPkgBuffer0_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    txEng_tcpPkgBuffer0_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op48_write_state2, ap_predicate_op49_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op48_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op49_write_state2 = ap_const_boolean_1)))) then 
            txEng_tcpPkgBuffer0_write <= ap_const_logic_1;
        else 
            txEng_tcpPkgBuffer0_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
