
ubuntu-preinstalled/chattr:     file format elf32-littlearm


Disassembly of section .init:

00000834 <.init>:
 834:	push	{r3, lr}
 838:	bl	dd0 <set_com_err_gettext@plt+0x414>
 83c:	pop	{r3, pc}

Disassembly of section .plt:

00000840 <__cxa_finalize@plt-0x14>:
 840:	push	{lr}		; (str lr, [sp, #-4]!)
 844:	ldr	lr, [pc, #4]	; 850 <__cxa_finalize@plt-0x4>
 848:	add	lr, pc, lr
 84c:	ldr	pc, [lr, #8]!
 850:	strdeq	r1, [r1], -ip

00000854 <__cxa_finalize@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1788]!	; 0x6fc

00000860 <strtol@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1780]!	; 0x6f4

0000086c <fsetproject@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1772]!	; 0x6ec

00000878 <fsetversion@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1764]!	; 0x6e4

00000884 <free@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1756]!	; 0x6dc

00000890 <fgetflags@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1748]!	; 0x6d4

0000089c <dcgettext@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1740]!	; 0x6cc

000008a8 <__stack_chk_fail@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1732]!	; 0x6c4

000008b4 <fsetflags@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1724]!	; 0x6bc

000008c0 <textdomain@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1716]!	; 0x6b4

000008cc <com_err@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1708]!	; 0x6ac

000008d8 <perror@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1700]!	; 0x6a4

000008e4 <fwrite@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #69632	; 0x11000
 8ec:	ldr	pc, [ip, #1692]!	; 0x69c

000008f0 <malloc@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #69632	; 0x11000
 8f8:	ldr	pc, [ip, #1684]!	; 0x694

000008fc <__libc_start_main@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #69632	; 0x11000
 904:	ldr	pc, [ip, #1676]!	; 0x68c

00000908 <__gmon_start__@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #69632	; 0x11000
 910:	ldr	pc, [ip, #1668]!	; 0x684

00000914 <print_flags@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #69632	; 0x11000
 91c:	ldr	pc, [ip, #1660]!	; 0x67c

00000920 <exit@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #69632	; 0x11000
 928:	ldr	pc, [ip, #1652]!	; 0x674

0000092c <strlen@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #69632	; 0x11000
 934:	ldr	pc, [ip, #1644]!	; 0x66c

00000938 <__errno_location@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #69632	; 0x11000
 940:	ldr	pc, [ip, #1636]!	; 0x664

00000944 <__sprintf_chk@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #69632	; 0x11000
 94c:	ldr	pc, [ip, #1628]!	; 0x65c

00000950 <putchar@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #69632	; 0x11000
 958:	ldr	pc, [ip, #1620]!	; 0x654

0000095c <__printf_chk@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #69632	; 0x11000
 964:	ldr	pc, [ip, #1612]!	; 0x64c

00000968 <__fprintf_chk@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #69632	; 0x11000
 970:	ldr	pc, [ip, #1604]!	; 0x644

00000974 <setlocale@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #69632	; 0x11000
 97c:	ldr	pc, [ip, #1596]!	; 0x63c

00000980 <iterate_on_dir@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #69632	; 0x11000
 988:	ldr	pc, [ip, #1588]!	; 0x634

0000098c <bindtextdomain@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #69632	; 0x11000
 994:	ldr	pc, [ip, #1580]!	; 0x62c

00000998 <fputs@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #69632	; 0x11000
 9a0:	ldr	pc, [ip, #1572]!	; 0x624

000009a4 <abort@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #69632	; 0x11000
 9ac:	ldr	pc, [ip, #1564]!	; 0x61c

000009b0 <__lxstat64@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #69632	; 0x11000
 9b8:	ldr	pc, [ip, #1556]!	; 0x614

000009bc <set_com_err_gettext@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #69632	; 0x11000
 9c4:	ldr	pc, [ip, #1548]!	; 0x60c

Disassembly of section .text:

000009c8 <.text>:
     9c8:	push	{r0, r1, r3, r6, r7, r8, r9, fp, lr}
     9cc:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
     9d0:	bmi	ff2acbf4 <set_com_err_gettext@plt+0xff2ac238>
     9d4:	ldrmi	r4, [r9], -lr, lsl #12
     9d8:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
     9dc:	strmi	r4, [r7], -r8, asr #23
     9e0:	andcs	r4, r5, r8, asr #25
     9e4:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
     9e8:	movwls	r6, #22555	; 0x581b
     9ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     9f0:	svc	0x00c0f7ff
     9f4:	andcs	r9, r0, r2, lsl #18
     9f8:	svc	0x00bcf7ff
     9fc:	strtmi	r4, [r0], -r2, asr #19
     a00:			; <UNDEFINED> instruction: 0xf7ff4479
     a04:	strtmi	lr, [r0], -r4, asr #31
     a08:	svc	0x005af7ff
     a0c:	ldrbtmi	r4, [fp], #-3007	; 0xfffff441
     a10:	ldrmi	r9, [sl], -r3, lsl #6
     a14:	ldmpl	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
     a18:	svc	0x00d0f7ff
     a1c:			; <UNDEFINED> instruction: 0xf000b90f
     a20:	ldmdavs	r3!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
     a24:	bmi	feeece78 <set_com_err_gettext@plt+0xfeeec4bc>
     a28:	andsvs	r4, r3, sl, ror r4
     a2c:	ldclle	15, cr2, [r6, #4]!
     a30:	rscls	pc, r4, #14614528	; 0xdf0000
     a34:			; <UNDEFINED> instruction: 0xf8df2401
     a38:			; <UNDEFINED> instruction: 0xf8df82e4
     a3c:	ldrbtmi	sl, [r9], #740	; 0x2e4
     a40:	ldrbtmi	r4, [r8], #3000	; 0xbb8
     a44:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
     a48:			; <UNDEFINED> instruction: 0xf8569302
     a4c:	stmdavc	fp!, {r2, r5, ip, lr}
     a50:	eorle	r2, pc, sp, lsr #22
     a54:	blcs	b5eb08 <set_com_err_gettext@plt+0xb5e14c>
     a58:	addhi	pc, r2, r0
     a5c:	subsle	r2, r9, sp, lsr fp
     a60:	eorle	r2, pc, fp, lsr #22
     a64:	lfmle	f4, 2, [sl, #668]	; 0x29c
     a68:	ldrbtmi	r4, [fp], #-2991	; 0xfffff451
     a6c:	bcs	1acdc <set_com_err_gettext@plt+0x1a320>
     a70:	sbcshi	pc, r9, r0, asr #32
     a74:	ldmibvs	sl, {r0, r3, r4, r6, r8, fp, sp, lr}^
     a78:			; <UNDEFINED> instruction: 0xf0404211
     a7c:	ldmibvs	sl, {r2, r3, r5, r6, r7, pc}
     a80:			; <UNDEFINED> instruction: 0xf0002a00
     a84:	blmi	fea60e9c <set_com_err_gettext@plt+0xfea604e0>
     a88:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
     a8c:			; <UNDEFINED> instruction: 0xf0402b00
     a90:	bl	1a0e54 <set_com_err_gettext@plt+0x1a0498>
     a94:	bl	181cac <set_com_err_gettext@plt+0x1812f0>
     a98:	strcs	r0, [r0, #-1671]	; 0xfffff979
     a9c:	bleq	13ebf4 <set_com_err_gettext@plt+0x13e238>
     aa0:	blx	6bcaa8 <set_com_err_gettext@plt+0x6bc0ec>
     aa4:	svclt	0x00182800
     aa8:	adcsmi	r2, r4, #4194304	; 0x400000
     aac:			; <UNDEFINED> instruction: 0x4628d1f6
     ab0:	svc	0x0036f7ff
     ab4:	blcs	b5ec68 <set_com_err_gettext@plt+0xb5e2ac>
     ab8:	stmiavc	fp!, {r2, r3, r6, r7, r8, ip, lr, pc}
     abc:	bicle	r2, r9, r0, lsl #22
     ac0:	strb	r3, [pc, r1, lsl #8]
     ac4:	andcs	r4, r1, #157696	; 0x26800
     ac8:	ldrmi	r7, [r5], #-2152	; 0xfffff798
     acc:	orrsvs	r4, sl, fp, ror r4
     ad0:			; <UNDEFINED> instruction: 0xf8d3b1e0
     ad4:			; <UNDEFINED> instruction: 0xf04fc01c
     ad8:	bmi	fe5842e0 <set_com_err_gettext@plt+0xfe583924>
     adc:	orrcs	r2, r0, #1073741840	; 0x40000010
     ae0:	and	r4, r5, sl, ror r4
     ae4:	svccc	0x0008f852
     ae8:			; <UNDEFINED> instruction: 0xf0002b00
     aec:	ldmdbvc	r1, {r2, r3, r4, r6, r7, pc}
     af0:	mvnsle	r4, r8, lsl #5
     af4:	svceq	0x0001f815
     af8:			; <UNDEFINED> instruction: 0x0c03ea4c
     afc:	cdpeq	0, 0, cr15, cr1, cr15, {2}
     b00:	mvnle	r2, r0, lsl #16
     b04:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
     b08:	andsgt	pc, ip, r3, asr #17
     b0c:	adcsmi	r3, ip, #16777216	; 0x1000000
     b10:			; <UNDEFINED> instruction: 0xe784db9b
     b14:	andcs	r4, r1, #140288	; 0x22400
     b18:	ldrmi	r7, [r5], #-2152	; 0xfffff798
     b1c:	addsvs	r4, sl, fp, ror r4
     b20:	rscsle	r2, r3, r0, lsl #16
     b24:	ldrdgt	pc, [ip], -r3
     b28:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     b2c:	smlalbbcs	r4, r1, r4, sl
     b30:	ldrbtmi	r2, [sl], #-896	; 0xfffffc80
     b34:			; <UNDEFINED> instruction: 0xf852e005
     b38:	blcs	10760 <set_com_err_gettext@plt+0xfda4>
     b3c:	adcshi	pc, ip, r0
     b40:	addmi	r7, r8, #278528	; 0x44000
     b44:			; <UNDEFINED> instruction: 0xf815d1f7
     b48:	b	1304754 <set_com_err_gettext@plt+0x1303d98>
     b4c:			; <UNDEFINED> instruction: 0xf04f0c03
     b50:	stmdacs	r0, {r0, r9, sl, fp}
     b54:	blmi	1ef5304 <set_com_err_gettext@plt+0x1ef4948>
     b58:			; <UNDEFINED> instruction: 0xf8c3447b
     b5c:	ldrb	ip, [r5, ip]
     b60:	strcc	r7, [r1, #-2155]	; 0xfffff795
     b64:	bfi	fp, r3, (invalid: 22:17)
     b68:	eorsle	r2, sp, r6, asr fp
     b6c:	subsle	r2, r6, r6, ror #22
     b70:	eorle	r2, r2, r0, ror fp
     b74:	teqle	ip, r6, ror fp
     b78:	adcmi	r3, r7, #16777216	; 0x1000000
     b7c:	svcge	0x004ff77f
     b80:	eoreq	pc, r4, r6, asr r8	; <UNPREDICTABLE>
     b84:	andcs	sl, r0, #4, 18	; 0x10000
     b88:	bleq	fe13b7a8 <set_com_err_gettext@plt+0xfe13adec>
     b8c:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     b90:	ldmdavc	fp, {r2, r8, r9, fp, ip, pc}
     b94:	eoreq	pc, r4, r9, asr #17
     b98:			; <UNDEFINED> instruction: 0xf0402b00
     b9c:	movwcs	r8, #4246	; 0x1096
     ba0:	eorcc	pc, r0, r9, asr #17
     ba4:	svccc	0x0001f815
     ba8:	adcle	r2, pc, r0, lsl #22
     bac:	bicsle	r2, fp, r2, asr fp
     bb0:	andcs	r4, r1, #103424	; 0x19400
     bb4:	tstvs	sl, #2063597568	; 0x7b000000
     bb8:	strcc	lr, [r1], #-2036	; 0xfffff80c
     bbc:			; <UNDEFINED> instruction: 0xf77f42a7
     bc0:			; <UNDEFINED> instruction: 0xf856af2e
     bc4:	stmdbge	r4, {r2, r5}
     bc8:	bl	1893d0 <set_com_err_gettext@plt+0x188a14>
     bcc:			; <UNDEFINED> instruction: 0xf7ff0b84
     bd0:	blls	13c4f8 <set_com_err_gettext@plt+0x13bb3c>
     bd4:			; <UNDEFINED> instruction: 0xf8ca781b
     bd8:	blcs	c90 <set_com_err_gettext@plt+0x2d4>
     bdc:	addhi	pc, r6, r0, asr #32
     be0:			; <UNDEFINED> instruction: 0xf8ca2301
     be4:	ldrb	r3, [sp, r8, lsr #32]
     be8:	andcs	r4, r1, #88, 22	; 0x16000
     bec:	subsvs	r4, sl, fp, ror r4
     bf0:	bmi	15fab58 <set_com_err_gettext@plt+0x15fa19c>
     bf4:	orrcs	r2, r0, r1, asr #32
     bf8:	and	r4, r5, sl, ror r4
     bfc:	svcne	0x0008f852
     c00:			; <UNDEFINED> instruction: 0xf43f2900
     c04:	ldmdbvc	r0, {r2, r3, r8, r9, sl, fp, sp, pc}
     c08:	mvnsle	r4, r3, lsl #5
     c0c:			; <UNDEFINED> instruction: 0x3014f8d8
     c10:			; <UNDEFINED> instruction: 0xf8c82201
     c14:	tstmi	r9, #16
     c18:	andsne	pc, r4, r8, asr #17
     c1c:	bls	bab2c <set_com_err_gettext@plt+0xba170>
     c20:	andsvs	r2, r3, r1, lsl #6
     c24:	ldmibvs	r9, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
     c28:	movwmi	r6, #43290	; 0xa91a
     c2c:	stmdbmi	r9, {r1, r2, r3, ip, lr, pc}^
     c30:	andcs	r2, r0, r5, lsl #4
     c34:			; <UNDEFINED> instruction: 0xf7ff4479
     c38:	bls	fc508 <set_com_err_gettext@plt+0xfbb4c>
     c3c:	ldmpl	r3, {r1, r2, r6, r8, r9, fp, lr}^
     c40:			; <UNDEFINED> instruction: 0xf7ff6819
     c44:	andcs	lr, r1, sl, lsr #29
     c48:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     c4c:	ldmibvs	fp, {r1, r3, r4, r6, r8, fp, sp, lr}^
     c50:			; <UNDEFINED> instruction: 0xf43f421a
     c54:	stcls	15, cr10, [r3], {24}
     c58:	blmi	fc94f0 <set_com_err_gettext@plt+0xfc8b34>
     c5c:	ldmdami	pc!, {r0, r8, sp}	; <UNPREDICTABLE>
     c60:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
     c64:			; <UNDEFINED> instruction: 0xf7ff681b
     c68:	andcs	lr, r1, lr, lsr lr
     c6c:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
     c70:	tstcs	r1, r3, lsl #26
     c74:	bmi	e92d5c <set_com_err_gettext@plt+0xe923a0>
     c78:	stmdapl	r8!, {r1, r3, r4, r5, r8, r9, fp, lr}
     c7c:	andls	r4, r0, #2046820352	; 0x7a000000
     c80:	bmi	e51e74 <set_com_err_gettext@plt+0xe514b8>
     c84:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
     c88:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     c8c:	ldmdbvs	sl, {r0, r8, r9, sl, sp, lr, pc}
     c90:	bvs	fe61b4fc <set_com_err_gettext@plt+0xfe61ab40>
     c94:	movweq	lr, #6722	; 0x1a42
     c98:			; <UNDEFINED> instruction: 0xf47f4318
     c9c:	ldmdbmi	r3!, {r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}
     ca0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     ca4:			; <UNDEFINED> instruction: 0xf1bee7c7
     ca8:			; <UNDEFINED> instruction: 0xf43f0f00
     cac:	blmi	c2c794 <set_com_err_gettext@plt+0xc2bdd8>
     cb0:			; <UNDEFINED> instruction: 0xf8c3447b
     cb4:	ssat	ip, #19, ip
     cb8:	svceq	0x0000f1be
     cbc:	mcrge	4, 5, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
     cc0:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
     cc4:	andgt	pc, ip, r3, asr #17
     cc8:	blmi	afa774 <set_com_err_gettext@plt+0xaf9db8>
     ccc:	stmdbmi	fp!, {r0, r2, r9, sp}
     cd0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
     cd4:	ldmdavs	ip, {sp}
     cd8:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
     cdc:	ldrdcc	pc, [r0], -fp
     ce0:	strmi	r2, [r2], -r0, lsl #2
     ce4:			; <UNDEFINED> instruction: 0xf7ff4620
     ce8:			; <UNDEFINED> instruction: 0xe698edf2
     cec:	andcs	r4, r5, #36, 22	; 0x9000
     cf0:	ldrbtmi	r4, [fp], #-2340	; 0xfffff6dc
     cf4:			; <UNDEFINED> instruction: 0xe7ed4479
     cf8:	strdeq	r0, [r0], -r2
     cfc:	andeq	r1, r1, lr, ror #10
     d00:	muleq	r0, r4, r0
     d04:	andeq	r0, r0, r2, ror #20
     d08:	andeq	r0, r0, r4, lsr sl
     d0c:	andeq	r1, r1, sl, lsr r5
     d10:	andeq	r0, r0, r0, lsr #1
     d14:	ldrdeq	r1, [r1], -ip
     d18:	andeq	r1, r1, lr, asr #11
     d1c:	andeq	r1, r1, sl, asr #11
     d20:	andeq	r1, r1, r8, asr #11
     d24:	andeq	r1, r1, r6, asr #11
     d28:	andeq	r1, r1, r2, lsr #11
     d2c:	andeq	r1, r1, r4, lsl #11
     d30:	andeq	r1, r1, r0, asr #10
     d34:	andeq	r0, r0, ip, lsr #20
     d38:	andeq	r1, r1, r6, lsl #10
     d3c:	strdeq	r1, [r1], -r0
     d40:	ldrdeq	r0, [r0], -sl
     d44:			; <UNDEFINED> instruction: 0x000114b4
     d48:	andeq	r1, r1, r8, asr r4
     d4c:	andeq	r1, r1, r0, lsr #8
     d50:	andeq	r0, r0, r4, lsl r9
     d54:	andeq	r0, r0, r8, asr #16
     d58:	muleq	r0, r8, r0
     d5c:	andeq	r0, r0, sl, lsr r8
     d60:	andeq	r0, r0, ip, ror r8
     d64:	andeq	r0, r0, r0, ror #16
     d68:	andeq	r0, r0, r2, ror #16
     d6c:	andeq	r0, r0, r2, lsr #16
     d70:	andeq	r1, r1, ip, asr r3
     d74:	andeq	r1, r1, sl, asr #6
     d78:	andeq	r1, r1, r4, lsr r3
     d7c:	muleq	r0, r6, r7
     d80:	andeq	r1, r1, r2, lsl r3
     d84:	andeq	r0, r0, r0, ror #14
     d88:	bleq	3cecc <set_com_err_gettext@plt+0x3c510>
     d8c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     d90:	strbtmi	fp, [sl], -r2, lsl #24
     d94:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     d98:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     d9c:	ldrmi	sl, [sl], #776	; 0x308
     da0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     da4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     da8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     dac:			; <UNDEFINED> instruction: 0xf85a4b06
     db0:	stmdami	r6, {r0, r1, ip, sp}
     db4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     db8:	stc	7, cr15, [r0, #1020]!	; 0x3fc
     dbc:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     dc0:	andeq	r1, r1, ip, lsl #3
     dc4:	andeq	r0, r0, r8, lsl #1
     dc8:	andeq	r0, r0, r4, lsr #1
     dcc:	andeq	r0, r0, ip, lsr #1
     dd0:	ldr	r3, [pc, #20]	; dec <set_com_err_gettext@plt+0x430>
     dd4:	ldr	r2, [pc, #20]	; df0 <set_com_err_gettext@plt+0x434>
     dd8:	add	r3, pc, r3
     ddc:	ldr	r2, [r3, r2]
     de0:	cmp	r2, #0
     de4:	bxeq	lr
     de8:	b	908 <__gmon_start__@plt>
     dec:	andeq	r1, r1, ip, ror #2
     df0:	muleq	r0, ip, r0
     df4:	blmi	1d2e14 <set_com_err_gettext@plt+0x1d2458>
     df8:	bmi	1d1fe0 <set_com_err_gettext@plt+0x1d1624>
     dfc:	addmi	r4, r3, #2063597568	; 0x7b000000
     e00:	andle	r4, r3, sl, ror r4
     e04:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     e08:	ldrmi	fp, [r8, -r3, lsl #2]
     e0c:	svclt	0x00004770
     e10:	andeq	r1, r1, r0, lsl r2
     e14:	andeq	r1, r1, ip, lsl #4
     e18:	andeq	r1, r1, r8, asr #2
     e1c:	muleq	r0, r0, r0
     e20:	stmdbmi	r9, {r3, fp, lr}
     e24:	bmi	25200c <set_com_err_gettext@plt+0x251650>
     e28:	bne	252014 <set_com_err_gettext@plt+0x251658>
     e2c:	svceq	0x00cb447a
     e30:			; <UNDEFINED> instruction: 0x01a1eb03
     e34:	andle	r1, r3, r9, asr #32
     e38:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     e3c:	ldrmi	fp, [r8, -r3, lsl #2]
     e40:	svclt	0x00004770
     e44:	andeq	r1, r1, r4, ror #3
     e48:	andeq	r1, r1, r0, ror #3
     e4c:	andeq	r1, r1, ip, lsl r1
     e50:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     e54:	blmi	2ae27c <set_com_err_gettext@plt+0x2ad8c0>
     e58:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     e5c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     e60:	blmi	26f414 <set_com_err_gettext@plt+0x26ea58>
     e64:	ldrdlt	r5, [r3, -r3]!
     e68:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     e6c:			; <UNDEFINED> instruction: 0xf7ff6818
     e70:			; <UNDEFINED> instruction: 0xf7ffecf2
     e74:	blmi	1c0d78 <set_com_err_gettext@plt+0x1c03bc>
     e78:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     e7c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     e80:	andeq	r1, r1, lr, lsr #3
     e84:	andeq	r1, r1, ip, ror #1
     e88:	andeq	r0, r0, ip, lsl #1
     e8c:	muleq	r1, r6, r1
     e90:	andeq	r1, r1, lr, lsl #3
     e94:	svclt	0x0000e7c4
     e98:	andcs	fp, r5, #8, 10	; 0x2000000
     e9c:	andcs	r4, r0, sl, lsl #22
     ea0:	ldrbtmi	r4, [fp], #-3082	; 0xfffff3f6
     ea4:	ldmdbpl	fp, {r1, r3, r8, fp, lr}
     ea8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
     eac:	ldcl	7, cr15, [r6], #1020	; 0x3fc
     eb0:	tstcs	r1, r8, lsl #22
     eb4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
     eb8:	strtmi	r4, [r0], -r2, lsl #12
     ebc:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
     ec0:			; <UNDEFINED> instruction: 0xf7ff2001
     ec4:	svclt	0x0000ed2e
     ec8:	andeq	r1, r1, r6, lsr #1
     ecc:	muleq	r0, r8, r0
     ed0:	andeq	r0, r0, r4, lsr r4
     ed4:	andeq	r1, r1, r0, asr r1
     ed8:	mvnsmi	lr, sp, lsr #18
     edc:	stcmi	6, cr4, [r2], #20
     ee0:	blmi	fe8ad168 <set_com_err_gettext@plt+0xfe8ac7ac>
     ee4:	ldrbtmi	sl, [ip], #-2564	; 0xfffff5fc
     ee8:	strtmi	r2, [r9], -r3
     eec:	stmiapl	r3!, {r5, r7, r9, sl, fp, lr}^
     ef0:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
     ef4:			; <UNDEFINED> instruction: 0xf04f931f
     ef8:			; <UNDEFINED> instruction: 0xf7ff0300
     efc:	mcrrne	13, 5, lr, r4, cr10
     f00:	sbcshi	pc, r5, r0
     f04:	strtmi	sl, [r8], -r3, lsl #18
     f08:	stcl	7, cr15, [r2], {255}	; 0xff
     f0c:	stclne	6, cr4, [r0], #-16
     f10:	rschi	pc, r7, r0
     f14:	ldrbtmi	r4, [ip], #-3223	; 0xfffff369
     f18:	movwcs	lr, #6612	; 0x19d4
     f1c:	suble	r2, r2, r0, lsl #22
     f20:			; <UNDEFINED> instruction: 0xf0402a00
     f24:	blmi	fe52115c <set_com_err_gettext@plt+0xfe5207a0>
     f28:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
     f2c:			; <UNDEFINED> instruction: 0xf7ff68d9
     f30:	andcc	lr, r1, r2, asr #25
     f34:	adcshi	pc, r7, r0
     f38:	ldrbtmi	r4, [ip], #-3216	; 0xfffff370
     f3c:	cmnlt	r3, r3, lsr #20
     f40:	bvs	18db0d0 <set_com_err_gettext@plt+0x18da714>
     f44:			; <UNDEFINED> instruction: 0xf0402a00
     f48:			; <UNDEFINED> instruction: 0x46198090
     f4c:			; <UNDEFINED> instruction: 0xf7ff4628
     f50:	mcrrne	12, 9, lr, r2, cr4
     f54:			; <UNDEFINED> instruction: 0xf0004604
     f58:	stcmi	0, cr8, [r9], {231}	; 0xe7
     f5c:	bvs	fe8d2154 <set_com_err_gettext@plt+0xfe8d1798>
     f60:	stmdavs	r2!, {r0, r1, r5, r6, r8, ip, sp, pc}^
     f64:	bcs	1baf8 <set_com_err_gettext@plt+0x1b13c>
     f68:	addhi	pc, lr, r0, asr #32
     f6c:			; <UNDEFINED> instruction: 0x46284619
     f70:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
     f74:	strmi	r1, [r4], -r3, asr #24
     f78:	sbchi	pc, r4, r0
     f7c:			; <UNDEFINED> instruction: 0xf4039b08
     f80:			; <UNDEFINED> instruction: 0xf5b34370
     f84:	svclt	0x00184f80
     f88:	eorsle	r2, r5, r0, lsl #8
     f8c:	blmi	1dd3988 <set_com_err_gettext@plt+0x1dd2fcc>
     f90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     f94:	blls	7db004 <set_com_err_gettext@plt+0x7da648>
     f98:			; <UNDEFINED> instruction: 0xf040405a
     f9c:	strtmi	r8, [r0], -r3, ror #1
     fa0:	pop	{r5, ip, sp, pc}
     fa4:	stmdbvs	r3!, {r4, r5, r6, r7, r8, pc}
     fa8:	blls	ed43c <set_com_err_gettext@plt+0xeca80>
     fac:	b	8db538 <set_com_err_gettext@plt+0x8dab7c>
     fb0:	movwls	r0, #13057	; 0x3301
     fb4:	ldrbtmi	r4, [fp], #-2932	; 0xfffff48c
     fb8:			; <UNDEFINED> instruction: 0xb1196999
     fbc:	blls	db728 <set_com_err_gettext@plt+0xdad6c>
     fc0:	movwls	r4, #13067	; 0x330b
     fc4:	blls	22fc74 <set_com_err_gettext@plt+0x22f2b8>
     fc8:	stmdbls	r3, {r3, r5, r9, sl, lr}
     fcc:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
     fd0:	svcmi	0x0080f5b3
     fd4:			; <UNDEFINED> instruction: 0xf421bf1c
     fd8:	smlabbls	r3, r0, r1, r3
     fdc:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
     fe0:	strmi	r1, [r4], -r1, asr #24
     fe4:	blmi	1a7568c <set_com_err_gettext@plt+0x1a74cd0>
     fe8:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
     fec:			; <UNDEFINED> instruction: 0xf0002e00
     ff0:			; <UNDEFINED> instruction: 0xf04f80ad
     ff4:			; <UNDEFINED> instruction: 0xe7c934ff
     ff8:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
     ffc:			; <UNDEFINED> instruction: 0x2c006b1c
    1000:	stmdbmi	r4!, {r2, r6, r7, ip, lr, pc}^
    1004:	andcs	r4, r0, #40, 12	; 0x2800000
    1008:			; <UNDEFINED> instruction: 0xf7ff4479
    100c:			; <UNDEFINED> instruction: 0x4604ecba
    1010:	stmdbmi	r1!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    1014:	andcs	r2, r0, r5, lsl #4
    1018:			; <UNDEFINED> instruction: 0xf7ff4479
    101c:	strtmi	lr, [sl], -r0, asr #24
    1020:	andcs	r4, r1, r1, lsl #12
    1024:	ldc	7, cr15, [sl], {255}	; 0xff
    1028:	stmdbls	r3, {r2, r3, r4, r6, r8, r9, fp, lr}
    102c:	ldmpl	r3!, {r9, sp}^
    1030:			; <UNDEFINED> instruction: 0xf7ff6818
    1034:	andcs	lr, sl, r0, ror ip
    1038:	stc	7, cr15, [sl], {255}	; 0xff
    103c:	ldmdbmi	r8, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    1040:	andcs	r2, r0, r5, lsl #4
    1044:			; <UNDEFINED> instruction: 0xf7ff4479
    1048:	strtmi	lr, [sl], -sl, lsr #24
    104c:	andcs	r4, r1, r1, lsl #12
    1050:	stc	7, cr15, [r4], {255}	; 0xff
    1054:	stmiavs	r1!, {r0, r4, r6, r8, r9, fp, lr}^
    1058:	ldmpl	r3!, {r9, sp}^
    105c:			; <UNDEFINED> instruction: 0xf7ff6818
    1060:	andcs	lr, sl, sl, asr ip
    1064:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1068:	stmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    106c:	andcs	r2, r0, r5, lsl #4
    1070:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    1074:	ldc	7, cr15, [r2], {255}	; 0xff
    1078:	strtmi	r9, [sl], -r1, lsl #22
    107c:	andcs	r4, r1, r1, lsl #12
    1080:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1084:	strb	r6, [r0, -r3, ror #20]!
    1088:	andcs	r4, r5, #1163264	; 0x11c000
    108c:	movwls	r2, #4096	; 0x1000
    1090:			; <UNDEFINED> instruction: 0xf7ff4479
    1094:	blls	7c0ac <set_com_err_gettext@plt+0x7b6f0>
    1098:	strmi	r4, [r1], -sl, lsr #12
    109c:			; <UNDEFINED> instruction: 0xf7ff2001
    10a0:	bvs	ff8fc220 <set_com_err_gettext@plt+0xff8fb864>
    10a4:	strtmi	lr, [r8], -r2, ror #14
    10a8:	ldc	7, cr15, [r6], {255}	; 0xff
    10ac:	blmi	ffadc4 <set_com_err_gettext@plt+0xffa408>
    10b0:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    10b4:	orrsle	r2, ip, r0, lsl #28
    10b8:			; <UNDEFINED> instruction: 0x46044b3d
    10bc:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    10c0:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    10c4:	andcs	r4, r5, #966656	; 0xec000
    10c8:			; <UNDEFINED> instruction: 0xf8d04479
    10cc:	ldrtmi	r8, [r0], -r0
    10d0:	bl	ff93f0d4 <set_com_err_gettext@plt+0xff93e718>
    10d4:	strbmi	r4, [r1], -fp, lsr #12
    10d8:	ldrtmi	r4, [r8], -r2, lsl #12
    10dc:	bl	ffdbf0e0 <set_com_err_gettext@plt+0xffdbe724>
    10e0:	blmi	d7ae38 <set_com_err_gettext@plt+0xd7a47c>
    10e4:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    10e8:	orrle	r2, r2, r0, lsl #28
    10ec:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    10f0:			; <UNDEFINED> instruction: 0xf7ff681f
    10f4:	ldmdbmi	r2!, {r1, r5, sl, fp, sp, lr, pc}
    10f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    10fc:	ldrdhi	pc, [r0], -r0
    1100:			; <UNDEFINED> instruction: 0xe7e54630
    1104:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    1108:	mcrcs	8, 0, r6, cr0, cr14, {0}
    110c:	svcge	0x0071f47f
    1110:	ldrbtmi	r4, [fp], #-2861	; 0xfffff4d3
    1114:			; <UNDEFINED> instruction: 0xf7ff681f
    1118:	stmdbmi	ip!, {r4, sl, fp, sp, lr, pc}
    111c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1120:	ldrdhi	pc, [r0], -r0
    1124:			; <UNDEFINED> instruction: 0xe7d34630
    1128:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    112c:	mcrcs	8, 0, r6, cr0, cr14, {0}
    1130:	svcge	0x005ff47f
    1134:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    1138:			; <UNDEFINED> instruction: 0xf7ff681f
    113c:	stmdbmi	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1140:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1144:	ldrdhi	pc, [r0], -r0
    1148:			; <UNDEFINED> instruction: 0xe7c14630
    114c:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    1150:			; <UNDEFINED> instruction: 0xf7ff681f
    1154:	stmdbmi	r2!, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1158:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    115c:	ldrdhi	pc, [r0], -r0
    1160:			; <UNDEFINED> instruction: 0xe7b54630
    1164:	bl	fe83f168 <set_com_err_gettext@plt+0xfe83e7ac>
    1168:	andeq	r1, r1, r2, rrx
    116c:	muleq	r0, r4, r0
    1170:	andeq	r1, r1, r8, asr r0
    1174:	strdeq	r1, [r1], -r6
    1178:	andeq	r1, r1, r2, ror #1
    117c:	ldrdeq	r1, [r1], -r2
    1180:	strheq	r1, [r1], -r0
    1184:			; <UNDEFINED> instruction: 0x00010fb8
    1188:	andeq	r1, r1, r6, asr r0
    118c:	andeq	r1, r1, r4, lsr #32
    1190:	andeq	r1, r1, r2, lsl r0
    1194:	ldrdeq	r0, [r0], -r9
    1198:	andeq	r0, r0, r8, lsr r3
    119c:	andeq	r0, r0, r8, lsr #1
    11a0:	andeq	r0, r0, ip, lsl #6
    11a4:	andeq	r0, r0, lr, lsl #6
    11a8:	andeq	r0, r0, r8, lsr #6
    11ac:	andeq	r0, r1, ip, asr pc
    11b0:	andeq	r0, r1, r8, asr #30
    11b4:	andeq	r0, r0, r4, asr r2
    11b8:	andeq	r0, r1, r8, lsr #30
    11bc:	andeq	r0, r1, r6, lsl pc
    11c0:	andeq	r0, r0, sl, lsr r2
    11c4:	andeq	r0, r1, r6, lsl #30
    11c8:	strdeq	r0, [r1], -r2
    11cc:			; <UNDEFINED> instruction: 0x000002b6
    11d0:	andeq	r0, r1, r2, ror #29
    11d4:	andeq	r0, r1, lr, asr #29
    11d8:	andeq	r0, r0, sl, asr r2
    11dc:			; <UNDEFINED> instruction: 0x00010eb6
    11e0:	andeq	r0, r0, sl, lsl #4
    11e4:	mvnsmi	lr, sp, lsr #18
    11e8:	streq	pc, [fp, -r1, lsl #2]
    11ec:	addlt	r7, r2, fp, asr #21
    11f0:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    11f4:	blcs	b92a0c <set_com_err_gettext@plt+0xb92050>
    11f8:	strdle	r4, [r4], -r8	; <UNPREDICTABLE>
    11fc:	blcs	b9fd30 <set_com_err_gettext@plt+0xb9f374>
    1200:	strtmi	sp, [r0], -r7, lsr #32
    1204:			; <UNDEFINED> instruction: 0xf7ff2501
    1208:			; <UNDEFINED> instruction: 0x4606eb92
    120c:			; <UNDEFINED> instruction: 0xf7ff4638
    1210:	ldrtmi	lr, [r0], #-2958	; 0xfffff472
    1214:			; <UNDEFINED> instruction: 0xf7ff3002
    1218:	strmi	lr, [r6], -ip, ror #22
    121c:	blmi	66de24 <set_com_err_gettext@plt+0x66d468>
    1220:			; <UNDEFINED> instruction: 0xf04f4629
    1224:			; <UNDEFINED> instruction: 0x970132ff
    1228:	strls	r4, [r0], #-1147	; 0xfffffb85
    122c:	bl	fe2bf230 <set_com_err_gettext@plt+0xfe2be874>
    1230:			; <UNDEFINED> instruction: 0xf7ff4630
    1234:			; <UNDEFINED> instruction: 0x4605fe51
    1238:			; <UNDEFINED> instruction: 0xf7ff4630
    123c:	strtmi	lr, [r8], -r4, lsr #22
    1240:	pop	{r1, ip, sp, pc}
    1244:	ldmdavc	sp!, {r4, r5, r6, r7, r8, pc}^
    1248:	rscsle	r2, r8, r0, lsl #26
    124c:	blcs	b9fd80 <set_com_err_gettext@plt+0xb9f3c4>
    1250:	ldmdavc	fp!, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    1254:	bicsle	r2, r4, lr, lsr #22
    1258:	stccs	8, cr7, [r0, #-756]	; 0xfffffd0c
    125c:	ldrb	sp, [r0, pc, ror #1]
    1260:	andcs	r4, r5, #9216	; 0x2400
    1264:			; <UNDEFINED> instruction: 0xf04f4909
    1268:			; <UNDEFINED> instruction: 0xf85835ff
    126c:	ldrbtmi	r3, [r9], #-3
    1270:			; <UNDEFINED> instruction: 0xf7ff681c
    1274:			; <UNDEFINED> instruction: 0x4621eb14
    1278:	bl	fe3bf27c <set_com_err_gettext@plt+0xfe3be8c0>
    127c:	svclt	0x0000e7df
    1280:	andeq	r0, r1, r0, asr sp
    1284:	andeq	r0, r0, r4, lsl #4
    1288:	muleq	r0, r8, r0
    128c:	andeq	r0, r0, sl, lsl #3
    1290:	mvnsmi	lr, #737280	; 0xb4000
    1294:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1298:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    129c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    12a0:	b	ff23f2a4 <set_com_err_gettext@plt+0xff23e8e8>
    12a4:	blne	1d924a0 <set_com_err_gettext@plt+0x1d91ae4>
    12a8:	strhle	r1, [sl], -r6
    12ac:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    12b0:	svccc	0x0004f855
    12b4:	strbmi	r3, [sl], -r1, lsl #8
    12b8:	ldrtmi	r4, [r8], -r1, asr #12
    12bc:	adcmi	r4, r6, #152, 14	; 0x2600000
    12c0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    12c4:	svclt	0x000083f8
    12c8:	muleq	r1, r6, fp
    12cc:	andeq	r0, r1, ip, lsl #23
    12d0:	svclt	0x00004770

Disassembly of section .fini:

000012d4 <.fini>:
    12d4:	push	{r3, lr}
    12d8:	pop	{r3, pc}
