{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543747961442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543747961452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 18:52:41 2018 " "Processing started: Sun Dec 02 18:52:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543747961452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543747961452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off JK_flip_flop_test -c JK_flip_flop_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off JK_flip_flop_test -c JK_flip_flop_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543747961452 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JK_flip_flop_test_8_1200mv_85c_slow.vho E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/ simulation " "Generated file JK_flip_flop_test_8_1200mv_85c_slow.vho in folder \"E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543747962422 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JK_flip_flop_test_8_1200mv_0c_slow.vho E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/ simulation " "Generated file JK_flip_flop_test_8_1200mv_0c_slow.vho in folder \"E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543747962442 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JK_flip_flop_test_min_1200mv_0c_fast.vho E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/ simulation " "Generated file JK_flip_flop_test_min_1200mv_0c_fast.vho in folder \"E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543747962472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JK_flip_flop_test.vho E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/ simulation " "Generated file JK_flip_flop_test.vho in folder \"E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543747962492 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JK_flip_flop_test_8_1200mv_85c_vhd_slow.sdo E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/ simulation " "Generated file JK_flip_flop_test_8_1200mv_85c_vhd_slow.sdo in folder \"E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543747962503 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JK_flip_flop_test_8_1200mv_0c_vhd_slow.sdo E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/ simulation " "Generated file JK_flip_flop_test_8_1200mv_0c_vhd_slow.sdo in folder \"E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543747962523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JK_flip_flop_test_min_1200mv_0c_vhd_fast.sdo E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/ simulation " "Generated file JK_flip_flop_test_min_1200mv_0c_vhd_fast.sdo in folder \"E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543747962543 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "JK_flip_flop_test_vhd.sdo E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/ simulation " "Generated file JK_flip_flop_test_vhd.sdo in folder \"E:/prime_for_FPGA/Lite/demo/JK_flip_flop/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543747962563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543747962613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 18:52:42 2018 " "Processing ended: Sun Dec 02 18:52:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543747962613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543747962613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543747962613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543747962613 ""}
