{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730946399543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730946399544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 09:26:37 2024 " "Processing started: Thu Nov 07 09:26:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730946399544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730946399544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730946399544 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730946401595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/sub_compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/sub_compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_compare " "Found entity 1: sub_compare" {  } { { "../src/sub_compare.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/sub_compare.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730946401684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401684 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an identifier singlecycle.sv(27) " "Verilog HDL syntax error at singlecycle.sv(27) near text \";\";  expecting an identifier" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1730946401695 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "singlecycle singlecycle.sv(4) " "Ignored design unit \"singlecycle\" at singlecycle.sv(4) due to previous errors" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1730946401703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/singlecycle.sv 0 0 " "Found 0 design units, including 0 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/singlecycle.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../src/shift_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/shift_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730946401708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730946401711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../src/pc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730946401713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/output_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/output_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_peri " "Found entity 1: output_peri" {  } { { "../src/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/output_peri.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730946401716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../src/lsu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730946401718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730946401720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/input_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/input_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_peri " "Found entity 1: input_peri" {  } { { "../src/input_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/input_peri.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730946401723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401723 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "opcode_type opcode_type.svh(4) " "Verilog HDL Declaration error at opcode_type.svh(4): identifier \"opcode_type\" is already declared in the present scope" {  } { { "../src/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/opcode_type.svh" 4 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1730946401726 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "opcode_type opcode_type.svh(4) " "HDL info at opcode_type.svh(4): see declaration for object \"opcode_type\"" {  } { { "../src/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/opcode_type.svh" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730946401727 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "immgen immgen.sv(4) " "Ignored design unit \"immgen\" at immgen.sv(4) due to previous errors" {  } { { "../src/immgen.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/immgen.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1730946401728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/immgen.sv 0 0 " "Found 0 design units, including 0 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/immgen.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../src/data_memory.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/data_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730946401730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401730 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "opcode_type opcode_type.svh(4) " "Verilog HDL Declaration error at opcode_type.svh(4): identifier \"opcode_type\" is already declared in the present scope" {  } { { "../src/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/opcode_type.svh" 4 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1730946401733 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "opcode_type opcode_type.svh(4) " "HDL info at opcode_type.svh(4): see declaration for object \"opcode_type\"" {  } { { "../src/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/opcode_type.svh" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730946401733 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_unit control_unit.sv(4) " "Ignored design unit \"control_unit\" at control_unit.sv(4) due to previous errors" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/control_unit.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1730946401734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/control_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/control_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../src/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730946401736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401736 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "alu_opcode alu_opcode.svh(4) " "Verilog HDL Declaration error at alu_opcode.svh(4): identifier \"alu_opcode\" is already declared in the present scope" {  } { { "../src/alu_opcode.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu_opcode.svh" 4 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1730946401740 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "alu_opcode alu_opcode.svh(4) " "HDL info at alu_opcode.svh(4): see declaration for object \"alu_opcode\"" {  } { { "../src/alu_opcode.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu_opcode.svh" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730946401740 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu alu.sv(4) " "Ignored design unit \"alu\" at alu.sv(4) due to previous errors" {  } { { "../src/alu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1730946401740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/alu.sv 0 0 " "Found 0 design units, including 0 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/alu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730946401740 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730946402276 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 07 09:26:42 2024 " "Processing ended: Thu Nov 07 09:26:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730946402276 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730946402276 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730946402276 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730946402276 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus II Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730946402844 ""}
