# RISCV Single cycle core

![RISCV SINGLE CYCLE CORE](https://github.com/Mujtabadar537/Single-Cycle-Core-RISCV/assets/111755551/eb0bced2-1c87-4006-966c-b68c156508ee)

