// Seed: 1347441612
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input tri id_2,
    output wire id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7
);
  logic id_9;
  ;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    input wor id_7,
    output wor id_8,
    output wire id_9,
    input tri id_10,
    input supply1 id_11
    , id_15,
    input supply1 id_12,
    inout tri0 id_13
);
  assign id_13 = id_6 + id_11;
  always $clog2(1);
  ;
  always $signed(11);
  ;
  logic id_16;
  ;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2,
      id_8,
      id_1,
      id_3,
      id_8,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
