$date
	Wed Jul 31 10:23:47 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! ca $end
$var wire 4 " sum [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module FBA_0 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! ca $end
$var wire 1 ( cin $end
$var wire 4 ) sum [3:0] $end
$var wire 1 * w0 $end
$var wire 1 + w1 $end
$var wire 1 , w2 $end
$scope module FA_0 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 * ca $end
$var wire 1 ( cin $end
$var wire 1 / sum $end
$upscope $end
$scope module FA_1 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 + ca $end
$var wire 1 * cin $end
$var wire 1 2 sum $end
$upscope $end
$scope module FA_2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 , ca $end
$var wire 1 + cin $end
$var wire 1 5 sum $end
$upscope $end
$scope module FA_3 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 ! ca $end
$var wire 1 , cin $end
$var wire 1 8 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08
07
06
05
04
03
02
01
00
1/
0.
0-
0,
0+
0*
b1 )
1(
b0 '
b0 &
1%
b0 $
b0 #
b1 "
0!
$end
#100
12
15
0/
b110 "
b110 )
11
13
0%
0(
b10 $
b10 '
b100 #
b100 &
#200
02
1+
1*
0/
b100 "
b100 )
1.
03
1%
1(
b11 $
b11 '
b0 #
b0 &
