Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 13 02:18:10 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kd/key_down_reg[18]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 471 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.486    -1738.525                    694                 1657        0.151        0.000                      0                 1657        4.500        0.000                       0                   632  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.486    -1738.525                    694                 1165        0.151        0.000                      0                 1165        4.500        0.000                       0                   632  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.947        0.000                      0                  492        0.426        0.000                      0                  492  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          694  Failing Endpoints,  Worst Slack       -3.486ns,  Total Violation    -1738.525ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.486ns  (required time - arrival time)
  Source:                 kd/key_down_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.369ns  (logic 3.521ns (26.337%)  route 9.848ns (73.663%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.560     5.081    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  kd/key_down_reg[83]/Q
                         net (fo=7, routed)           1.153     6.690    kd/key_down[83]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  kd/key_2[3]_i_100/O
                         net (fo=1, routed)           0.000     6.814    kd/key_2[3]_i_100_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     7.052 r  kd/key_2_reg[3]_i_61/O
                         net (fo=1, routed)           0.000     7.052    kd/key_2_reg[3]_i_61_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     7.156 r  kd/key_2_reg[3]_i_26/O
                         net (fo=1, routed)           0.630     7.786    kd/key_2_reg[3]_i_26_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.316     8.102 r  kd/key_2[3]_i_11/O
                         net (fo=3, routed)           0.747     8.849    kd/key_2[3]_i_11_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.973 r  kd/key_2[3]_i_4/O
                         net (fo=29, routed)          0.535     9.508    kd/key_2[3]_i_4_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.513    11.145    kd/key_1_code[2]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.269 f  kd/key_1[3]_i_62/O
                         net (fo=1, routed)           0.000    11.269    kd/key_1[3]_i_62_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    11.516 f  kd/key_1_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    11.516    kd/key_1_reg[3]_i_28_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    11.614 f  kd/key_1_reg[3]_i_12/O
                         net (fo=1, routed)           0.305    11.920    kd/key_1_reg[3]_i_12_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.319    12.239 r  kd/key_1[3]_i_3/O
                         net (fo=15, routed)          0.710    12.949    kd/key_1[3]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.073 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.692    13.765    kd/key_1_code_reg[8][0]
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  kd/task_finish[0]_i_59/O
                         net (fo=1, routed)           0.000    13.889    kd/task_finish[0]_i_59_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.106 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.106    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    14.200 f  kd/y_reg[1][9]_i_14/O
                         net (fo=1, routed)           0.999    15.199    kd/y_reg[1][9]_i_14_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.316    15.515 f  kd/y[1][9]_i_9/O
                         net (fo=2, routed)           0.843    16.358    kd/y[1][9]_i_9_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.482 f  kd/y[1][9]_i_5/O
                         net (fo=23, routed)          0.415    16.897    kd/y[1][9]_i_5_n_0
    SLICE_X37Y28         LUT2 (Prop_lut2_I1_O)        0.124    17.021 r  kd/y[1][9]_i_6/O
                         net (fo=40, routed)          1.306    18.326    kd/y[1][9]_i_6_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.450 r  kd/pic[9]_C_i_1/O
                         net (fo=1, routed)           0.000    18.450    kd_n_281
    SLICE_X37Y33         FDCE                                         r  pic_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X37Y33         FDCE                                         r  pic_reg[9]_C/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.032    14.964    pic_reg[9]_C
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -18.450    
  -------------------------------------------------------------------
                         slack                                 -3.486    

Slack (VIOLATED) :        -3.470ns  (required time - arrival time)
  Source:                 kd/key_down_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[3][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.117ns  (logic 3.397ns (25.899%)  route 9.720ns (74.101%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.560     5.081    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  kd/key_down_reg[83]/Q
                         net (fo=7, routed)           1.153     6.690    kd/key_down[83]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  kd/key_2[3]_i_100/O
                         net (fo=1, routed)           0.000     6.814    kd/key_2[3]_i_100_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     7.052 r  kd/key_2_reg[3]_i_61/O
                         net (fo=1, routed)           0.000     7.052    kd/key_2_reg[3]_i_61_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     7.156 r  kd/key_2_reg[3]_i_26/O
                         net (fo=1, routed)           0.630     7.786    kd/key_2_reg[3]_i_26_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.316     8.102 r  kd/key_2[3]_i_11/O
                         net (fo=3, routed)           0.747     8.849    kd/key_2[3]_i_11_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.973 r  kd/key_2[3]_i_4/O
                         net (fo=29, routed)          0.535     9.508    kd/key_2[3]_i_4_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.513    11.145    kd/key_1_code[2]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.269 f  kd/key_1[3]_i_62/O
                         net (fo=1, routed)           0.000    11.269    kd/key_1[3]_i_62_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    11.516 f  kd/key_1_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    11.516    kd/key_1_reg[3]_i_28_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    11.614 f  kd/key_1_reg[3]_i_12/O
                         net (fo=1, routed)           0.305    11.920    kd/key_1_reg[3]_i_12_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.319    12.239 r  kd/key_1[3]_i_3/O
                         net (fo=15, routed)          0.710    12.949    kd/key_1[3]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.073 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.692    13.765    kd/key_1_code_reg[8][0]
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  kd/task_finish[0]_i_59/O
                         net (fo=1, routed)           0.000    13.889    kd/task_finish[0]_i_59_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.106 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.106    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    14.200 f  kd/y_reg[1][9]_i_14/O
                         net (fo=1, routed)           0.999    15.199    kd/y_reg[1][9]_i_14_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.316    15.515 f  kd/y[1][9]_i_9/O
                         net (fo=2, routed)           0.843    16.358    kd/y[1][9]_i_9_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.482 f  kd/y[1][9]_i_5/O
                         net (fo=23, routed)          0.704    17.186    kd/y[1][9]_i_5_n_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I1_O)        0.124    17.310 r  kd/y[3][9]_i_1/O
                         net (fo=20, routed)          0.888    18.198    kd_n_394
    SLICE_X36Y34         FDRE                                         r  y_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  y_reg[3][4]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X36Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.728    y_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -18.198    
  -------------------------------------------------------------------
                         slack                                 -3.470    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 kd/key_down_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[5][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 3.397ns (25.761%)  route 9.789ns (74.239%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.560     5.081    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  kd/key_down_reg[83]/Q
                         net (fo=7, routed)           1.153     6.690    kd/key_down[83]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  kd/key_2[3]_i_100/O
                         net (fo=1, routed)           0.000     6.814    kd/key_2[3]_i_100_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     7.052 r  kd/key_2_reg[3]_i_61/O
                         net (fo=1, routed)           0.000     7.052    kd/key_2_reg[3]_i_61_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     7.156 r  kd/key_2_reg[3]_i_26/O
                         net (fo=1, routed)           0.630     7.786    kd/key_2_reg[3]_i_26_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.316     8.102 r  kd/key_2[3]_i_11/O
                         net (fo=3, routed)           0.747     8.849    kd/key_2[3]_i_11_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.973 r  kd/key_2[3]_i_4/O
                         net (fo=29, routed)          0.535     9.508    kd/key_2[3]_i_4_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.513    11.145    kd/key_1_code[2]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.269 f  kd/key_1[3]_i_62/O
                         net (fo=1, routed)           0.000    11.269    kd/key_1[3]_i_62_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    11.516 f  kd/key_1_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    11.516    kd/key_1_reg[3]_i_28_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    11.614 f  kd/key_1_reg[3]_i_12/O
                         net (fo=1, routed)           0.305    11.920    kd/key_1_reg[3]_i_12_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.319    12.239 r  kd/key_1[3]_i_3/O
                         net (fo=15, routed)          0.710    12.949    kd/key_1[3]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.073 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.692    13.765    kd/key_1_code_reg[8][0]
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  kd/task_finish[0]_i_59/O
                         net (fo=1, routed)           0.000    13.889    kd/task_finish[0]_i_59_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.106 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.106    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    14.200 f  kd/y_reg[1][9]_i_14/O
                         net (fo=1, routed)           0.999    15.199    kd/y_reg[1][9]_i_14_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.316    15.515 f  kd/y[1][9]_i_9/O
                         net (fo=2, routed)           0.843    16.358    kd/y[1][9]_i_9_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.482 f  kd/y[1][9]_i_5/O
                         net (fo=23, routed)          0.863    17.345    kd/y[1][9]_i_5_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.124    17.469 r  kd/y[5][9]_i_1/O
                         net (fo=18, routed)          0.798    18.268    kd_n_404
    SLICE_X34Y32         FDCE                                         r  x_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  x_reg[5][0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.833    x_reg[5][0]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 kd/key_down_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[5][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 3.397ns (25.761%)  route 9.789ns (74.239%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.560     5.081    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  kd/key_down_reg[83]/Q
                         net (fo=7, routed)           1.153     6.690    kd/key_down[83]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  kd/key_2[3]_i_100/O
                         net (fo=1, routed)           0.000     6.814    kd/key_2[3]_i_100_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     7.052 r  kd/key_2_reg[3]_i_61/O
                         net (fo=1, routed)           0.000     7.052    kd/key_2_reg[3]_i_61_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     7.156 r  kd/key_2_reg[3]_i_26/O
                         net (fo=1, routed)           0.630     7.786    kd/key_2_reg[3]_i_26_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.316     8.102 r  kd/key_2[3]_i_11/O
                         net (fo=3, routed)           0.747     8.849    kd/key_2[3]_i_11_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.973 r  kd/key_2[3]_i_4/O
                         net (fo=29, routed)          0.535     9.508    kd/key_2[3]_i_4_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.513    11.145    kd/key_1_code[2]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.269 f  kd/key_1[3]_i_62/O
                         net (fo=1, routed)           0.000    11.269    kd/key_1[3]_i_62_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    11.516 f  kd/key_1_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    11.516    kd/key_1_reg[3]_i_28_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    11.614 f  kd/key_1_reg[3]_i_12/O
                         net (fo=1, routed)           0.305    11.920    kd/key_1_reg[3]_i_12_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.319    12.239 r  kd/key_1[3]_i_3/O
                         net (fo=15, routed)          0.710    12.949    kd/key_1[3]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.073 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.692    13.765    kd/key_1_code_reg[8][0]
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  kd/task_finish[0]_i_59/O
                         net (fo=1, routed)           0.000    13.889    kd/task_finish[0]_i_59_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.106 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.106    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    14.200 f  kd/y_reg[1][9]_i_14/O
                         net (fo=1, routed)           0.999    15.199    kd/y_reg[1][9]_i_14_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.316    15.515 f  kd/y[1][9]_i_9/O
                         net (fo=2, routed)           0.843    16.358    kd/y[1][9]_i_9_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.482 f  kd/y[1][9]_i_5/O
                         net (fo=23, routed)          0.863    17.345    kd/y[1][9]_i_5_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.124    17.469 r  kd/y[5][9]_i_1/O
                         net (fo=18, routed)          0.798    18.268    kd_n_404
    SLICE_X34Y32         FDCE                                         r  x_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  x_reg[5][4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.833    x_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 kd/key_down_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[5][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 3.397ns (25.761%)  route 9.789ns (74.239%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.560     5.081    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  kd/key_down_reg[83]/Q
                         net (fo=7, routed)           1.153     6.690    kd/key_down[83]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  kd/key_2[3]_i_100/O
                         net (fo=1, routed)           0.000     6.814    kd/key_2[3]_i_100_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     7.052 r  kd/key_2_reg[3]_i_61/O
                         net (fo=1, routed)           0.000     7.052    kd/key_2_reg[3]_i_61_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     7.156 r  kd/key_2_reg[3]_i_26/O
                         net (fo=1, routed)           0.630     7.786    kd/key_2_reg[3]_i_26_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.316     8.102 r  kd/key_2[3]_i_11/O
                         net (fo=3, routed)           0.747     8.849    kd/key_2[3]_i_11_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.973 r  kd/key_2[3]_i_4/O
                         net (fo=29, routed)          0.535     9.508    kd/key_2[3]_i_4_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.513    11.145    kd/key_1_code[2]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.269 f  kd/key_1[3]_i_62/O
                         net (fo=1, routed)           0.000    11.269    kd/key_1[3]_i_62_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    11.516 f  kd/key_1_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    11.516    kd/key_1_reg[3]_i_28_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    11.614 f  kd/key_1_reg[3]_i_12/O
                         net (fo=1, routed)           0.305    11.920    kd/key_1_reg[3]_i_12_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.319    12.239 r  kd/key_1[3]_i_3/O
                         net (fo=15, routed)          0.710    12.949    kd/key_1[3]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.073 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.692    13.765    kd/key_1_code_reg[8][0]
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  kd/task_finish[0]_i_59/O
                         net (fo=1, routed)           0.000    13.889    kd/task_finish[0]_i_59_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.106 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.106    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    14.200 f  kd/y_reg[1][9]_i_14/O
                         net (fo=1, routed)           0.999    15.199    kd/y_reg[1][9]_i_14_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.316    15.515 f  kd/y[1][9]_i_9/O
                         net (fo=2, routed)           0.843    16.358    kd/y[1][9]_i_9_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.482 f  kd/y[1][9]_i_5/O
                         net (fo=23, routed)          0.863    17.345    kd/y[1][9]_i_5_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.124    17.469 r  kd/y[5][9]_i_1/O
                         net (fo=18, routed)          0.798    18.268    kd_n_404
    SLICE_X34Y32         FDCE                                         r  x_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  x_reg[5][6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.833    x_reg[5][6]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 kd/key_down_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 3.397ns (25.761%)  route 9.789ns (74.239%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.560     5.081    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  kd/key_down_reg[83]/Q
                         net (fo=7, routed)           1.153     6.690    kd/key_down[83]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  kd/key_2[3]_i_100/O
                         net (fo=1, routed)           0.000     6.814    kd/key_2[3]_i_100_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     7.052 r  kd/key_2_reg[3]_i_61/O
                         net (fo=1, routed)           0.000     7.052    kd/key_2_reg[3]_i_61_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     7.156 r  kd/key_2_reg[3]_i_26/O
                         net (fo=1, routed)           0.630     7.786    kd/key_2_reg[3]_i_26_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.316     8.102 r  kd/key_2[3]_i_11/O
                         net (fo=3, routed)           0.747     8.849    kd/key_2[3]_i_11_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.973 r  kd/key_2[3]_i_4/O
                         net (fo=29, routed)          0.535     9.508    kd/key_2[3]_i_4_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.513    11.145    kd/key_1_code[2]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.269 f  kd/key_1[3]_i_62/O
                         net (fo=1, routed)           0.000    11.269    kd/key_1[3]_i_62_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    11.516 f  kd/key_1_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    11.516    kd/key_1_reg[3]_i_28_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    11.614 f  kd/key_1_reg[3]_i_12/O
                         net (fo=1, routed)           0.305    11.920    kd/key_1_reg[3]_i_12_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.319    12.239 r  kd/key_1[3]_i_3/O
                         net (fo=15, routed)          0.710    12.949    kd/key_1[3]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.073 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.692    13.765    kd/key_1_code_reg[8][0]
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  kd/task_finish[0]_i_59/O
                         net (fo=1, routed)           0.000    13.889    kd/task_finish[0]_i_59_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.106 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.106    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    14.200 f  kd/y_reg[1][9]_i_14/O
                         net (fo=1, routed)           0.999    15.199    kd/y_reg[1][9]_i_14_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.316    15.515 f  kd/y[1][9]_i_9/O
                         net (fo=2, routed)           0.843    16.358    kd/y[1][9]_i_9_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.482 f  kd/y[1][9]_i_5/O
                         net (fo=23, routed)          0.863    17.345    kd/y[1][9]_i_5_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.124    17.469 r  kd/y[5][9]_i_1/O
                         net (fo=18, routed)          0.798    18.268    kd_n_404
    SLICE_X34Y32         FDCE                                         r  y_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  y_reg[5][1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.833    y_reg[5][1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 kd/key_down_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 3.397ns (25.761%)  route 9.789ns (74.239%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.560     5.081    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  kd/key_down_reg[83]/Q
                         net (fo=7, routed)           1.153     6.690    kd/key_down[83]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  kd/key_2[3]_i_100/O
                         net (fo=1, routed)           0.000     6.814    kd/key_2[3]_i_100_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     7.052 r  kd/key_2_reg[3]_i_61/O
                         net (fo=1, routed)           0.000     7.052    kd/key_2_reg[3]_i_61_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     7.156 r  kd/key_2_reg[3]_i_26/O
                         net (fo=1, routed)           0.630     7.786    kd/key_2_reg[3]_i_26_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.316     8.102 r  kd/key_2[3]_i_11/O
                         net (fo=3, routed)           0.747     8.849    kd/key_2[3]_i_11_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.973 r  kd/key_2[3]_i_4/O
                         net (fo=29, routed)          0.535     9.508    kd/key_2[3]_i_4_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.513    11.145    kd/key_1_code[2]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.269 f  kd/key_1[3]_i_62/O
                         net (fo=1, routed)           0.000    11.269    kd/key_1[3]_i_62_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    11.516 f  kd/key_1_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    11.516    kd/key_1_reg[3]_i_28_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    11.614 f  kd/key_1_reg[3]_i_12/O
                         net (fo=1, routed)           0.305    11.920    kd/key_1_reg[3]_i_12_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.319    12.239 r  kd/key_1[3]_i_3/O
                         net (fo=15, routed)          0.710    12.949    kd/key_1[3]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.073 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.692    13.765    kd/key_1_code_reg[8][0]
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  kd/task_finish[0]_i_59/O
                         net (fo=1, routed)           0.000    13.889    kd/task_finish[0]_i_59_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.106 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.106    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    14.200 f  kd/y_reg[1][9]_i_14/O
                         net (fo=1, routed)           0.999    15.199    kd/y_reg[1][9]_i_14_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.316    15.515 f  kd/y[1][9]_i_9/O
                         net (fo=2, routed)           0.843    16.358    kd/y[1][9]_i_9_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.482 f  kd/y[1][9]_i_5/O
                         net (fo=23, routed)          0.863    17.345    kd/y[1][9]_i_5_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.124    17.469 r  kd/y[5][9]_i_1/O
                         net (fo=18, routed)          0.798    18.268    kd_n_404
    SLICE_X34Y32         FDCE                                         r  y_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  y_reg[5][2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.833    y_reg[5][2]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 kd/key_down_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 3.397ns (25.761%)  route 9.789ns (74.239%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.560     5.081    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  kd/key_down_reg[83]/Q
                         net (fo=7, routed)           1.153     6.690    kd/key_down[83]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  kd/key_2[3]_i_100/O
                         net (fo=1, routed)           0.000     6.814    kd/key_2[3]_i_100_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     7.052 r  kd/key_2_reg[3]_i_61/O
                         net (fo=1, routed)           0.000     7.052    kd/key_2_reg[3]_i_61_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     7.156 r  kd/key_2_reg[3]_i_26/O
                         net (fo=1, routed)           0.630     7.786    kd/key_2_reg[3]_i_26_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.316     8.102 r  kd/key_2[3]_i_11/O
                         net (fo=3, routed)           0.747     8.849    kd/key_2[3]_i_11_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.973 r  kd/key_2[3]_i_4/O
                         net (fo=29, routed)          0.535     9.508    kd/key_2[3]_i_4_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.513    11.145    kd/key_1_code[2]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.269 f  kd/key_1[3]_i_62/O
                         net (fo=1, routed)           0.000    11.269    kd/key_1[3]_i_62_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    11.516 f  kd/key_1_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    11.516    kd/key_1_reg[3]_i_28_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    11.614 f  kd/key_1_reg[3]_i_12/O
                         net (fo=1, routed)           0.305    11.920    kd/key_1_reg[3]_i_12_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.319    12.239 r  kd/key_1[3]_i_3/O
                         net (fo=15, routed)          0.710    12.949    kd/key_1[3]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.073 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.692    13.765    kd/key_1_code_reg[8][0]
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  kd/task_finish[0]_i_59/O
                         net (fo=1, routed)           0.000    13.889    kd/task_finish[0]_i_59_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.106 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.106    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    14.200 f  kd/y_reg[1][9]_i_14/O
                         net (fo=1, routed)           0.999    15.199    kd/y_reg[1][9]_i_14_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.316    15.515 f  kd/y[1][9]_i_9/O
                         net (fo=2, routed)           0.843    16.358    kd/y[1][9]_i_9_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.482 f  kd/y[1][9]_i_5/O
                         net (fo=23, routed)          0.863    17.345    kd/y[1][9]_i_5_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.124    17.469 r  kd/y[5][9]_i_1/O
                         net (fo=18, routed)          0.798    18.268    kd_n_404
    SLICE_X34Y32         FDCE                                         r  y_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  y_reg[5][4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.833    y_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 kd/key_down_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 3.397ns (25.761%)  route 9.789ns (74.239%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.560     5.081    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  kd/key_down_reg[83]/Q
                         net (fo=7, routed)           1.153     6.690    kd/key_down[83]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  kd/key_2[3]_i_100/O
                         net (fo=1, routed)           0.000     6.814    kd/key_2[3]_i_100_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     7.052 r  kd/key_2_reg[3]_i_61/O
                         net (fo=1, routed)           0.000     7.052    kd/key_2_reg[3]_i_61_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     7.156 r  kd/key_2_reg[3]_i_26/O
                         net (fo=1, routed)           0.630     7.786    kd/key_2_reg[3]_i_26_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.316     8.102 r  kd/key_2[3]_i_11/O
                         net (fo=3, routed)           0.747     8.849    kd/key_2[3]_i_11_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.973 r  kd/key_2[3]_i_4/O
                         net (fo=29, routed)          0.535     9.508    kd/key_2[3]_i_4_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.513    11.145    kd/key_1_code[2]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.269 f  kd/key_1[3]_i_62/O
                         net (fo=1, routed)           0.000    11.269    kd/key_1[3]_i_62_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    11.516 f  kd/key_1_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    11.516    kd/key_1_reg[3]_i_28_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    11.614 f  kd/key_1_reg[3]_i_12/O
                         net (fo=1, routed)           0.305    11.920    kd/key_1_reg[3]_i_12_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.319    12.239 r  kd/key_1[3]_i_3/O
                         net (fo=15, routed)          0.710    12.949    kd/key_1[3]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.073 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.692    13.765    kd/key_1_code_reg[8][0]
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  kd/task_finish[0]_i_59/O
                         net (fo=1, routed)           0.000    13.889    kd/task_finish[0]_i_59_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.106 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.106    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    14.200 f  kd/y_reg[1][9]_i_14/O
                         net (fo=1, routed)           0.999    15.199    kd/y_reg[1][9]_i_14_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.316    15.515 f  kd/y[1][9]_i_9/O
                         net (fo=2, routed)           0.843    16.358    kd/y[1][9]_i_9_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.482 f  kd/y[1][9]_i_5/O
                         net (fo=23, routed)          0.863    17.345    kd/y[1][9]_i_5_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.124    17.469 r  kd/y[5][9]_i_1/O
                         net (fo=18, routed)          0.798    18.268    kd_n_404
    SLICE_X34Y32         FDCE                                         r  y_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  y_reg[5][6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.833    y_reg[5][6]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 -3.435    

Slack (VIOLATED) :        -3.430ns  (required time - arrival time)
  Source:                 kd/key_down_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[8][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 3.397ns (25.989%)  route 9.674ns (74.011%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.560     5.081    kd/clk_IBUF_BUFG
    SLICE_X33Y13         FDCE                                         r  kd/key_down_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  kd/key_down_reg[83]/Q
                         net (fo=7, routed)           1.153     6.690    kd/key_down[83]
    SLICE_X33Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.814 r  kd/key_2[3]_i_100/O
                         net (fo=1, routed)           0.000     6.814    kd/key_2[3]_i_100_n_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     7.052 r  kd/key_2_reg[3]_i_61/O
                         net (fo=1, routed)           0.000     7.052    kd/key_2_reg[3]_i_61_n_0
    SLICE_X33Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     7.156 r  kd/key_2_reg[3]_i_26/O
                         net (fo=1, routed)           0.630     7.786    kd/key_2_reg[3]_i_26_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I3_O)        0.316     8.102 r  kd/key_2[3]_i_11/O
                         net (fo=3, routed)           0.747     8.849    kd/key_2[3]_i_11_n_0
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.973 r  kd/key_2[3]_i_4/O
                         net (fo=29, routed)          0.535     9.508    kd/key_2[3]_i_4_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.632 r  kd/key_1_code[2]_i_2/O
                         net (fo=19, routed)          1.513    11.145    kd/key_1_code[2]_i_2_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.269 f  kd/key_1[3]_i_62/O
                         net (fo=1, routed)           0.000    11.269    kd/key_1[3]_i_62_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I1_O)      0.247    11.516 f  kd/key_1_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    11.516    kd/key_1_reg[3]_i_28_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I0_O)      0.098    11.614 f  kd/key_1_reg[3]_i_12/O
                         net (fo=1, routed)           0.305    11.920    kd/key_1_reg[3]_i_12_n_0
    SLICE_X37Y19         LUT5 (Prop_lut5_I2_O)        0.319    12.239 r  kd/key_1[3]_i_3/O
                         net (fo=15, routed)          0.710    12.949    kd/key_1[3]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.073 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.692    13.765    kd/key_1_code_reg[8][0]
    SLICE_X47Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  kd/task_finish[0]_i_59/O
                         net (fo=1, routed)           0.000    13.889    kd/task_finish[0]_i_59_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.106 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.106    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X47Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    14.200 f  kd/y_reg[1][9]_i_14/O
                         net (fo=1, routed)           0.999    15.199    kd/y_reg[1][9]_i_14_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.316    15.515 f  kd/y[1][9]_i_9/O
                         net (fo=2, routed)           0.843    16.358    kd/y[1][9]_i_9_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.482 f  kd/y[1][9]_i_5/O
                         net (fo=23, routed)          0.858    17.340    kd/y[1][9]_i_5_n_0
    SLICE_X36Y27         LUT4 (Prop_lut4_I1_O)        0.124    17.464 r  kd/y[8][9]_i_1/O
                         net (fo=20, routed)          0.688    18.152    kd_n_403
    SLICE_X41Y27         FDCE                                         r  y_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  y_reg[8][0]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X41Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.722    y_reg[8][0]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -18.152    
  -------------------------------------------------------------------
                         slack                                 -3.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.099     1.685    kd/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.730 r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.730    kd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X30Y41         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y41         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y41         FDPE (Hold_fdpe_C_D)         0.121     1.579    kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  kd/inst/inst/Ps2Interface_i/frame_reg[10]/Q
                         net (fo=1, routed)           0.049     1.654    kd/inst/inst/Ps2Interface_i/frame_reg_n_0_[10]
    SLICE_X35Y36         LUT5 (Prop_lut5_I4_O)        0.045     1.699 r  kd/inst/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.699    kd/inst/inst/Ps2Interface_i/p_1_in[9]
    SLICE_X35Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.826     1.953    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.092     1.546    kd/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.760%)  route 0.131ns (48.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.131     1.714    kd/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X34Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.826     1.953    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.076     1.532    kd/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.132     1.718    kd/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  kd/inst/inst/Ps2Interface_i/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    kd/inst/inst/Ps2Interface_i/clk_count[0]_i_1_n_0
    SLICE_X30Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y41         FDCE (Hold_fdce_C_D)         0.120     1.578    kd/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.136     1.722    kd/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X30Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  kd/inst/inst/Ps2Interface_i/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    kd/inst/inst/Ps2Interface_i/clk_count[1]_i_1_n_0
    SLICE_X30Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y41         FDCE (Hold_fdce_C_D)         0.121     1.579    kd/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.131%)  route 0.133ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  kd/inst/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=4, routed)           0.133     1.739    kd/inst/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X34Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.826     1.953    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.075     1.531    kd/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.195%)  route 0.139ns (42.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.560     1.443    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.139     1.723    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[2]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.768    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1_n_0
    SLICE_X33Y38         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.830     1.957    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y38         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X33Y38         FDCE (Hold_fdce_C_D)         0.091     1.551    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.858%)  route 0.141ns (43.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.141     1.727    kd/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  kd/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    kd/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.092     1.553    kd/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.418%)  route 0.144ns (43.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.144     1.730    kd/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  kd/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.775    kd/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X32Y41         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y41         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X32Y41         FDPE (Hold_fdpe_C_D)         0.092     1.553    kd/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.342%)  route 0.144ns (43.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.144     1.730    kd/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  kd/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.775    kd/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.092     1.553    kd/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29   a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y29   a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y29   a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y29   a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y29   a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29   a2/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y28   y_reg[10][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y28   y_reg[10][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y29   y_reg[10][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   y_reg[13][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   y_reg[14][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   y_reg[14][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   y_reg[14][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   y_reg[14][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   y_reg[14][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   x_reg[13][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   x_reg[14][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   y_reg[10][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28   y_reg[10][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y27   y_reg[11][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   y_reg[11][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   y_reg[11][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   y_reg[11][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   y_reg[11][8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   y_reg[11][9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y14   kd/key_reg[1]_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27   y_reg[12][4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[67]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.518ns (9.282%)  route 5.062ns (90.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.552     5.073    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         5.062    10.654    kd/rst2
    SLICE_X31Y13         FDCE                                         f  kd/key_down_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.440    14.781    kd/clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  kd/key_down_reg[67]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    kd/key_down_reg[67]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[76]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.518ns (9.282%)  route 5.062ns (90.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.552     5.073    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         5.062    10.654    kd/rst2
    SLICE_X31Y13         FDCE                                         f  kd/key_down_reg[76]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.440    14.781    kd/clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  kd/key_down_reg[76]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    kd/key_down_reg[76]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[78]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.518ns (9.282%)  route 5.062ns (90.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.552     5.073    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         5.062    10.654    kd/rst2
    SLICE_X31Y13         FDCE                                         f  kd/key_down_reg[78]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.440    14.781    kd/clk_IBUF_BUFG
    SLICE_X31Y13         FDCE                                         r  kd/key_down_reg[78]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    kd/key_down_reg[78]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[72]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 0.518ns (9.680%)  route 4.833ns (90.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.552     5.073    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         4.833    10.424    kd/rst2
    SLICE_X30Y12         FDCE                                         f  kd/key_down_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.441    14.782    kd/clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  kd/key_down_reg[72]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X30Y12         FDCE (Recov_fdce_C_CLR)     -0.319    14.688    kd/key_down_reg[72]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[6][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.518ns (10.695%)  route 4.325ns (89.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.552     5.073    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         4.325     9.917    rst2
    SLICE_X40Y22         FDCE                                         f  x_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  x_reg[6][1]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X40Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    x_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[92]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.518ns (10.522%)  route 4.405ns (89.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.552     5.073    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         4.405     9.996    kd/rst2
    SLICE_X32Y11         FDCE                                         f  kd/key_down_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.442    14.783    kd/clk_IBUF_BUFG
    SLICE_X32Y11         FDCE                                         r  kd/key_down_reg[92]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X32Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    kd/key_down_reg[92]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.518ns (10.869%)  route 4.248ns (89.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.552     5.073    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         4.248     9.839    kd/rst2
    SLICE_X32Y12         FDCE                                         f  kd/key_down_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.441    14.782    kd/clk_IBUF_BUFG
    SLICE_X32Y12         FDCE                                         r  kd/key_down_reg[19]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X32Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    kd/key_down_reg[19]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[90]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.518ns (10.869%)  route 4.248ns (89.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.552     5.073    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         4.248     9.839    kd/rst2
    SLICE_X32Y12         FDCE                                         f  kd/key_down_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.441    14.782    kd/clk_IBUF_BUFG
    SLICE_X32Y12         FDCE                                         r  kd/key_down_reg[90]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X32Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    kd/key_down_reg[90]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[114]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.518ns (11.360%)  route 4.042ns (88.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.552     5.073    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         4.042     9.633    kd/rst2
    SLICE_X32Y17         FDCE                                         f  kd/key_down_reg[114]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.437    14.778    kd/clk_IBUF_BUFG
    SLICE_X32Y17         FDCE                                         r  kd/key_down_reg[114]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.598    kd/key_down_reg[114]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[50]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.518ns (11.360%)  route 4.042ns (88.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.552     5.073    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         4.042     9.633    kd/rst2
    SLICE_X32Y17         FDCE                                         f  kd/key_down_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         1.437    14.778    kd/clk_IBUF_BUFG
    SLICE_X32Y17         FDCE                                         r  kd/key_down_reg[50]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.598    kd/key_down_reg[50]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  4.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.659%)  route 0.180ns (52.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.554     1.437    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         0.180     1.781    rst2
    SLICE_X31Y29         FDPE                                         f  pic_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X31Y29         FDPE                                         r  pic_reg[1]_P/C
                         clock pessimism             -0.498     1.450    
    SLICE_X31Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     1.355    pic_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[1][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.312%)  route 0.233ns (58.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.554     1.437    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         0.233     1.834    rst2
    SLICE_X30Y28         FDCE                                         f  x_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  x_reg[1][3]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X30Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.383    x_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[1][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.312%)  route 0.233ns (58.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.554     1.437    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         0.233     1.834    rst2
    SLICE_X30Y28         FDCE                                         f  x_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  x_reg[1][4]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X30Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.383    x_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[1][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.312%)  route 0.233ns (58.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.554     1.437    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         0.233     1.834    rst2
    SLICE_X30Y28         FDCE                                         f  x_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  x_reg[1][5]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X30Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.383    x_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[1][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.312%)  route 0.233ns (58.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.554     1.437    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         0.233     1.834    rst2
    SLICE_X30Y28         FDCE                                         f  y_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  y_reg[1][8]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X30Y28         FDCE (Remov_fdce_C_CLR)     -0.067     1.383    y_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[14][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.867%)  route 0.269ns (62.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.554     1.437    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         0.269     1.870    rst2
    SLICE_X34Y29         FDCE                                         f  x_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  x_reg[14][0]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X34Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.402    x_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[14][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.867%)  route 0.269ns (62.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.554     1.437    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         0.269     1.870    rst2
    SLICE_X34Y29         FDCE                                         f  y_reg[14][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  y_reg[14][8]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X34Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.402    y_reg[14][8]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[14][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.867%)  route 0.269ns (62.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.554     1.437    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         0.269     1.870    rst2
    SLICE_X34Y29         FDCE                                         f  y_reg[14][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X34Y29         FDCE                                         r  y_reg[14][9]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X34Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.402    y_reg[14][9]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[3][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.354%)  route 0.233ns (58.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.554     1.437    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         0.233     1.834    rst2
    SLICE_X33Y28         FDCE                                         f  x_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  x_reg[3][5]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X33Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    x_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[3][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.354%)  route 0.233ns (58.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.554     1.437    a2/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  a2/pb_out_reg/Q
                         net (fo=520, routed)         0.233     1.834    rst2
    SLICE_X33Y28         FDCE                                         f  x_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=631, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  x_reg[3][8]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X33Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.358    x_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.476    





