RCC:
  CCIPR4:
    SDMMC2SEL:
      PLL1_Q: [0, "PLL1 Q clock selected as clock source (pll1_q_ck)"]
      PLL2_R: [1, "PLL2 R clock selected as clock source (pll2_r_ck)"]
