# 4-bit Adder-Substractor

A 4-Bit Adder-Substractor implementation in VHDL as part of my Embedded Systems class activities.

## Structure

![structure](assets/structure.png)

## Architecture

![internal_arch](assets/internal_arch.png)
