Fitter report for readout_card
Sat Jun 16 01:34:27 2007
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Netlist Optimizations
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. PLL Summary
 13. PLL Usage
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Fitter DSP Block Usage Summary
 23. DSP Block Details
 24. Interconnect Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Advanced Data - General
 32. Advanced Data - Placement Preparation
 33. Advanced Data - Placement
 34. Advanced Data - Routing
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------+
; Fitter Summary                                                      ;
+--------------------------+------------------------------------------+
; Fitter Status            ; Successful - Sat Jun 16 01:34:26 2007    ;
; Quartus II Version       ; 7.1 Build 156 04/30/2007 SJ Full Version ;
; Revision Name            ; readout_card                             ;
; Top-level Entity Name    ; readout_card                             ;
; Family                   ; Stratix                                  ;
; Device                   ; EP1S40F780C6                             ;
; Timing Models            ; Final                                    ;
; Total logic elements     ; 22,382 / 41,250 ( 54 % )                 ;
; Total pins               ; 358 / 616 ( 58 % )                       ;
; Total virtual pins       ; 0                                        ;
; Total memory bits        ; 393,216 / 3,423,744 ( 11 % )             ;
; DSP block 9-bit elements ; 76 / 112 ( 68 % )                        ;
; Total PLLs               ; 1 / 6 ( 17 % )                           ;
; Total DLLs               ; 0 / 2 ( 0 % )                            ;
+--------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP1S40F780C6                   ;                                ;
; Router Timing Optimization Level                                   ; MAXIMUM                        ; Normal                         ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Final Placement Optimizations                                      ; Always                         ; Automatically                  ;
; Auto Global Memory Control Signals                                 ; On                             ; Off                            ;
; Auto Packed Registers -- Stratix/Stratix GX                        ; Minimize Area                  ; Auto                           ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                             ; Off                            ;
; Perform Register Duplication for Performance                       ; On                             ; Off                            ;
; Perform Register Retiming for Performance                          ; On                             ; Off                            ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                                        ; Off                            ; Off                            ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; Slow Slew Rate                                                     ; Off                            ; Off                            ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------+--------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node                                                                                                                                                                                       ; Action     ; Operation          ; Reason                   ; Node Port ; Destination Node                                                                                                                                                                             ; Destination Port ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------+--------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9641_ins_cout              ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401_ins_cout               ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401_ins_cout               ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401_ins_cout               ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401_ins_cout               ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401_ins_cout               ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401_ins_cout               ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401_ins_cout               ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]~_ins_cout                                                                                                    ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]~_ins_cout_ins_cout                                                                                           ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]~_ins_cout_ins_cout_ins_cout                                                                                  ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]~_ins_cout                                                                                                    ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]~_ins_cout_ins_cout                                                                                           ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]~_ins_cout_ins_cout_ins_cout                                                                                  ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]~_ins_cout                                                                                                    ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]~_ins_cout_ins_cout                                                                                           ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]~_ins_cout_ins_cout_ins_cout                                                                                  ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                              ;                  ;
; Mux2~1115                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; Mux2~1115_Duplicate_1121                                                                                                                                                                     ; COMBOUT          ;
; Mux2~1115                                                                                                                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; Mux9~1119                                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; Mux9~1119_Duplicate_1121                                                                                                                                                                     ; COMBOUT          ;
; Mux9~1119                                                                                                                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; Mux9~1119_Duplicate_1121                                                                                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; Mux9~1119_Duplicate_1121_Duplicate                                                                                                                                                           ; COMBOUT          ;
; Mux9~1119_Duplicate_1121                                                                                                                                                                   ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; Mux12~1115                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; Mux12~1115_Duplicate_1121                                                                                                                                                                    ; COMBOUT          ;
; Mux12~1115                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; Mux12~1116                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; Mux12~1116_Duplicate_1122                                                                                                                                                                    ; COMBOUT          ;
; Mux12~1116                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; Mux13~1119                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; Mux13~1119_Duplicate_1121                                                                                                                                                                    ; COMBOUT          ;
; Mux13~1119                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; Mux13~1119_Duplicate_1121                                                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; Mux13~1119_Duplicate_1121_Duplicate                                                                                                                                                          ; COMBOUT          ;
; Mux13~1119_Duplicate_1121                                                                                                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; Mux16~1115                                                                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; Mux16~1115_Duplicate_1121                                                                                                                                                                    ; COMBOUT          ;
; Mux16~1115                                                                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|Selector15~329                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|Selector15~331                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|Selector27~322                                                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|Selector27~322_Duplicate_326                                                                                                                                             ; COMBOUT          ;
; dispatch:i_dispatch|Selector27~322                                                                                                                                                         ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|Selector27~322_Duplicate_326                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|Selector27~324                                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo|dffe9a[0]                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo|dffe9a[0]~_Duplicate_22                           ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo|dffe9a[0]                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[1]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[1]~_Duplicate_8485                                                                                                          ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[1]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[2]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[2]~_Duplicate_8486                                                                                                          ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[2]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[3]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[3]~_Duplicate_8484                                                                                                          ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[5]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[5]~_Duplicate_8488                                                                                                          ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[5]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[6]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[6]~_Duplicate_8490                                                                                                          ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[6]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[7]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[7]~_Duplicate_8489                                                                                                          ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[7]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[9]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[9]~_Duplicate_8487                                                                                                          ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[9]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[10]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0|reg_o[10]~_Duplicate_8483                                                                                                         ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[16]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[16]~_Duplicate_2193                                                                                                         ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[16]                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[17]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[17]~_Duplicate_2192                                                                                                         ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[17]                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[18]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[18]~_Duplicate_2196                                                                                                         ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[18]                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[21]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[21]~_Duplicate_2194                                                                                                         ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[21]                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[22]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[22]~_Duplicate_2195                                                                                                         ; COMBOUT          ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[22]                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|Add0~175                                                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|Equal2~115                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_109                                                                                                         ; REGOUT           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_112                                                                                                         ; REGOUT           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_114                                                                                                         ; REGOUT           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_109                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_109_Duplicate                                                                                               ; REGOUT           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_109_Duplicate                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_109_Duplicate_Duplicate                                                                                     ; REGOUT           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_114                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_114_Duplicate                                                                                               ; REGOUT           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_114_Duplicate                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~104_Duplicate_114_Duplicate_Duplicate                                                                                     ; REGOUT           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~107                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~107_Duplicate_110                                                                                                         ; REGOUT           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~107                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~107_Duplicate_116                                                                                                         ; REGOUT           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~107                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~107_Duplicate_118                                                                                                         ; REGOUT           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~107                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~107_Duplicate_120                                                                                                         ; REGOUT           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|Add2~99                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[0]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[0]~800                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2454                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2456                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]~_Duplicate_281           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]~_Duplicate_271           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]~_Duplicate_272           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]~_Duplicate_273           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[24]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[24]~_Duplicate_282           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[24]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]~_Duplicate_277           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]~_Duplicate_276           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]~_Duplicate_274           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]~_Duplicate_285           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[32]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[32]~_Duplicate_284           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[32]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]~_Duplicate_279           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]~_Duplicate_283           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[36]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[36]~_Duplicate_278           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[36]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]~_Duplicate_280           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]~_Duplicate_275           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[33]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[33]~_Duplicate_13273           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[33]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[37]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[37]~_Duplicate_13275           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[37]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[38]~_Duplicate_13280           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]~_Duplicate_13279           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[40]~_Duplicate_13278           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[41]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[41]~_Duplicate_13277           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[41]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]~_Duplicate_13276           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]~_Duplicate_13274           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[38]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[38]~_Duplicate_381                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[38]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[35]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[35]~_Duplicate_14265           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[35]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]~_Duplicate_14266           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]~_Duplicate_14269           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[39]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[39]~_Duplicate_14268           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[39]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]~_Duplicate_14267           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[34]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[34]~_Duplicate_14265           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[34]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[37]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[37]~_Duplicate_14267           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[37]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]~_Duplicate_14270           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[39]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[39]~_Duplicate_14269           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[39]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]~_Duplicate_14268           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[64]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[64]~_Duplicate_14266           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[64]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]~_Duplicate_3329                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]~_Duplicate_3330                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]~_Duplicate_3331                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2454                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2456                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]~_Duplicate_262             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]~_Duplicate_264             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]~_Duplicate_265             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]~_Duplicate_266             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]~_Duplicate_267             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[44]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[44]~_Duplicate_263             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[44]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[45]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[45]~_Duplicate_261             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[45]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[3]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[6]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[6]~_Duplicate_382                 ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[6]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[7]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[7]~_Duplicate_383                 ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[7]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]~_Duplicate_381                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[4]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[4]~_Duplicate_257              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[4]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]~_Duplicate_262             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]~_Duplicate_263             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[43]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[43]~_Duplicate_261             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[43]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]~_Duplicate_257              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]~_Duplicate_261             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]~_Duplicate_265             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]~_Duplicate_263             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]~_Duplicate_264             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]~_Duplicate_266             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]~_Duplicate_267             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[43]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[43]~_Duplicate_262             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[43]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]~_Duplicate_57                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]~_Duplicate_58                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]~_Duplicate_59                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]~_Duplicate_60                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2454                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2456                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[3]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[3]~_Duplicate_13309               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[3]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[10]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[10]~_Duplicate_13313              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[10]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[11]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[11]~_Duplicate_13311              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[11]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[17]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[17]~_Duplicate_13315              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[17]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[18]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[18]~_Duplicate_13314              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[18]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]~_Duplicate_13312              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]~_Duplicate_13310              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[31]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[42]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[42]~_Duplicate_261             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[42]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]~_Duplicate_57                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[4]~4                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[4]~4_Duplicate_6        ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[4]~4                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2454                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2456                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[9]                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[9]~_Duplicate_272            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[9]                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[11]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[11]~_Duplicate_273           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[11]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[12]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[12]~_Duplicate_271           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[42]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[42]~_Duplicate_274           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[42]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[15]                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[16]                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[16]~_Duplicate_136     ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[16]                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[17]                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[17]~_Duplicate_135     ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[17]                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[18]                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[18]~_Duplicate_134     ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[18]                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[20]                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[20]~_Duplicate_133     ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[20]                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[22]                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[22]~_Duplicate_132     ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[22]                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[25]                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[25]~_Duplicate_131     ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[25]                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[26]                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[26]~_Duplicate_130     ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[26]                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[29]                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[29]~_Duplicate_129     ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|current_coadd_dat_reg[29]                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[59]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[59]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[59]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[61]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[61]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[61]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[62]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[62]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[62]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]~_Duplicate_381                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]~_Duplicate_382                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]~_Duplicate_383                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]~_Duplicate_263             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[39]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[39]~_Duplicate_262             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[39]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[42]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[42]~_Duplicate_261             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[42]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[58]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[58]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[58]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[59]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[59]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[59]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[61]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[61]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[61]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[62]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[62]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[62]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[60]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[60]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[60]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[62]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[62]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[62]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]~_Duplicate_57                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]~_Duplicate_58                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[3]~4                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[3]~4_Duplicate_6        ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[3]~4                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2454                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2456                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[15]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[15]~_Duplicate_273           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[15]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]~_Duplicate_272           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]~_Duplicate_271           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]~_Duplicate_274           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[5]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[5]~_Duplicate_266              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[5]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[6]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[6]~_Duplicate_257              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[7]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[7]~_Duplicate_261              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[7]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[8]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[8]~_Duplicate_263              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[8]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[26]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[28]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[28]~_Duplicate_265             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[28]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[40]~_Duplicate_267             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[41]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[41]~_Duplicate_264             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[41]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[43]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[43]~_Duplicate_262             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[43]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[45]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[45]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[45]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[33]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[33]~_Duplicate_381                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[33]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]~_Duplicate_382                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[37]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[37]~_Duplicate_383                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[37]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[3]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[3]~_Duplicate_261              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[3]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[6]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[6]~_Duplicate_258              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[6]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]~_Duplicate_259              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[8]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[8]~_Duplicate_263              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[8]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]~_Duplicate_267             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[26]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[26]~_Duplicate_269             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[26]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[28]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[28]~_Duplicate_265             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[28]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]~_Duplicate_268             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]~_Duplicate_266             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[41]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[41]~_Duplicate_264             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[41]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[42]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[42]~_Duplicate_262             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[42]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[43]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[43]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[43]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[3]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[3]~_Duplicate_257              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[5]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[5]~_Duplicate_266              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[5]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]~_Duplicate_260              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]~_Duplicate_261              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[8]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[8]~_Duplicate_263              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[8]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]~_Duplicate_268             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[30]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[30]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[30]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[39]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[39]~_Duplicate_267             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[39]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[41]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[41]~_Duplicate_265             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[41]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[42]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[42]~_Duplicate_264             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[42]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[43]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[43]~_Duplicate_262             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[43]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]~_Duplicate_57                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]~_Duplicate_58                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]~_Duplicate_59                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]~_Duplicate_60                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]~_Duplicate_61                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_integral_dat_o[1]              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_integral_dat_o[1]~_Duplicate_129 ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_integral_dat_o[1]              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2454                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2456                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]~_Duplicate_12373               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[22]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[24]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[24]~_Duplicate_12374              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[24]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]~_Duplicate_12376              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]~_Duplicate_12375              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]~_Duplicate_57                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]~_Duplicate_58                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delayed_last_row[1]                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delayed_last_row[1]~_Duplicate_4       ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delayed_last_row[1]                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[1]                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[1]~_Duplicate_4         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[1]                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2454                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2456                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]~_Duplicate_265              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[2]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[2]~_Duplicate_262              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[2]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[25]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[25]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[25]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]~_Duplicate_264             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[43]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[43]~_Duplicate_263             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[43]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[44]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[44]~_Duplicate_261             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[44]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[45]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[45]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[45]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[0]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[0]~_Duplicate_392                 ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[0]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[6]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[6]~_Duplicate_384                 ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[6]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[14]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[14]~_Duplicate_389                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[14]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[16]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[16]~_Duplicate_390                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[16]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[17]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[17]~_Duplicate_391                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[17]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[19]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[19]~_Duplicate_388                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[19]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[21]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[21]~_Duplicate_387                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[21]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[22]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[22]~_Duplicate_386                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[22]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]~_Duplicate_333                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]~_Duplicate_385                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[26]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]~_Duplicate_334                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]~_Duplicate_383                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr2_tmp_reg[0]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr2_tmp_reg[0]~_Duplicate_641              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr2_tmp_reg[0]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[0]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[0]~_Duplicate_267              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[0]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]~_Duplicate_266              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[2]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[2]~_Duplicate_263              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[2]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]~_Duplicate_265             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[41]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[41]~_Duplicate_264             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[41]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[42]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[42]~_Duplicate_262             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[42]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[43]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[43]~_Duplicate_261             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[43]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[1]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[1]~_Duplicate_264              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[1]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[2]                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[2]~_Duplicate_261              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[2]                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[23]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[23]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[23]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]~_Duplicate_265             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[41]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[41]~_Duplicate_263             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[41]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[42]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[42]~_Duplicate_262             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[42]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[43]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[43]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[43]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[44]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[44]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[44]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]~_Duplicate_57                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]~_Duplicate_58                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]~_Duplicate_59                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]~_Duplicate_60                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[0]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[0]                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2454                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Add1~2456                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~6                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~6_Duplicate_13                                      ; REGOUT           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~7                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~7_Duplicate_12                                      ; REGOUT           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~7                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~7_Duplicate_15                                      ; REGOUT           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~7                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; REGOUT    ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~7_Duplicate_17                                      ; REGOUT           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[0]                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[0]~_Duplicate_4                                         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[17]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[17]~_Duplicate_288           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[17]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]~_Duplicate_299           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]~_Duplicate_292           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]~_Duplicate_287           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]~_Duplicate_289           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[23]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[23]~_Duplicate_300           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[23]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]~_Duplicate_294           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]~_Duplicate_286           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[27]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[27]~_Duplicate_303           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[27]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]~_Duplicate_305           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]~_Duplicate_290           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]~_Duplicate_302           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]~_Duplicate_304           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]~_Duplicate_297           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]~_Duplicate_301           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]~_Duplicate_298           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]~_Duplicate_296           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]~_Duplicate_291           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[40]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[40]~_Duplicate_293           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[40]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[41]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[41]~_Duplicate_295           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[41]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[33]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[33]~_Duplicate_257             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[33]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[34]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[34]~_Duplicate_258             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[34]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[36]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[36]~_Duplicate_259             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[36]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[37]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[37]~_Duplicate_261             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[37]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[38]~_Duplicate_266             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]~_Duplicate_265             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[39]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[40]~_Duplicate_264             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[41]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[41]~_Duplicate_263             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[41]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]~_Duplicate_262             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[42]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]~_Duplicate_260             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[33]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[33]~_Duplicate_8409            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[33]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[34]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[34]~_Duplicate_8410            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[34]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]~_Duplicate_8412            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]~_Duplicate_8415            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[39]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[39]~_Duplicate_8414            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[39]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]~_Duplicate_8413            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[64]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[64]~_Duplicate_8411            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[64]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[34]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[34]~_Duplicate_8409            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[34]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[36]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[36]~_Duplicate_8410            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[36]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[37]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[37]~_Duplicate_8412            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[37]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]~_Duplicate_8416            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[38]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[39]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[39]~_Duplicate_8415            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[39]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]~_Duplicate_8414            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[40]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[41]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[41]~_Duplicate_8413            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[41]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[64]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[64]~_Duplicate_8411            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[64]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]~_Duplicate_57                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]~_Duplicate_58                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]~_Duplicate_59                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[12]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[12]~_Duplicate_60                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[12]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|Add0~81                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|Add0~81                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux67~71                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux67~72                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux68~71                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Mux68~72                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3                                                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3~_Duplicate_29                                                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6                                                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6~_Duplicate_31                                                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[3]                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[3]~_Duplicate_453                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[3]                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[4]                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[4]~_Duplicate_452                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[4]                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[6]                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[6]~_Duplicate_460                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[6]                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[7]                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[7]~_Duplicate_461                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[7]                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[9]                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[9]~_Duplicate_451                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[9]                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[10]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[10]~_Duplicate_448                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[10]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[11]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[11]~_Duplicate_459                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[11]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[14]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[14]~_Duplicate_457                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[14]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[15]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[15]~_Duplicate_456                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[15]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[16]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[16]~_Duplicate_463                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[16]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[18]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[18]~_Duplicate_455                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[18]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[19]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[19]~_Duplicate_454                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[19]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[20]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[20]~_Duplicate_462                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[20]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[22]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[22]~_Duplicate_449                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[22]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[23]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[23]~_Duplicate_450                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[23]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[24]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[24]~_Duplicate_458                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[24]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[26]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[26]~_Duplicate_464                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[26]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[3]                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[3]~_Duplicate_453                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[3]                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[4]                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[4]~_Duplicate_452                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[4]                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[9]                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[9]~_Duplicate_451                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[9]                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[10]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[10]~_Duplicate_450                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[10]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[14]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[14]~_Duplicate_457                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[14]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[15]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[15]~_Duplicate_456                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[15]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[18]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[18]~_Duplicate_455                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[18]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[19]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[19]~_Duplicate_454                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[19]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[22]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[22]~_Duplicate_449                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[22]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[23]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[23]~_Duplicate_448                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[23]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[3]                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[3]~_Duplicate_452                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[3]                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[9]                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[9]~_Duplicate_451                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[9]                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[10]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[10]~_Duplicate_450                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[10]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[22]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[22]~_Duplicate_449                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[22]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[23]                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[23]~_Duplicate_448                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[23]                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux0~1488                                                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux0~1488_Duplicate_1498                                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux0~1493                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux0~1495                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux1~1103                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux1~1104                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux2~1098                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux2~1099                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux3~1098                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux3~1099                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux4~1098                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux4~1099                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux5~1098                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux5~1099                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux6~1098                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux6~1099                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux7~1098                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux7~1099                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux8~1098                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux8~1099                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux9~1098                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux9~1099                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux10~1098                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux10~1099                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux11~1098                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux11~1099                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux12~1095                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux12~1095_Duplicate_1103                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux12~1095                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux12~1098                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux12~1099                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux12~1099                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux12~1099_Duplicate_1102                                                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux13~1098                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux13~1099                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux14~1098                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux14~1099                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux15~1098                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux15~1099                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux16~1098                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux16~1099                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux17~1098                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux17~1099                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux18~1098                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux18~1099                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux19~1184                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux19~1185                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux20~1184                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux20~1185                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux21~1184                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux21~1185                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux22~1184                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux22~1185                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux23~1184                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux23~1185                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux24~1184                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux24~1185                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux25~1484                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux25~1486                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux26~1479                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux26~1479_BDD2188_BDD2189                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux26~1479_BDD2190_BDD2191                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux26~1479_BDD2192_BDD2193                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux26~1481                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux26~1484                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux26~1486                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux27~1479                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux27~1479_BDD2194_BDD2195                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux27~1479_BDD2196_BDD2197                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux27~1479_BDD2198_BDD2199                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux27~1484                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux27~1486                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux28~1480                                                                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux28~1481                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux28~1481_BDD2200_BDD2201                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux28~1481_BDD2202_BDD2203                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux28~1481_BDD2204_BDD2205                                                                                                                 ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux28~1484                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux28~1486                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux29~1484                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux29~1486                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux30~1484                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux30~1486                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux31~1547                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux31~1549                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|qa_bank_o[4]~3235                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|qa_bank_o[4]~3238                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|qa_bank_o[4]~3239                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|qa_bank_o[5]~3253                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|qa_bank_o[5]~3254                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|qa_bank_o[5]~3256                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux52~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux52~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux56~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux56~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux56~72_Duplicate_74                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux56~72_Duplicate_74_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux56~72_Duplicate_74                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux58~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux58~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux58~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux58~72_Duplicate_76                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux58~72                                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux58~72_Duplicate_74                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux58~72_Duplicate_74_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux58~72_Duplicate_74                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux58~72_Duplicate_74_Duplicate                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux58~72_Duplicate_74_Duplicate_Duplicate                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux61~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux61~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux61~72_Duplicate_74                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux61~72_Duplicate_74_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux61~72_Duplicate_74                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux65~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux65~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux65~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux65~72_Duplicate_76                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux65~72                                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux68~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux68~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux68~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux68~72_Duplicate_76                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux68~72                                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux68~72_Duplicate_76                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux68~72_Duplicate_76_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux69~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux69~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux72~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux72~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux72~72_Duplicate_74                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux72~72_Duplicate_74_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux72~72_Duplicate_74                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux72~72_Duplicate_74_Duplicate                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux72~72_Duplicate_74_Duplicate_Duplicate                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux72~72_Duplicate_74_Duplicate                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux73~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux73~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux73~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux73~72_Duplicate_76                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux73~72                                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux75~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux75~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux75~72_Duplicate_74                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux75~72_Duplicate_74_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux75~72_Duplicate_74                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux75~72_Duplicate_74_Duplicate                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux75~72_Duplicate_74_Duplicate_Duplicate                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux75~72_Duplicate_74_Duplicate                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux76~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux76~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux76~72_Duplicate_74                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux76~72_Duplicate_74_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux76~72_Duplicate_74                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux77~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux77~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux78~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux78~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux78~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux78~72_Duplicate_76                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux78~72                                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux78~72_Duplicate_74                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux78~72_Duplicate_74_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux78~72_Duplicate_74_Duplicate                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux78~72_Duplicate_74_Duplicate_Duplicate                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux79~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux79~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux80~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux80~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux80~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux80~72_Duplicate_76                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux80~72                                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux80~72_Duplicate_76                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux80~72_Duplicate_76_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux81~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux81~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux81~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux81~72_Duplicate_76                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux81~72                                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux81~72_Duplicate_74                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux81~72_Duplicate_74_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux81~72_Duplicate_74                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux82~72                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux82~72_Duplicate_74                                                                                    ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux82~72_Duplicate_74                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux82~72_Duplicate_74_Duplicate                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux82~72_Duplicate_74                                                                                  ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux82~72_Duplicate_74_Duplicate                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux82~72_Duplicate_74_Duplicate_Duplicate                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux82~72_Duplicate_74_Duplicate                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux83~105                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux83~105_Duplicate_107                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux83~105                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux83~105_Duplicate_109                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux83~105_Duplicate_107                                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux83~105_Duplicate_107_Duplicate                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux151~65                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux151~65_Duplicate_69                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux151~65                                                                                              ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux152~66                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux152~66_Duplicate_69                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux152~66                                                                                              ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux169~67                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux169~67_Duplicate_69                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux169~67                                                                                              ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux173~67                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux173~67_Duplicate_69                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux173~67                                                                                              ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux173~67_Duplicate_69                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux173~67_Duplicate_69_Duplicate                                                                         ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux173~67_Duplicate_69                                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux212~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux212~894_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux212~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux212~894_Duplicate_897                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux212~894_Duplicate_897_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux212~894_Duplicate_897                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux212~894_Duplicate_897_Duplicate                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux212~894_Duplicate_897_Duplicate_Duplicate                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux212~894_Duplicate_897_Duplicate                                                                     ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux213~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux213~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux213~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux213~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux213~892                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux213~892_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux213~892                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~886                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~886_Duplicate_899                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~886                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~888                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~888_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~888                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~894_Duplicate_898                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux214~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux215~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux215~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux216~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux216~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux216~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux216~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux217~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux217~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux217~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux217~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux217~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux217~894_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux217~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux217~894_Duplicate_897                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux217~894_Duplicate_897_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux217~894_Duplicate_897                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux218~886                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux218~886_Duplicate_898                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux218~886                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux218~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux218~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux218~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux218~894_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux218~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux219~886                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux219~886_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux219~886                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux219~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux219~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux219~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux219~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux221~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux221~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux222~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux222~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux222~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux222~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux223~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux223~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux223~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux223~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux223~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux223~894_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux223~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux223~894_Duplicate_897                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux223~894_Duplicate_897_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux223~894_Duplicate_897                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~894_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~894_Duplicate_897                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~894_Duplicate_897_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~894_Duplicate_897                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~894_Duplicate_897_Duplicate                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~894_Duplicate_897_Duplicate_Duplicate                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux224~894_Duplicate_897_Duplicate                                                                     ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux225~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux225~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux225~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux225~894_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux225~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux225~894_Duplicate_897                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux225~894_Duplicate_897_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux225~894_Duplicate_897                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux226~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux226~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux226~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux226~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux226~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux226~894_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux226~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux226~894_Duplicate_897                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux226~894_Duplicate_897_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux226~894_Duplicate_897                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux227~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux227~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux227~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux227~889                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux227~889_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux227~889                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux227~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux228~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux228~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux228~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux228~894_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux228~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux228~894_Duplicate_897                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux228~894_Duplicate_897_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux228~894_Duplicate_897                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux229~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux229~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux230~886                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux230~886_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux230~886                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux230~886_Duplicate_897                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux230~886_Duplicate_897_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux230~886_Duplicate_897                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux230~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux230~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~886                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~886_Duplicate_898                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~886                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~886_Duplicate_898                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~886_Duplicate_898_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~886_Duplicate_898                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~887                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~887_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~887                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~887_Duplicate_897                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux231~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~894_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~894_Duplicate_897                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~894_Duplicate_897_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~894_Duplicate_897                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~894_Duplicate_897_Duplicate                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~894_Duplicate_897_Duplicate_Duplicate                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux232~894_Duplicate_897_Duplicate                                                                     ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux233~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux233~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~888                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~888_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~888                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~888_Duplicate_897                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~888_Duplicate_897_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~888_Duplicate_897                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~888_Duplicate_897_Duplicate                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~888_Duplicate_897_Duplicate_Duplicate                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~888_Duplicate_897_Duplicate                                                                     ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~894_Duplicate_898                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~894_Duplicate_898                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~894_Duplicate_898_Duplicate                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~894_Duplicate_898                                                                               ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~894_Duplicate_898_Duplicate                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~894_Duplicate_898_Duplicate_Duplicate                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux234~894_Duplicate_898_Duplicate                                                                     ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux236~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux236~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux236~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux236~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux237~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux237~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux237~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux237~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux237~894                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux237~894_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux237~894                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux238~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux238~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux239~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux239~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux240~886                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux240~886_Duplicate_897                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux240~886                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux240~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux240~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux240~889                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux240~889                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux240~889_Duplicate_898                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux240~889                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux240~892                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux242~887                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux242~888                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux243~950                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux243~951                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux243~952                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux243~955                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux243~957                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux243~957_Duplicate_960                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux243~957                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][16]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][16]~_Duplicate_105290                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][16]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][20]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][20]~_Duplicate_105612                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][20]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][21]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][21]~_Duplicate_105444                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][21]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][0]~104925                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][0]~104925_Duplicate_105029                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][0]~104925                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][1]~104933                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][1]~104933_Duplicate_105052                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][1]~104933                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][2]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][2]~_Duplicate_105073                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][2]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][3]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][3]~_Duplicate_105545                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][3]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][4]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][4]~_Duplicate_105237                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][4]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][5]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][5]~_Duplicate_105414                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][5]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][6]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][6]~_Duplicate_105577                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][6]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][7]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][7]~_Duplicate_105006                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][8]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][8]~_Duplicate_105524                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][8]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][9]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][9]~_Duplicate_105196                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][9]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][10]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][10]~_Duplicate_105219                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][10]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][11]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][11]~_Duplicate_105355                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][11]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][12]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][12]~_Duplicate_105394                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][12]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][13]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][13]~_Duplicate_105318                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][13]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][14]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][14]~_Duplicate_105634                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][14]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][15]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][15]~_Duplicate_104943                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][16]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][16]~_Duplicate_105135                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][16]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][17]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][17]~_Duplicate_105113                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][17]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][18]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][18]~_Duplicate_105505                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][18]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][19]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][19]~_Duplicate_105488                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][19]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][20]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][20]~_Duplicate_105175                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][20]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][21]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][21]~_Duplicate_105154                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][21]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][22]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][22]~_Duplicate_105278                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][22]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][23]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][23]~_Duplicate_105260                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][23]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][24]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][24]~_Duplicate_105336                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][24]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][25]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][25]~_Duplicate_105434                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][25]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][26]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][26]~_Duplicate_104967                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][27]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][27]~_Duplicate_105299                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][27]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][28]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][28]~_Duplicate_105467                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][28]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][29]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][29]~_Duplicate_105007                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][30]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][30]~_Duplicate_105619                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][30]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][31]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][31]~_Duplicate_105092                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][31]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][0]~104924                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][0]~104924_Duplicate_105030                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][0]~104924                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][1]~104932                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][1]~104932_Duplicate_105053                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][1]~104932                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][2]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][2]~_Duplicate_105074                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][2]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][3]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][3]~_Duplicate_105546                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][3]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][4]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][4]~_Duplicate_105238                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][4]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][5]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][5]~_Duplicate_105415                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][5]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][6]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][6]~_Duplicate_105578                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][6]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][7]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][7]~_Duplicate_105564                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][7]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][8]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][8]~_Duplicate_105525                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][8]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][9]                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][9]~_Duplicate_105197                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][9]                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][10]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][10]~_Duplicate_105220                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][10]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][11]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][11]~_Duplicate_105356                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][11]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][12]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][12]~_Duplicate_105395                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][12]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][13]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][13]~_Duplicate_105319                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][13]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][14]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][14]~_Duplicate_105635                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][14]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][15]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][15]~_Duplicate_105451                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][15]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]~_Duplicate_105136                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][17]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][17]~_Duplicate_105114                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][17]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][18]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][18]~_Duplicate_105506                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][18]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][19]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][19]~_Duplicate_105489                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][19]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][20]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][20]~_Duplicate_105176                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][20]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][21]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][21]~_Duplicate_105155                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][21]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][22]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][22]~_Duplicate_105279                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][22]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][23]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][23]~_Duplicate_105261                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][23]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]~_Duplicate_105337                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]~_Duplicate_105435                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][26]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][26]~_Duplicate_105377                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][26]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]~_Duplicate_105300                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][28]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][28]~_Duplicate_105468                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][28]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]~_Duplicate_105599                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][30]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][30]~_Duplicate_105620                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][30]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][31]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][31]~_Duplicate_105093                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][31]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][16]~_Duplicate_105291                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][17]~_Duplicate_105146                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][20]~_Duplicate_105625                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][21]~_Duplicate_105001                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][17]~_Duplicate_105127                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][20]~_Duplicate_105538                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][24]~_Duplicate_105105                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][0]~104920                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][0]~104920_Duplicate_105028                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][0]~104920                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][1]~104928                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][1]~104928_Duplicate_105051                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][1]~104928                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][2]~_Duplicate_105072                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][3]~_Duplicate_105544                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][4]~_Duplicate_105236                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][5]~_Duplicate_105413                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][6]~_Duplicate_105576                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][7]~_Duplicate_105563                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][8]~_Duplicate_105523                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][9]~_Duplicate_105195                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][10]~_Duplicate_105218                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][11]~_Duplicate_105354                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][12]~_Duplicate_105393                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][13]~_Duplicate_105317                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][14]~_Duplicate_105633                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]~_Duplicate_105450                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]~_Duplicate_105134                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]~_Duplicate_105112                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][18]~_Duplicate_105504                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][19]~_Duplicate_105487                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][20]~_Duplicate_105174                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][21]~_Duplicate_105153                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][22]~_Duplicate_105277                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][23]~_Duplicate_105259                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][24]~_Duplicate_105335                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][25]~_Duplicate_105433                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][26]~_Duplicate_105376                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][27]~_Duplicate_105298                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][28]~_Duplicate_105466                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][29]~_Duplicate_105598                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][30]~_Duplicate_105618                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][30]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][31]~_Duplicate_105091                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][0]~104921                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][0]~104921_Duplicate_105027                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][0]~104921                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][1]~104929                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][1]~104929_Duplicate_105050                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][1]~104929                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][2]~_Duplicate_104959                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][3]~_Duplicate_105543                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][4]~_Duplicate_105235                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][5]~_Duplicate_105412                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][6]~_Duplicate_105575                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][7]~_Duplicate_105005                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][8]~_Duplicate_105522                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][9]~_Duplicate_105194                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][10]~_Duplicate_105217                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][11]~_Duplicate_105353                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][12]~_Duplicate_105392                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][13]~_Duplicate_105316                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][14]~_Duplicate_105632                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][15]~_Duplicate_105449                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][16]~_Duplicate_105133                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][17]~_Duplicate_105111                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][18]~_Duplicate_105503                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][19]~_Duplicate_105486                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][20]~_Duplicate_105173                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][21]~_Duplicate_105152                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][22]~_Duplicate_105276                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][23]~_Duplicate_105258                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][24]~_Duplicate_105334                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][25]~_Duplicate_105432                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][26]~_Duplicate_105375                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][27]~_Duplicate_105297                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][28]~_Duplicate_105465                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][29]~_Duplicate_105597                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][30]~_Duplicate_105617                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][30]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][31]~_Duplicate_105090                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][16]~_Duplicate_105289                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][20]~_Duplicate_105609                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][0]~_Duplicate_105038                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][1]~_Duplicate_105062                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][3]~_Duplicate_105554                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][4]~_Duplicate_105253                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][5]~_Duplicate_105423                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][6]~_Duplicate_105592                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][7]~_Duplicate_105570                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][8]~_Duplicate_105537                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][10]~_Duplicate_105233                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][11]~_Duplicate_105364                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][12]~_Duplicate_104951                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][12]~_Duplicate_104951                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][12]~_Duplicate_104951_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][12]~_Duplicate_104951                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][12]~_Duplicate_104951_Duplicate                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][12]~_Duplicate_104951_Duplicate_Duplicate                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][12]~_Duplicate_104951_Duplicate                                                                ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][13]~_Duplicate_105328                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][14]~_Duplicate_105643                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][15]~_Duplicate_105458                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][16]~_Duplicate_105145                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][17]~_Duplicate_105123                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][18]~_Duplicate_105515                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][20]~_Duplicate_104954                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][20]~_Duplicate_104954                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][20]~_Duplicate_104954_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][20]~_Duplicate_104954                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][22]~_Duplicate_105287                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][23]~_Duplicate_105268                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][24]~_Duplicate_105345                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][26]~_Duplicate_105386                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][27]~_Duplicate_105308                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][29]~_Duplicate_105607                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][31]~_Duplicate_105102                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][0]~_Duplicate_104963                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][1]~_Duplicate_104971                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][2]~_Duplicate_105085                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][3]~_Duplicate_104970                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][5]~_Duplicate_104938                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][6]~_Duplicate_105587                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][7]~_Duplicate_104993                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][7]~_Duplicate_104993                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][7]~_Duplicate_104993_Duplicate                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][7]~_Duplicate_104993                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][9]~_Duplicate_105210                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][11]~_Duplicate_105369                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][12]~_Duplicate_105404                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][13]~_Duplicate_104961                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][15]~_Duplicate_104940                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][15]~_Duplicate_104940                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][15]~_Duplicate_104940_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][15]~_Duplicate_104940                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][17]~_Duplicate_105124                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][19]~_Duplicate_104955                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][20]~_Duplicate_105185                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][21]~_Duplicate_105164                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][22]~_Duplicate_105288                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][23]~_Duplicate_105269                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][24]~_Duplicate_104949                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][24]~_Duplicate_104949                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][24]~_Duplicate_104949_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][24]~_Duplicate_104949                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][25]~_Duplicate_104947                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][25]~_Duplicate_104947                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][25]~_Duplicate_104947_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][25]~_Duplicate_104947                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][26]~_Duplicate_104965                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][27]~_Duplicate_104974                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][27]~_Duplicate_104974                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][27]~_Duplicate_104974_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][27]~_Duplicate_104974                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][28]~_Duplicate_105477                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][29]~_Duplicate_105608                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][30]~_Duplicate_104995                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][30]~_Duplicate_104995                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][30]~_Duplicate_104995_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][30]~_Duplicate_104995                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][31]~_Duplicate_104956                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][31]~_Duplicate_104956                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][31]~_Duplicate_104956_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][31]~_Duplicate_104956                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][0]~_Duplicate_105019                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][11]~_Duplicate_105646                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][0]~_Duplicate_105041                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][1]~_Duplicate_105065                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][2]~_Duplicate_105083                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][3]~_Duplicate_105557                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][4]~_Duplicate_105251                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][5]~_Duplicate_105426                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][6]~_Duplicate_105590                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][7]~_Duplicate_105573                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][8]~_Duplicate_105535                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][9]~_Duplicate_105208                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][10]~_Duplicate_105231                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][11]~_Duplicate_105367                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][12]~_Duplicate_105407                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][0]~_Duplicate_105042                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][1]~_Duplicate_105066                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][2]~_Duplicate_105084                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][3]~_Duplicate_105558                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][4]~_Duplicate_105252                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][5]~_Duplicate_105427                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][6]~_Duplicate_105591                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][7]~_Duplicate_105574                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][8]~_Duplicate_105536                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][9]~_Duplicate_105209                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][10]~_Duplicate_105232                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][11]~_Duplicate_105368                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][12]~_Duplicate_105408                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][2]~_Duplicate_105611                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][10]~_Duplicate_105012                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][10]~_Duplicate_105011                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][11]~_Duplicate_105645                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][0]~_Duplicate_105040                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][1]~_Duplicate_105064                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][2]~_Duplicate_105082                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][3]~_Duplicate_105556                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][4]~_Duplicate_105250                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][5]~_Duplicate_105425                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][6]~_Duplicate_105589                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][7]~_Duplicate_105572                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][8]~_Duplicate_105534                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][9]~_Duplicate_105207                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][10]~_Duplicate_105230                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][11]~_Duplicate_105366                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][12]~_Duplicate_105406                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][0]~_Duplicate_105039                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][1]~_Duplicate_105063                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][2]~_Duplicate_105081                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][3]~_Duplicate_105555                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][4]~_Duplicate_105249                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][5]~_Duplicate_105424                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][6]~_Duplicate_105588                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][7]~_Duplicate_105571                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][8]~_Duplicate_105533                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][9]~_Duplicate_105206                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][10]~_Duplicate_105229                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][11]~_Duplicate_105365                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][12]~_Duplicate_105405                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][1]~_Duplicate_105043                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][16]~_Duplicate_105329                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][17]~_Duplicate_105168                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][31]~_Duplicate_105044                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][0]~_Duplicate_105035                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][1]~_Duplicate_105058                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][2]~_Duplicate_104999                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][3]~_Duplicate_105551                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]~_Duplicate_104957                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]~_Duplicate_104957                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]~_Duplicate_104957_Duplicate                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]~_Duplicate_104957                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]~_Duplicate_104957_Duplicate                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]~_Duplicate_104957_Duplicate_Duplicate                                                         ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][4]~_Duplicate_104957_Duplicate                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][5]~_Duplicate_105419                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][6]~_Duplicate_105003                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][7]~_Duplicate_104982                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][7]~_Duplicate_104982                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][7]~_Duplicate_104982_Duplicate                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][7]~_Duplicate_104982                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][8]~_Duplicate_105530                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][9]~_Duplicate_105202                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][10]~_Duplicate_105225                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]~_Duplicate_104984                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]~_Duplicate_104984                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]~_Duplicate_104984_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]~_Duplicate_104984                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]~_Duplicate_104984_Duplicate                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]~_Duplicate_104984_Duplicate_Duplicate                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][11]~_Duplicate_104984_Duplicate                                                                ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][12]~_Duplicate_105400                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][13]~_Duplicate_105324                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][14]~_Duplicate_105639                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][15]~_Duplicate_104941                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][16]~_Duplicate_105141                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][17]~_Duplicate_105119                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][18]~_Duplicate_105511                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][19]~_Duplicate_105494                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][20]~_Duplicate_105181                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][21]~_Duplicate_105160                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][22]~_Duplicate_105284                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][23]~_Duplicate_104945                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][24]~_Duplicate_105341                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][25]~_Duplicate_105440                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][26]~_Duplicate_105382                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][27]~_Duplicate_105304                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][28]~_Duplicate_105473                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][29]~_Duplicate_105603                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][30]~_Duplicate_104978                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][30]~_Duplicate_104978                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][30]~_Duplicate_104978_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][30]~_Duplicate_104978                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][31]~_Duplicate_105098                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][0]~_Duplicate_105036                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][1]~_Duplicate_105059                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][2]~_Duplicate_105078                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][3]~_Duplicate_105552                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][4]~_Duplicate_105247                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][5]~_Duplicate_105420                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][6]~_Duplicate_105585                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][7]~_Duplicate_105567                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][8]~_Duplicate_105531                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][9]~_Duplicate_105203                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][10]~_Duplicate_105226                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][11]~_Duplicate_105361                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][12]~_Duplicate_105401                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][13]~_Duplicate_105325                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][14]~_Duplicate_105640                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][15]~_Duplicate_105456                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]~_Duplicate_105142                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][17]~_Duplicate_105120                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]~_Duplicate_105512                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][19]~_Duplicate_105495                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]~_Duplicate_105182                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]~_Duplicate_105161                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]~_Duplicate_104972                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][23]~_Duplicate_105265                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][24]~_Duplicate_105342                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][25]~_Duplicate_105441                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][26]~_Duplicate_105383                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][27]~_Duplicate_105305                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][28]~_Duplicate_105474                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][29]~_Duplicate_105604                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][30]~_Duplicate_104996                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][31]~_Duplicate_105099                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][16]~_Duplicate_105346                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][17]~_Duplicate_105186                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][21]~_Duplicate_105479                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][0]~_Duplicate_105647                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][4]~_Duplicate_105015                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][14]~_Duplicate_105610                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][16]~_Duplicate_105311                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][17]~_Duplicate_105166                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][21]~_Duplicate_105459                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][0]~_Duplicate_105034                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][1]~_Duplicate_105057                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][2]~_Duplicate_105077                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][3]~_Duplicate_105550                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][4]~_Duplicate_105246                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][5]~_Duplicate_105418                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]~_Duplicate_104998                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][7]~_Duplicate_104981                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][8]~_Duplicate_105529                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][8]~_Duplicate_105529                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][9]~_Duplicate_105201                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][10]~_Duplicate_105224                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][11]~_Duplicate_105360                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][12]~_Duplicate_105399                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]~_Duplicate_105323                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]~_Duplicate_105638                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]~_Duplicate_105455                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]~_Duplicate_105140                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]~_Duplicate_105118                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]~_Duplicate_105510                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]~_Duplicate_105493                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]~_Duplicate_105180                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]~_Duplicate_105159                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]~_Duplicate_105283                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][23]~_Duplicate_105264                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][24]~_Duplicate_105340                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]~_Duplicate_105439                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][26]~_Duplicate_105381                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][27]~_Duplicate_105303                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]~_Duplicate_105472                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]~_Duplicate_105602                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]~_Duplicate_105622                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][31]~_Duplicate_105097                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][0]~_Duplicate_105033                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][1]~_Duplicate_105056                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][2]~_Duplicate_104960                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][3]~_Duplicate_105549                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][4]~_Duplicate_105245                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][5]~_Duplicate_104937                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][5]~_Duplicate_104937                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][5]~_Duplicate_104937_Duplicate                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][5]~_Duplicate_104937                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][6]~_Duplicate_104986                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][6]~_Duplicate_104986                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][6]~_Duplicate_104986_Duplicate                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][6]~_Duplicate_104986                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][6]~_Duplicate_104986_Duplicate                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][6]~_Duplicate_104986_Duplicate_Duplicate                                                         ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][6]~_Duplicate_104986_Duplicate                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][7]~_Duplicate_104980                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][8]~_Duplicate_105528                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][8]~_Duplicate_105528                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][9]~_Duplicate_105200                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][10]~_Duplicate_105223                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][11]~_Duplicate_105359                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][12]~_Duplicate_105398                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][13]~_Duplicate_105322                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][14]~_Duplicate_104979                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][14]~_Duplicate_104979                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][14]~_Duplicate_104979_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][14]~_Duplicate_104979                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][14]~_Duplicate_104979_Duplicate                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][14]~_Duplicate_104979_Duplicate_Duplicate                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][14]~_Duplicate_104979_Duplicate                                                                ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][15]~_Duplicate_105454                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][16]~_Duplicate_105139                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][17]~_Duplicate_105117                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][18]~_Duplicate_105509                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][19]~_Duplicate_105492                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][20]~_Duplicate_105179                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][21]~_Duplicate_105158                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][22]~_Duplicate_105282                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][23]~_Duplicate_104944                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][24]~_Duplicate_105339                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][25]~_Duplicate_105438                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][26]~_Duplicate_105380                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][27]~_Duplicate_105302                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][28]~_Duplicate_105471                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][29]~_Duplicate_104987                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][30]~_Duplicate_104977                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][31]~_Duplicate_105096                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][1]~_Duplicate_105018                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][16]~_Duplicate_105008                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][17]~_Duplicate_105167                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][21]~_Duplicate_105478                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][23]~_Duplicate_105020                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][16]~_Duplicate_105309                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][20]~_Duplicate_105626                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][0]~_Duplicate_105031                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][1]~_Duplicate_105054                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][2]~_Duplicate_105075                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][3]~_Duplicate_105547                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][4]~_Duplicate_105002                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][5]~_Duplicate_105416                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][6]~_Duplicate_105583                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][7]~_Duplicate_105565                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][8]~_Duplicate_105526                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][9]~_Duplicate_105198                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][10]~_Duplicate_105221                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][11]~_Duplicate_105357                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][12]~_Duplicate_105396                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][13]~_Duplicate_105320                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][14]~_Duplicate_105636                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][15]~_Duplicate_105452                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][16]~_Duplicate_105137                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][17]~_Duplicate_105115                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][18]~_Duplicate_105507                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][19]~_Duplicate_105490                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][20]~_Duplicate_105177                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][21]~_Duplicate_105156                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][22]~_Duplicate_105280                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][23]~_Duplicate_105262                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][24]~_Duplicate_104948                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][25]~_Duplicate_105436                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][26]~_Duplicate_105378                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][27]~_Duplicate_104973                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][28]~_Duplicate_105469                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][29]~_Duplicate_105600                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][30]~_Duplicate_104976                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][31]~_Duplicate_105094                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][0]~_Duplicate_105032                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][1]~_Duplicate_105055                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][2]~_Duplicate_105076                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][3]~_Duplicate_105548                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][4]~_Duplicate_105244                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][5]~_Duplicate_105417                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][6]~_Duplicate_105584                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][7]~_Duplicate_105566                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][8]~_Duplicate_105527                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][9]~_Duplicate_105199                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][10]~_Duplicate_105222                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][11]~_Duplicate_105358                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][12]~_Duplicate_105397                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][13]~_Duplicate_105321                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][14]~_Duplicate_105637                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][15]~_Duplicate_105453                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][16]~_Duplicate_105138                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][17]~_Duplicate_105116                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][18]~_Duplicate_105508                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][19]~_Duplicate_105491                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][20]~_Duplicate_105178                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][21]~_Duplicate_105157                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][22]~_Duplicate_105281                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][23]~_Duplicate_105263                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][24]~_Duplicate_105338                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][25]~_Duplicate_105437                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][26]~_Duplicate_105379                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][27]~_Duplicate_105301                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][28]~_Duplicate_105470                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][29]~_Duplicate_105601                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][30]~_Duplicate_105621                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][30]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][31]~_Duplicate_105095                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[36][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][4]~_Duplicate_105014                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][16]~_Duplicate_105310                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][17]~_Duplicate_105165                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][20]~_Duplicate_105644                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[37][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][16]~_Duplicate_105347                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][17]~_Duplicate_105187                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][0]~_Duplicate_105037                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][1]~_Duplicate_105061                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][2]~_Duplicate_105080                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][3]~_Duplicate_105553                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][4]~_Duplicate_105248                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][5]~_Duplicate_105422                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][6]~_Duplicate_105586                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][7]~_Duplicate_105569                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][8]~_Duplicate_105532                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][9]~_Duplicate_105205                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][10]~_Duplicate_105228                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][11]~_Duplicate_105363                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][12]~_Duplicate_105403                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][13]~_Duplicate_105327                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][14]~_Duplicate_105642                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][15]~_Duplicate_105457                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][16]~_Duplicate_105144                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][17]~_Duplicate_105122                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][18]~_Duplicate_105514                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][19]~_Duplicate_105497                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][20]~_Duplicate_105184                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][21]~_Duplicate_105163                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][22]~_Duplicate_105286                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][23]~_Duplicate_105267                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][24]~_Duplicate_105344                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][25]~_Duplicate_105443                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][26]~_Duplicate_105385                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][27]~_Duplicate_105307                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][28]~_Duplicate_105476                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][29]~_Duplicate_105606                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][30]~_Duplicate_105624                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][30]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][31]~_Duplicate_105101                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[39][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][0]~_Duplicate_104964                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][1]~_Duplicate_105060                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][2]~_Duplicate_105079                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][3]~_Duplicate_104968                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][4]~_Duplicate_104958                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][5]~_Duplicate_105421                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][6]~_Duplicate_104985                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][6]~_Duplicate_104985                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][6]~_Duplicate_104985_Duplicate                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][6]~_Duplicate_104985                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][7]~_Duplicate_105568                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]~_Duplicate_104975                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]~_Duplicate_104975                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]~_Duplicate_104975_Duplicate                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]~_Duplicate_104975                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]~_Duplicate_104975_Duplicate                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]~_Duplicate_104975_Duplicate_Duplicate                                                         ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][8]~_Duplicate_104975_Duplicate                                                                 ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][9]~_Duplicate_105204                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][10]~_Duplicate_105227                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][11]~_Duplicate_105362                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][12]~_Duplicate_105402                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][13]~_Duplicate_105326                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][14]~_Duplicate_105641                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][15]~_Duplicate_104942                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][16]~_Duplicate_105143                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][17]~_Duplicate_105121                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][18]~_Duplicate_105513                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][19]~_Duplicate_105496                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][20]~_Duplicate_105183                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][21]~_Duplicate_105162                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][22]~_Duplicate_105285                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][23]~_Duplicate_105266                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][24]~_Duplicate_105343                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][25]~_Duplicate_105442                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][26]~_Duplicate_105384                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][27]~_Duplicate_105306                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][28]~_Duplicate_105475                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][29]~_Duplicate_105605                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][30]~_Duplicate_105623                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][30]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][31]~_Duplicate_105100                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[40][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][10]~_Duplicate_105010                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][16]~_Duplicate_105370                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][17]~_Duplicate_105188                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][21]~_Duplicate_105480                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][31]~_Duplicate_105103                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[41][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][0]~_Duplicate_104962                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][1]~_Duplicate_105049                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][2]~_Duplicate_105071                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][3]~_Duplicate_104969                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][4]~_Duplicate_105243                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][5]~_Duplicate_104992                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][6]~_Duplicate_105582                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][7]~_Duplicate_104983                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][8]~_Duplicate_105521                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][9]~_Duplicate_105193                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][10]~_Duplicate_105216                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][11]~_Duplicate_105352                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][12]~_Duplicate_104952                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][13]~_Duplicate_105315                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][14]~_Duplicate_105631                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][15]~_Duplicate_105448                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][16]~_Duplicate_105132                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][17]~_Duplicate_105110                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][18]~_Duplicate_104997                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][19]~_Duplicate_105485                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][20]~_Duplicate_105172                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][21]~_Duplicate_105151                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][22]~_Duplicate_105275                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][23]~_Duplicate_104946                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][24]~_Duplicate_104950                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][25]~_Duplicate_105431                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][26]~_Duplicate_104966                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][27]~_Duplicate_105296                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][28]~_Duplicate_105464                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][29]~_Duplicate_104994                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][29]~_Duplicate_104994                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][29]~_Duplicate_104994_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][29]~_Duplicate_104994                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][30]~_Duplicate_105009                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][31]~_Duplicate_104988                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][31]~_Duplicate_104988                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][31]~_Duplicate_104988_Duplicate                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[42][31]~_Duplicate_104988                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][4]~_Duplicate_105013                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][16]~_Duplicate_105234                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][17]~_Duplicate_105125                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][20]~_Duplicate_105516                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][21]~_Duplicate_105387                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][22]~_Duplicate_105021                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[43][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][0]~_Duplicate_105025                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][1]~_Duplicate_105047                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][2]~_Duplicate_105069                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][3]~_Duplicate_105541                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][4]~_Duplicate_105241                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][5]~_Duplicate_105000                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][6]~_Duplicate_105580                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][7]~_Duplicate_105561                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][8]~_Duplicate_105519                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][9]~_Duplicate_105191                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][10]~_Duplicate_105214                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][11]~_Duplicate_105350                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][12]~_Duplicate_105390                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][13]~_Duplicate_105313                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][14]~_Duplicate_105629                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][15]~_Duplicate_105446                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][16]~_Duplicate_105130                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][17]~_Duplicate_105108                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][18]~_Duplicate_105501                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][19]~_Duplicate_105483                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][20]~_Duplicate_105170                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][21]~_Duplicate_105149                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][22]~_Duplicate_105273                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][23]~_Duplicate_105256                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][24]~_Duplicate_105332                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][25]~_Duplicate_104990                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][26]~_Duplicate_105373                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][27]~_Duplicate_105294                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][28]~_Duplicate_105462                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][29]~_Duplicate_105595                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][30]~_Duplicate_105615                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][30]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][31]~_Duplicate_105088                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[44][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][0]~_Duplicate_105026                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][1]~_Duplicate_105048                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][2]~_Duplicate_105070                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][3]~_Duplicate_105542                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][4]~_Duplicate_105242                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][5]~_Duplicate_105411                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][6]~_Duplicate_105581                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][7]~_Duplicate_105562                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][8]~_Duplicate_105520                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][9]~_Duplicate_105192                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][10]~_Duplicate_105215                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][11]~_Duplicate_105351                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][12]~_Duplicate_105391                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][13]~_Duplicate_105314                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][14]~_Duplicate_105630                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][15]~_Duplicate_105447                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][16]~_Duplicate_105131                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][17]~_Duplicate_105109                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][18]~_Duplicate_105502                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][19]~_Duplicate_105484                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][20]~_Duplicate_105171                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][21]~_Duplicate_105150                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][22]~_Duplicate_105274                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][23]~_Duplicate_105257                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][24]~_Duplicate_105333                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][25]~_Duplicate_105430                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][26]~_Duplicate_105374                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][27]~_Duplicate_105295                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][28]~_Duplicate_105463                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][29]~_Duplicate_105596                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][30]~_Duplicate_105616                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][30]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][31]~_Duplicate_105089                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[45][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][16]~_Duplicate_105270                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][17]~_Duplicate_105126                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][22]~_Duplicate_105022                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][23]~_Duplicate_104989                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][23]~_Duplicate_105017                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[46][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[47][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[47][16]~_Duplicate_105211                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[47][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[47][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[47][17]~_Duplicate_105104                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[47][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[47][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[47][20]~_Duplicate_105498                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[47][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][0]~_Duplicate_105024                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][1]~_Duplicate_105046                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][1]~_Duplicate_105046                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][2]~_Duplicate_105068                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][3]~_Duplicate_105540                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][4]~_Duplicate_105240                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][5]~_Duplicate_105410                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][6]~_Duplicate_105579                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][6]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][7]~_Duplicate_105560                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][8]~_Duplicate_105518                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][9]~_Duplicate_105190                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][10]~_Duplicate_105213                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][11]~_Duplicate_105349                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][12]~_Duplicate_105389                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][13]~_Duplicate_105312                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][13]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][14]~_Duplicate_105628                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][15]~_Duplicate_105445                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][15]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][16]~_Duplicate_105129                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][17]~_Duplicate_105107                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][18]~_Duplicate_105500                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][19]~_Duplicate_105482                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][20]~_Duplicate_105169                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][20]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][21]~_Duplicate_105148                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][22]~_Duplicate_105272                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][23]~_Duplicate_105255                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][24]~_Duplicate_105331                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][25]~_Duplicate_105429                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][26]~_Duplicate_105372                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][27]~_Duplicate_105293                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][28]~_Duplicate_105461                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][29]~_Duplicate_105594                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][30]~_Duplicate_105614                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][30]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][31]~_Duplicate_105087                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[48][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][0]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][0]~_Duplicate_105023                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][0]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][1]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][1]~_Duplicate_105045                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][1]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][1]~_Duplicate_105045                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][2]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][2]~_Duplicate_105067                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][2]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][3]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][3]~_Duplicate_105539                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][3]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][4]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][4]~_Duplicate_105239                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][4]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][5]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][5]~_Duplicate_105409                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][5]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][6]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][6]~_Duplicate_105004                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][7]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][7]~_Duplicate_105559                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][7]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][8]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][8]~_Duplicate_105517                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][8]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][9]                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][9]~_Duplicate_105189                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][9]                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][10]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][10]~_Duplicate_105212                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][10]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][11]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][11]~_Duplicate_105348                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][11]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][12]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][12]~_Duplicate_105388                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][12]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][13]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][13]~_Duplicate_104991                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][14]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][14]~_Duplicate_105627                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][14]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][15]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][15]~_Duplicate_104939                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][16]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][16]~_Duplicate_105128                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][16]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][17]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][17]~_Duplicate_105106                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][17]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][18]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][18]~_Duplicate_105499                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][18]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][19]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][19]~_Duplicate_105481                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][19]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][20]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][20]~_Duplicate_104953                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][21]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][21]~_Duplicate_105147                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][21]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][22]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][22]~_Duplicate_105271                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][22]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][23]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][23]~_Duplicate_105254                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][23]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][24]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][24]~_Duplicate_105330                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][24]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][25]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][25]~_Duplicate_105428                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][25]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][26]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][26]~_Duplicate_105371                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][26]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][27]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][27]~_Duplicate_105292                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][27]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][28]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][28]~_Duplicate_105460                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][28]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][29]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][29]~_Duplicate_105593                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][29]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][30]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][30]~_Duplicate_105613                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][30]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][31]                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][31]~_Duplicate_105086                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[49][31]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|qa_bank_o[3]~2403                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|qa_bank_o[3]~2406                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|qa_bank_o[5]~2400                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o[3]~5039                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o[3]~5040                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o[3]~5041                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o[3]~5043                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o[3]~5043_BDD2206_BDD2207                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o[3]~5043_BDD2208_BDD2209                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o[3]~5043_BDD2210_BDD2211                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o~4993                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o~4993_Duplicate_5057                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Add0~239                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Add1~237                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux0~454                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux2~977                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux2~977_Duplicate_979                                                                                                                 ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux2~977                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux10~973                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux10~973_Duplicate_978                                                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux10~973                                                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux12~977                                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux12~977_Duplicate_983                                                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux12~977                                                                                                                            ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux26~41                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux26~42                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux29~41                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux29~42                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux64~39                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux64~40                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux67~39                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux67~40                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux69~39                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux69~40                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux70~41                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux70~42                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux71~41                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux71~42                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux74~39                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux74~40                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux76~39                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux76~40                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux77~39                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux77~40                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux82~40                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux82~40_Duplicate_45                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux82~40                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux82~42                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux82~42_Duplicate_44                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux82~42                                                                                                                             ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux85~39                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux85~40                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux90~34                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux90~35                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux91~32                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux91~33                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux93~32                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|Mux93~33                                                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~_Duplicate_23                                                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~12                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~12_Duplicate_16                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~12                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~13                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~13_Duplicate_19                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~13                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~14                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~14_Duplicate_21                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~14                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~_Duplicate_24                                                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~9                                                                                                                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~9_Duplicate_17                                                                                                           ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~9                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~10                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~10_Duplicate_20                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~10                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~11                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~11_Duplicate_22                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~11                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[2]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[2]~_Duplicate_18                                                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[2]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel_dly1[0]                                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[2]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[2]~_Duplicate_1312                                                                                                           ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[2]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[3]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[3]~_Duplicate_1329                                                                                                           ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[3]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[4]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[4]~_Duplicate_1317                                                                                                           ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[4]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[5]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[5]~_Duplicate_1323                                                                                                           ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[5]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[7]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[7]~_Duplicate_1330                                                                                                           ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[7]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[8]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[8]~_Duplicate_1328                                                                                                           ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[8]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[9]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[9]~_Duplicate_1315                                                                                                           ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[9]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[10]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[10]~_Duplicate_1316                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[10]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[13]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[13]~_Duplicate_1320                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[13]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[14]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[14]~_Duplicate_1332                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[14]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[15]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[15]~_Duplicate_1324                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[15]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[16]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[16]~_Duplicate_1313                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[16]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[18]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[18]~_Duplicate_1327                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[18]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[19]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[19]~_Duplicate_1326                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[19]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[20]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[20]~_Duplicate_1314                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[20]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[21]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[21]~_Duplicate_1310                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[22]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[22]~_Duplicate_1318                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[22]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[23]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[23]~_Duplicate_1309                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[24]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[24]~_Duplicate_1321                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[24]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[25]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[25]~_Duplicate_1311                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[26]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[26]~_Duplicate_1322                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[26]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[27]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[27]~_Duplicate_1319                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[27]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[28]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[28]~_Duplicate_1325                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[28]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[30]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[30]~_Duplicate_1331                                                                                                          ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[30]                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[0]                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt~886                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|Add8~567                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|Equal1~520                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|Equal3~496                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|Equal11~25739                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|Equal11~25739_Duplicate_25752                                                                                                               ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|Mux6~703                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|Mux6~706                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[1]                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[1]~_Duplicate_1545                                                                                                            ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[1]                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[2]                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[2]~_Duplicate_1546                                                                                                            ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[2]                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[4]                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[4]~_Duplicate_1554                                                                                                            ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[4]                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[6]                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[6]~_Duplicate_1570                                                                                                            ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[6]                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[7]                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[7]~_Duplicate_1569                                                                                                            ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[7]                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[8]                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[8]~_Duplicate_1568                                                                                                            ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[8]                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[9]                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[9]~_Duplicate_1552                                                                                                            ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[9]                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[10]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[10]~_Duplicate_1553                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[10]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[11]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[11]~_Duplicate_1560                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[11]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[12]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[12]~_Duplicate_1562                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[12]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[13]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[13]~_Duplicate_1558                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[13]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[14]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[14]~_Duplicate_1573                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[14]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[15]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[15]~_Duplicate_1564                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[15]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[16]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[16]~_Duplicate_1549                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[16]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[17]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[17]~_Duplicate_1548                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[17]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[18]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[18]~_Duplicate_1567                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[18]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[19]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[19]~_Duplicate_1566                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[19]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[20]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[20]~_Duplicate_1551                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[20]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[21]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[21]~_Duplicate_1550                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[21]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[22]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[22]~_Duplicate_1556                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[22]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[23]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[23]~_Duplicate_1555                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[23]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[24]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[24]~_Duplicate_1559                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[24]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[25]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[25]~_Duplicate_1563                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[25]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[26]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[26]~_Duplicate_1561                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[26]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[27]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[27]~_Duplicate_1557                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[27]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[28]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[28]~_Duplicate_1565                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[28]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[29]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[29]~_Duplicate_1571                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[29]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[30]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[30]~_Duplicate_1572                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[30]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[31]                                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[31]~_Duplicate_1547                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[31]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[0]                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[0]~_Duplicate_2441                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[0]                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[2]                                                                                                         ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[2]~_Duplicate_2442                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[2]                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[10]                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[10]~_Duplicate_2445                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[10]                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[15]                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[15]~_Duplicate_2448                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[15]                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[18]                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[18]~_Duplicate_2449                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[18]                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[21]                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[21]~_Duplicate_2444                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[21]                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[25]                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[25]~_Duplicate_2447                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[25]                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[27]                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[27]~_Duplicate_2446                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[27]                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[29]                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[29]~_Duplicate_2450                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[29]                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[30]                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[30]~_Duplicate_2451                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[30]                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[31]                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[31]~_Duplicate_2443                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[31]                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[6]                                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[6]~_Duplicate_1033                                                                                             ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[6]                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8]                                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8]~_Duplicate_1034                                                                                             ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8]                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[0]                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[0]~_Duplicate_1545                                                                                                 ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[0]                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[2]                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[2]~_Duplicate_1546                                                                                                 ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[2]                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[10]                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[10]~_Duplicate_1549                                                                                                ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[10]                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[15]                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[15]~_Duplicate_1552                                                                                                ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[15]                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[18]                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[18]~_Duplicate_1553                                                                                                ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[18]                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[21]                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[21]~_Duplicate_1548                                                                                                ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[21]                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[25]                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[25]~_Duplicate_1551                                                                                                ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[25]                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[27]                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[27]~_Duplicate_1550                                                                                                ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[27]                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[29]                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[29]~_Duplicate_1554                                                                                                ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[29]                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[30]                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[30]~_Duplicate_1555                                                                                                ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[30]                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[31]                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[31]~_Duplicate_1547                                                                                                ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[31]                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[29]                                                                                                            ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[29]~_Duplicate_1033                                                                                              ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[29]                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                              ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[8]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[8]~_Duplicate_1053                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[9]                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[9]~_Duplicate_1038                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[10]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[10]~_Duplicate_1039                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[11]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[11]~_Duplicate_1045                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[12]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[12]~_Duplicate_1047                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[13]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[13]~_Duplicate_1043                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[14]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[14]~_Duplicate_1056                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[15]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[15]~_Duplicate_1049                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[16]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[16]~_Duplicate_1035                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[17]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[17]~_Duplicate_1034                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[18]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[18]~_Duplicate_1052                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[19]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[19]~_Duplicate_1051                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[20]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[20]~_Duplicate_1037                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[21]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[21]~_Duplicate_1036                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[22]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[22]~_Duplicate_1041                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[23]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[23]~_Duplicate_1040                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[24]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[24]~_Duplicate_1044                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[25]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[25]~_Duplicate_1048                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[26]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[26]~_Duplicate_1046                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[27]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[27]~_Duplicate_1042                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[28]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[28]~_Duplicate_1050                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[29]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[29]~_Duplicate_1054                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[30]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[30]~_Duplicate_1055                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[31]                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[31]~_Duplicate_1033                                                                                                         ; COMBOUT          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------+--------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/scuba2_repository/cards/readout_card/readout_card/synth/readout_card.pin.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 22,382 / 41,250 ( 54 % )                                                                                                           ;
;     -- Combinational with no register       ; 7972                                                                                                                               ;
;     -- Register only                        ; 1313                                                                                                                               ;
;     -- Combinational with a register        ; 13097                                                                                                                              ;
;                                             ;                                                                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                                                                    ;
;     -- 4 input functions                    ; 9316                                                                                                                               ;
;     -- 3 input functions                    ; 8709                                                                                                                               ;
;     -- 2 input functions                    ; 2811                                                                                                                               ;
;     -- 1 input functions                    ; 928                                                                                                                                ;
;     -- 0 input functions                    ; 618                                                                                                                                ;
;                                             ;                                                                                                                                    ;
; Logic elements by mode                      ;                                                                                                                                    ;
;     -- normal mode                          ; 16625                                                                                                                              ;
;     -- arithmetic mode                      ; 5757                                                                                                                               ;
;     -- qfbk mode                            ; 1767                                                                                                                               ;
;     -- register cascade mode                ; 0                                                                                                                                  ;
;     -- synchronous clear/load mode          ; 6872                                                                                                                               ;
;     -- asynchronous clear/load mode         ; 13350                                                                                                                              ;
;                                             ;                                                                                                                                    ;
; Total registers                             ; 14,410 / 44,866 ( 32 % )                                                                                                           ;
; Total LABs                                  ; 3,216 / 4,125 ( 78 % )                                                                                                             ;
; Logic elements in carry chains              ; 5976                                                                                                                               ;
; User inserted logic elements                ; 0                                                                                                                                  ;
; Virtual pins                                ; 0                                                                                                                                  ;
; I/O pins                                    ; 358 / 616 ( 58 % )                                                                                                                 ;
;     -- Clock pins                           ; 1 / 16 ( 6 % )                                                                                                                     ;
; Global signals                              ; 16                                                                                                                                 ;
; M512s                                       ; 76 / 384 ( 20 % )                                                                                                                  ;
; M4Ks                                        ; 164 / 183 ( 90 % )                                                                                                                 ;
; M-RAMs                                      ; 0 / 4 ( 0 % )                                                                                                                      ;
; Total memory bits                           ; 393,216 / 3,423,744 ( 11 % )                                                                                                       ;
; Total RAM block bits                        ; 799,488 / 3,423,744 ( 23 % )                                                                                                       ;
; DSP block 9-bit elements                    ; 76 / 112 ( 68 % )                                                                                                                  ;
; PLLs                                        ; 1 / 6 ( 17 % )                                                                                                                     ;
; Global clocks                               ; 16 / 16 ( 100 % )                                                                                                                  ;
; Regional clocks                             ; 0 / 16 ( 0 % )                                                                                                                     ;
; Fast regional clocks                        ; 0 / 16 ( 0 % )                                                                                                                     ;
; SERDES transmitters                         ; 0 / 90 ( 0 % )                                                                                                                     ;
; SERDES receivers                            ; 0 / 90 ( 0 % )                                                                                                                     ;
; Average interconnect usage                  ; 33%                                                                                                                                ;
; Peak interconnect usage                     ; 72%                                                                                                                                ;
; Maximum fan-out node                        ; rc_pll:i_rc_pll|altpll:altpll_component|_clk0                                                                                      ;
; Maximum fan-out                             ; 14691                                                                                                                              ;
; Highest non-global fan-out signal           ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[0] ;
; Highest non-global fan-out                  ; 146                                                                                                                                ;
; Total fan-out                               ; 127871                                                                                                                             ;
; Average fan-out                             ; 5.55                                                                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; adc1_dat[0]  ; AB26  ; 1        ; 0            ; 16           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[10] ; V24   ; 1        ; 0            ; 16           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[11] ; V23   ; 1        ; 0            ; 16           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[12] ; AA28  ; 1        ; 0            ; 19           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[13] ; AA27  ; 1        ; 0            ; 19           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[1]  ; AB25  ; 1        ; 0            ; 16           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[2]  ; W23   ; 1        ; 0            ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[3]  ; W24   ; 1        ; 0            ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[4]  ; AB28  ; 1        ; 0            ; 17           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[5]  ; AB27  ; 1        ; 0            ; 17           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[6]  ; V22   ; 1        ; 0            ; 15           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[7]  ; V21   ; 1        ; 0            ; 15           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[8]  ; AA25  ; 1        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_dat[9]  ; AA26  ; 1        ; 0            ; 18           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_ovr     ; AG22  ; 8        ; 14           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc1_rdy     ; W22   ; 1        ; 0            ; 13           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[0]  ; AF22  ; 8        ; 14           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[10] ; AH25  ; 8        ; 3            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[11] ; AG25  ; 8        ; 1            ; 0            ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[12] ; AH26  ; 8        ; 1            ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[13] ; AG26  ; 8        ; 1            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[1]  ; AE22  ; 8        ; 9            ; 0            ; 5           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[2]  ; AH23  ; 8        ; 9            ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[3]  ; AF23  ; 8        ; 9            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[4]  ; AD23  ; 8        ; 7            ; 0            ; 5           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[5]  ; AG23  ; 8        ; 7            ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[6]  ; AH24  ; 8        ; 5            ; 0            ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[7]  ; AE24  ; 8        ; 5            ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[8]  ; AG24  ; 8        ; 5            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_dat[9]  ; AF25  ; 8        ; 3            ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_ovr     ; N20   ; 2        ; 0            ; 38           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc2_rdy     ; AH22  ; 8        ; 14           ; 0            ; 5           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[0]  ; M25   ; 2        ; 0            ; 37           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[10] ; N26   ; 2        ; 0            ; 41           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[11] ; N25   ; 2        ; 0            ; 41           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[12] ; K27   ; 2        ; 0            ; 40           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[13] ; K28   ; 2        ; 0            ; 40           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[1]  ; M26   ; 2        ; 0            ; 37           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[2]  ; N22   ; 2        ; 0            ; 39           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[3]  ; N21   ; 2        ; 0            ; 39           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[4]  ; L27   ; 2        ; 0            ; 38           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[5]  ; L28   ; 2        ; 0            ; 38           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[6]  ; N24   ; 2        ; 0            ; 40           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[7]  ; N23   ; 2        ; 0            ; 40           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[8]  ; L25   ; 2        ; 0            ; 39           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_dat[9]  ; L26   ; 2        ; 0            ; 39           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_ovr     ; AA21  ; 1        ; 0            ; 7            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc3_rdy     ; N19   ; 2        ; 0            ; 38           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[0]  ; AF28  ; 1        ; 0            ; 8            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[10] ; Y21   ; 1        ; 0            ; 12           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[11] ; Y22   ; 1        ; 0            ; 12           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[12] ; AC28  ; 1        ; 0            ; 15           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[13] ; AC27  ; 1        ; 0            ; 15           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[1]  ; AF27  ; 1        ; 0            ; 8            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[2]  ; AA23  ; 1        ; 0            ; 10           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[3]  ; AA24  ; 1        ; 0            ; 10           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[4]  ; AE28  ; 1        ; 0            ; 13           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[5]  ; AE27  ; 1        ; 0            ; 13           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[6]  ; Y24   ; 1        ; 0            ; 11           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[7]  ; Y23   ; 1        ; 0            ; 11           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[8]  ; AD28  ; 1        ; 0            ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_dat[9]  ; AD27  ; 1        ; 0            ; 14           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_ovr     ; W27   ; 1        ; 0            ; 23           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc4_rdy     ; AA22  ; 1        ; 0            ; 7            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[0]  ; U20   ; 1        ; 0            ; 20           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[10] ; Y25   ; 1        ; 0            ; 20           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[11] ; Y26   ; 1        ; 0            ; 20           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[12] ; V20   ; 1        ; 0            ; 17           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[13] ; V19   ; 1        ; 0            ; 17           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[1]  ; U19   ; 1        ; 0            ; 20           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[2]  ; W25   ; 1        ; 0            ; 22           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[3]  ; W26   ; 1        ; 0            ; 22           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[4]  ; U23   ; 1        ; 0            ; 19           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[5]  ; U24   ; 1        ; 0            ; 19           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[6]  ; Y27   ; 1        ; 0            ; 21           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[7]  ; Y28   ; 1        ; 0            ; 21           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[8]  ; U22   ; 1        ; 0            ; 18           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_dat[9]  ; U21   ; 1        ; 0            ; 18           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_ovr     ; M20   ; 2        ; 0            ; 42           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc5_rdy     ; W28   ; 1        ; 0            ; 23           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[0]  ; K26   ; 2        ; 0            ; 41           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[10] ; L20   ; 2        ; 0            ; 45           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[11] ; L19   ; 2        ; 0            ; 45           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[12] ; H27   ; 2        ; 0            ; 44           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[13] ; H28   ; 2        ; 0            ; 44           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[1]  ; K25   ; 2        ; 0            ; 41           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[2]  ; M24   ; 2        ; 0            ; 43           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[3]  ; M23   ; 2        ; 0            ; 43           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[4]  ; J27   ; 2        ; 0            ; 42           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[5]  ; J28   ; 2        ; 0            ; 42           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[6]  ; M22   ; 2        ; 0            ; 44           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[7]  ; M21   ; 2        ; 0            ; 44           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[8]  ; J25   ; 2        ; 0            ; 43           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_dat[9]  ; J26   ; 2        ; 0            ; 43           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_ovr     ; F28   ; 2        ; 0            ; 48           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc6_rdy     ; M19   ; 2        ; 0            ; 42           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[0]  ; J22   ; 2        ; 0            ; 49           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[10] ; H25   ; 2        ; 0            ; 45           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[11] ; H26   ; 2        ; 0            ; 45           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[12] ; L24   ; 2        ; 0            ; 46           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[13] ; L23   ; 2        ; 0            ; 46           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[1]  ; J21   ; 2        ; 0            ; 49           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[2]  ; G25   ; 2        ; 0            ; 47           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[3]  ; G26   ; 2        ; 0            ; 47           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[4]  ; K22   ; 2        ; 0            ; 48           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[5]  ; K21   ; 2        ; 0            ; 48           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[6]  ; G28   ; 2        ; 0            ; 46           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[7]  ; G27   ; 2        ; 0            ; 46           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[8]  ; L21   ; 2        ; 0            ; 47           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_dat[9]  ; L22   ; 2        ; 0            ; 47           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_ovr     ; C28   ; 2        ; 0            ; 55           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc7_rdy     ; F27   ; 2        ; 0            ; 48           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[0]  ; H23   ; 2        ; 0            ; 53           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[10] ; F26   ; 2        ; 0            ; 49           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[11] ; F25   ; 2        ; 0            ; 49           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[12] ; K24   ; 2        ; 0            ; 50           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[13] ; K23   ; 2        ; 0            ; 50           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[1]  ; H24   ; 2        ; 0            ; 53           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[2]  ; D28   ; 2        ; 0            ; 51           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[3]  ; D27   ; 2        ; 0            ; 51           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[4]  ; H21   ; 2        ; 0            ; 52           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[5]  ; H22   ; 2        ; 0            ; 52           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[6]  ; E28   ; 2        ; 0            ; 50           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[7]  ; E27   ; 2        ; 0            ; 50           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[8]  ; J23   ; 2        ; 0            ; 51           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_dat[9]  ; J24   ; 2        ; 0            ; 51           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_ovr     ; W21   ; 1        ; 0            ; 13           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; adc8_rdy     ; C27   ; 2        ; 0            ; 55           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; dip_sw3      ; K10   ; 4        ; 71           ; 62           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; dip_sw4      ; L11   ; 4        ; 63           ; 62           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; inclk        ; K17   ; 3        ; 41           ; 62           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; lvds_cmd     ; B5    ; 4        ; 93           ; 62           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; lvds_spare   ; B4    ; 4        ; 93           ; 62           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; lvds_sync    ; B3    ; 4        ; 95           ; 62           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; rst_n        ; AC9   ; 7        ; 69           ; 0            ; 3           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; slot_id[0]   ; D5    ; 4        ; 93           ; 62           ; 5           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; slot_id[1]   ; B6    ; 4        ; 87           ; 62           ; 2           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; slot_id[2]   ; C9    ; 4        ; 77           ; 62           ; 3           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; slot_id[3]   ; D10   ; 4        ; 71           ; 62           ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; smb_nalert   ; G21   ; 3        ; 7            ; 62           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ttl_in1      ; F7    ; 4        ; 93           ; 62           ; 2           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ttl_in2      ; F8    ; 4        ; 89           ; 62           ; 5           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ttl_in3      ; F9    ; 4        ; 77           ; 62           ; 4           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; adc1_clk          ; AB6   ; 6        ; 96           ; 8            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc1_clk(n)       ; AB5   ; 6        ; 96           ; 8            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc2_clk          ; AA8   ; 6        ; 96           ; 7            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc2_clk(n)       ; AA7   ; 6        ; 96           ; 7            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc3_clk          ; AA6   ; 6        ; 96           ; 10           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc3_clk(n)       ; AA5   ; 6        ; 96           ; 10           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc4_clk          ; Y5    ; 6        ; 96           ; 11           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc4_clk(n)       ; Y6    ; 6        ; 96           ; 11           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc5_clk          ; Y8    ; 6        ; 96           ; 12           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc5_clk(n)       ; Y7    ; 6        ; 96           ; 12           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc6_clk          ; V10   ; 6        ; 96           ; 17           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc6_clk(n)       ; V9    ; 6        ; 96           ; 17           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc7_clk          ; U8    ; 6        ; 96           ; 18           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc7_clk(n)       ; U7    ; 6        ; 96           ; 18           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; adc8_clk          ; U5    ; 6        ; 96           ; 19           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; 4 pF  ;
; adc8_clk(n)       ; U6    ; 6        ; 96           ; 19           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; 4 pF  ;
; bias_dac_ncs[0]   ; AH3   ; 7        ; 93           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[1]   ; V11   ; 7        ; 61           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[2]   ; AA9   ; 7        ; 77           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[3]   ; AB9   ; 7        ; 79           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[4]   ; AH16  ; 8        ; 33           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[5]   ; AC24  ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[6]   ; AD24  ; 8        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; bias_dac_ncs[7]   ; AC22  ; 8        ; 19           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[0]    ; N9    ; 5        ; 96           ; 38           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[10]   ; L4    ; 5        ; 96           ; 39           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[11]   ; N4    ; 5        ; 96           ; 41           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[12]   ; N3    ; 5        ; 96           ; 41           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[13]   ; K1    ; 5        ; 96           ; 40           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[1]    ; M3    ; 5        ; 96           ; 37           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[2]    ; M4    ; 5        ; 96           ; 37           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[3]    ; N5    ; 5        ; 96           ; 39           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[4]    ; N6    ; 5        ; 96           ; 39           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[5]    ; L1    ; 5        ; 96           ; 38           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[6]    ; L2    ; 5        ; 96           ; 38           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[7]    ; N7    ; 5        ; 96           ; 40           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[8]    ; N8    ; 5        ; 96           ; 40           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB1_dat[9]    ; L3    ; 5        ; 96           ; 39           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[0]    ; C1    ; 5        ; 96           ; 55           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[10]   ; J6    ; 5        ; 96           ; 51           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[11]   ; F4    ; 5        ; 96           ; 49           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[12]   ; F3    ; 5        ; 96           ; 49           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[13]   ; K6    ; 5        ; 96           ; 50           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[1]    ; H5    ; 5        ; 96           ; 53           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[2]    ; H6    ; 5        ; 96           ; 53           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[3]    ; D2    ; 5        ; 96           ; 51           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[4]    ; D1    ; 5        ; 96           ; 51           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[5]    ; H7    ; 5        ; 96           ; 52           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[6]    ; H8    ; 5        ; 96           ; 52           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[7]    ; E2    ; 5        ; 96           ; 50           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[8]    ; E1    ; 5        ; 96           ; 50           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB2_dat[9]    ; J5    ; 5        ; 96           ; 51           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[0]    ; F1    ; 5        ; 96           ; 48           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[10]   ; L8    ; 5        ; 96           ; 47           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[11]   ; H4    ; 5        ; 96           ; 45           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[12]   ; H3    ; 5        ; 96           ; 45           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[13]   ; L6    ; 5        ; 96           ; 46           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[1]    ; J8    ; 5        ; 96           ; 49           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[2]    ; J7    ; 5        ; 96           ; 49           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[3]    ; G3    ; 5        ; 96           ; 47           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[4]    ; G4    ; 5        ; 96           ; 47           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[5]    ; K8    ; 5        ; 96           ; 48           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[6]    ; K7    ; 5        ; 96           ; 48           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[7]    ; G2    ; 5        ; 96           ; 46           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[8]    ; G1    ; 5        ; 96           ; 46           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB3_dat[9]    ; L7    ; 5        ; 96           ; 47           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[0]    ; M9    ; 5        ; 96           ; 42           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[10]   ; J4    ; 5        ; 96           ; 43           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[11]   ; L10   ; 5        ; 96           ; 45           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[12]   ; L9    ; 5        ; 96           ; 45           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[13]   ; H1    ; 5        ; 96           ; 44           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[1]    ; K4    ; 5        ; 96           ; 41           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[2]    ; K3    ; 5        ; 96           ; 41           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[3]    ; M6    ; 5        ; 96           ; 43           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[4]    ; M5    ; 5        ; 96           ; 43           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[5]    ; J1    ; 5        ; 96           ; 42           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[6]    ; J2    ; 5        ; 96           ; 42           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[7]    ; M8    ; 5        ; 96           ; 44           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[8]    ; M7    ; 5        ; 96           ; 44           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB4_dat[9]    ; J3    ; 5        ; 96           ; 43           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[0]    ; AF12  ; 7        ; 65           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[10]   ; AG16  ; 8        ; 33           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[11]   ; AD17  ; 8        ; 31           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[12]   ; AE17  ; 8        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[13]   ; AG17  ; 8        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[1]    ; AE12  ; 7        ; 65           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[2]    ; AG13  ; 7        ; 63           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[3]    ; AD12  ; 7        ; 63           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[4]    ; AF13  ; 7        ; 63           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[5]    ; AE13  ; 7        ; 61           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[6]    ; AD13  ; 7        ; 61           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[7]    ; AE16  ; 8        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[8]    ; AF16  ; 8        ; 35           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB5_dat[9]    ; AD16  ; 8        ; 33           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[0]    ; AE5   ; 7        ; 95           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[10]   ; AD6   ; 7        ; 87           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[11]   ; AF7   ; 7        ; 82           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[12]   ; AH7   ; 7        ; 82           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[13]   ; AG7   ; 7        ; 82           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[1]    ; AG3   ; 7        ; 95           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[2]    ; AG5   ; 7        ; 93           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[3]    ; AG4   ; 7        ; 93           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[4]    ; AF4   ; 7        ; 91           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[5]    ; AH5   ; 7        ; 91           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[6]    ; AF5   ; 7        ; 91           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[7]    ; AE6   ; 7        ; 89           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[8]    ; AG6   ; 7        ; 89           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB6_dat[9]    ; AH6   ; 7        ; 87           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[0]    ; AE18  ; 8        ; 29           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[10]   ; AE20  ; 8        ; 19           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[11]   ; AF21  ; 8        ; 19           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[12]   ; AG21  ; 8        ; 19           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[13]   ; AE21  ; 8        ; 17           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[1]    ; AD18  ; 8        ; 27           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[2]    ; AH19  ; 8        ; 27           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[3]    ; AG19  ; 8        ; 25           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[4]    ; AF19  ; 8        ; 25           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[5]    ; AD19  ; 8        ; 25           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[6]    ; AE19  ; 8        ; 25           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[7]    ; AH20  ; 8        ; 23           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[8]    ; AH21  ; 8        ; 21           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB7_dat[9]    ; AF20  ; 8        ; 21           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[0]    ; AF8   ; 7        ; 79           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[10]   ; AE10  ; 7        ; 69           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[11]   ; AF11  ; 7        ; 69           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[12]   ; AE11  ; 7        ; 69           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[13]   ; AH11  ; 7        ; 67           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[1]    ; AD8   ; 7        ; 77           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[2]    ; AH9   ; 7        ; 77           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[3]    ; AH8   ; 7        ; 75           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[4]    ; AE9   ; 7        ; 75           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[5]    ; AF9   ; 7        ; 75           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[6]    ; AG9   ; 7        ; 75           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[7]    ; AD10  ; 7        ; 73           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[8]    ; AF10  ; 7        ; 71           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB8_dat[9]    ; AH10  ; 7        ; 71           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[0]     ; N10   ; 5        ; 96           ; 38           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[1]     ; C2    ; 5        ; 96           ; 55           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[2]     ; F2    ; 5        ; 96           ; 48           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[3]     ; M10   ; 5        ; 96           ; 42           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[4]     ; AG12  ; 7        ; 67           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[5]     ; AH4   ; 7        ; 95           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[6]     ; AG18  ; 8        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_FB_clk[7]     ; AG8   ; 7        ; 79           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[0]        ; AE8   ; 7        ; 77           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[1]        ; Y10   ; 7        ; 71           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[2]        ; AB7   ; 7        ; 91           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[3]        ; AC5   ; 7        ; 95           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[4]        ; AG20  ; 8        ; 21           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[5]        ; AB22  ; 8        ; 3            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[6]        ; AB20  ; 8        ; 14           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_clk[7]        ; AB18  ; 8        ; 33           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[0]        ; AG10  ; 7        ; 71           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[1]        ; Y11   ; 7        ; 63           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[2]        ; AB8   ; 7        ; 82           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[3]        ; AC6   ; 7        ; 93           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[4]        ; AE23  ; 8        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[5]        ; AE25  ; 8        ; 5            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[6]        ; Y20   ; 8        ; 17           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; dac_dat[7]        ; V18   ; 8        ; 35           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; grn_led           ; J20   ; 3        ; 19           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; lvds_txa          ; A4    ; 4        ; 95           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; lvds_txb          ; A3    ; 4        ; 95           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[0]         ; A11   ; 4        ; 69           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[10]        ; D11   ; 4        ; 67           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[11]        ; D13   ; 4        ; 61           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[12]        ; E13   ; 4        ; 61           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[13]        ; D12   ; 4        ; 65           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[14]        ; E12   ; 4        ; 63           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[15]        ; E10   ; 4        ; 73           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[16]        ; A9    ; 4        ; 75           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[17]        ; B9    ; 4        ; 75           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[18]        ; B8    ; 4        ; 75           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[19]        ; A8    ; 4        ; 75           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[1]         ; B11   ; 4        ; 67           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[20]        ; C8    ; 4        ; 79           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[21]        ; D8    ; 4        ; 79           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[22]        ; A7    ; 4        ; 82           ; 62           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[23]        ; B7    ; 4        ; 87           ; 62           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[24]        ; C7    ; 4        ; 82           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[25]        ; A6    ; 4        ; 89           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[26]        ; C6    ; 4        ; 82           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[27]        ; D6    ; 4        ; 87           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[28]        ; D9    ; 4        ; 77           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[29]        ; D7    ; 4        ; 82           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[2]         ; C11   ; 4        ; 69           ; 62           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[30]        ; E8    ; 4        ; 77           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[31]        ; E6    ; 4        ; 89           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[3]         ; A10   ; 4        ; 71           ; 62           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[4]         ; B10   ; 4        ; 69           ; 62           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[5]         ; C12   ; 4        ; 65           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[6]         ; B12   ; 4        ; 67           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[7]         ; C13   ; 4        ; 63           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[8]         ; B13   ; 4        ; 63           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; mictor[9]         ; C10   ; 4        ; 71           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[0] ; AE7   ; 7        ; 87           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[1] ; Y9    ; 7        ; 73           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[2] ; AA10  ; 7        ; 71           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[3] ; AB12  ; 7        ; 65           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[4] ; AF18  ; 8        ; 27           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[5] ; AC23  ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[6] ; AB21  ; 8        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; offset_dac_ncs[7] ; AC20  ; 8        ; 23           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; red_led           ; H20   ; 3        ; 17           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; smb_clk           ; F17   ; 3        ; 29           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_dir1          ; G7    ; 4        ; 95           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_dir2          ; G9    ; 4        ; 82           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_dir3          ; H9    ; 4        ; 87           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_out1          ; F11   ; 4        ; 71           ; 62           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_out2          ; G8    ; 4        ; 91           ; 62           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ttl_out3          ; G12   ; 4        ; 71           ; 62           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; wdog              ; A5    ; 4        ; 91           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; ylw_led           ; H19   ; 3        ; 23           ; 62           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                         ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; card_id  ; A16   ; 3        ; 33           ; 62           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; smb_data ; G22   ; 3        ; 7            ; 62           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 48 / 75 ( 64 % ) ; 3.3V          ; --           ;
; 2        ; 64 / 78 ( 82 % ) ; 3.3V          ; --           ;
; 3        ; 8 / 70 ( 11 % )  ; 3.3V          ; --           ;
; 4        ; 54 / 74 ( 73 % ) ; 3.3V          ; --           ;
; 5        ; 60 / 78 ( 77 % ) ; 3.3V          ; --           ;
; 6        ; 16 / 75 ( 21 % ) ; 3.3V          ; --           ;
; 7        ; 55 / 74 ( 74 % ) ; 3.3V          ; --           ;
; 8        ; 55 / 71 ( 77 % ) ; 3.3V          ; --           ;
; 9        ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
; 10       ; 0 / 4 ( 0 % )    ; 3.3V          ; --           ;
; 11       ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
; 12       ; 0 / 4 ( 0 % )    ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                     ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; Termination ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-------------+-----------------+----------+--------------+
; A2       ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; A3       ; 643        ; 4        ; lvds_txb                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A4       ; 641        ; 4        ; lvds_txa                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A5       ; 656        ; 4        ; wdog                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A6       ; 663        ; 4        ; mictor[25]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A7       ; 671        ; 4        ; mictor[22]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A8       ; 694        ; 4        ; mictor[19]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A9       ; 695        ; 4        ; mictor[16]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A10      ; 702        ; 4        ; mictor[3]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A11      ; 711        ; 4        ; mictor[0]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A12      ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; A13      ; 726        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; A15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; A16      ; 785        ; 3        ; card_id                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A17      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; A18      ; 798        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A19      ; 807        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A20      ; 820        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A21      ; 826        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A22      ; 840        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A23      ; 848        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A24      ; 857        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A25      ; 861        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A26      ; 872        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A27      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AA1      ; 503        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA2      ; 502        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA3      ; 498        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA4      ; 499        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA5      ; 463        ; 6        ; adc3_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; AA6      ; 464        ; 6        ; adc3_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA7      ; 450        ; 6        ; adc2_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; AA8      ; 451        ; 6        ; adc2_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA9      ; 393        ; 7        ; bias_dac_ncs[2]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AA10     ; 372        ; 7        ; offset_dac_ncs[2]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AA11     ; 356        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA12     ; 336        ; 7        ; ^VCCSEL                  ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AA13     ;            ;          ; VCCG_PLL6                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; AA14     ; 321        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA15     ; 320        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA16     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AA17     ; 309        ; 8        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; AA18     ; 304        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA19     ; 289        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA20     ; 275        ; 8        ; ~CRC_ERROR~              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; N               ; no       ; Off          ;
; AA21     ; 188        ; 1        ; adc3_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA22     ; 189        ; 1        ; adc4_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA23     ; 175        ; 1        ; adc4_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA24     ; 176        ; 1        ; adc4_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA25     ; 140        ; 1        ; adc1_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA26     ; 141        ; 1        ; adc1_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA27     ; 137        ; 1        ; adc1_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA28     ; 136        ; 1        ; adc1_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB1      ; 495        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB2      ; 494        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB3      ; 490        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB4      ; 489        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB5      ; 454        ; 6        ; adc1_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; AB6      ; 455        ; 6        ; adc1_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB7      ; 422        ; 7        ; dac_clk[2]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB8      ; 403        ; 7        ; dac_dat[2]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB9      ; 398        ; 7        ; bias_dac_ncs[3]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB10     ; 381        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB11     ; 362        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB12     ; 354        ; 7        ; offset_dac_ncs[3]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB13     ; 330        ; 7        ; ^nCE                     ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AB14     ;            ;          ; GNDG_PLL6                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AB15     ; 315        ; 8        ; ^MSEL2                   ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AB16     ;            ; 12       ; VCC_PLL6_OUTB            ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AB17     ; 310        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB18     ; 291        ; 8        ; dac_clk[7]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB19     ; 269        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB20     ; 236        ; 8        ; dac_clk[6]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB21     ; 228        ; 8        ; offset_dac_ncs[6]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB22     ; 210        ; 8        ; dac_clk[5]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB23     ; 184        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB24     ; 185        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB25     ; 150        ; 1        ; adc1_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB26     ; 149        ; 1        ; adc1_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB27     ; 145        ; 1        ; adc1_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB28     ; 144        ; 1        ; adc1_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AC1      ; 486        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC2      ; 485        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC3      ; 442        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC4      ; 443        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC5      ; 435        ; 7        ; dac_clk[3]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC6      ; 431        ; 7        ; dac_dat[3]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC7      ; 417        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC8      ; 380        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC9      ; 365        ; 7        ; rst_n                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC10     ; 361        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC11     ; 344        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC12     ; 337        ; 7        ; ^PORSEL                  ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC13     ; 331        ; 7        ; ^nCEO                    ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC14     ;            ; 11       ; VCC_PLL6_OUTA            ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AC15     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC16     ; 313        ; 8        ; ^MSEL0                   ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC17     ; 311        ; 8        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; AC18     ; 312        ; 8        ; PLL_ENA                  ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC19     ; 263        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC20     ; 261        ; 8        ; offset_dac_ncs[7]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC21     ; 262        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC22     ; 248        ; 8        ; bias_dac_ncs[7]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC23     ; 204        ; 8        ; offset_dac_ncs[5]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC24     ; 202        ; 8        ; bias_dac_ncs[5]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC25     ; 192        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC26     ; 193        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC27     ; 154        ; 1        ; adc4_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AC28     ; 153        ; 1        ; adc4_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AD1      ; 482        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD2      ; 481        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD3      ; 446        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD4      ; 447        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD5      ; 411        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AD6      ; 408        ; 7        ; dac_FB6_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD7      ; 425        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD8      ; 392        ; 7        ; dac_FB8_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD9      ; 400        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD10     ; 377        ; 7        ; dac_FB8_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD11     ; 338        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD11     ; 369        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD12     ; 347        ; 7        ; dac_FB5_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD13     ; 341        ; 7        ; dac_FB5_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD14     ; 328        ; 7        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; AD15     ; 325        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AD16     ; 294        ; 8        ; dac_FB5_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD17     ; 288        ; 8        ; dac_FB5_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD18     ; 274        ; 8        ; dac_FB7_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD19     ; 265        ; 8        ; dac_FB7_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD20     ; 245        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD21     ; 242        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AD22     ; 214        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD23     ; 225        ; 8        ; adc2_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD24     ; 221        ; 8        ; bias_dac_ncs[6]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD25     ; 196        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD26     ; 197        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD27     ; 158        ; 1        ; adc4_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AD28     ; 157        ; 1        ; adc4_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AE1      ; 478        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AE2      ; 477        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AE3      ; 458        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AE4      ; 420        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AE5      ; 434        ; 7        ; dac_FB6_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE6      ; 416        ; 7        ; dac_FB6_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE7      ; 410        ; 7        ; offset_dac_ncs[0]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE8      ; 390        ; 7        ; dac_clk[0]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE9      ; 384        ; 7        ; dac_FB8_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE10     ; 368        ; 7        ; dac_FB8_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE11     ; 364        ; 7        ; dac_FB8_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE12     ; 353        ; 7        ; dac_FB5_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE13     ; 343        ; 7        ; dac_FB5_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE14     ; 329        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AE15     ; 324        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AE16     ; 298        ; 8        ; dac_FB5_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE17     ; 286        ; 8        ; dac_FB5_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE18     ; 281        ; 8        ; dac_FB7_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE19     ; 264        ; 8        ; dac_FB7_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE20     ; 251        ; 8        ; dac_FB7_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE21     ; 244        ; 8        ; dac_FB7_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE22     ; 231        ; 8        ; adc2_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE23     ; 233        ; 8        ; dac_dat[4]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE24     ; 218        ; 8        ; adc2_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE25     ; 217        ; 8        ; dac_dat[5]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE26     ; 181        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AE27     ; 162        ; 1        ; adc4_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AE28     ; 161        ; 1        ; adc4_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AF1      ; 457        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AF2      ; 456        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AF3      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AF4      ; 423        ; 7        ; dac_FB6_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF5      ; 419        ; 7        ; dac_FB6_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF6      ; 405        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF7      ; 406        ; 7        ; dac_FB6_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF8      ; 394        ; 7        ; dac_FB8_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF9      ; 383        ; 7        ; dac_FB8_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF10     ; 375        ; 7        ; dac_FB8_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF11     ; 366        ; 7        ; dac_FB8_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF12     ; 355        ; 7        ; dac_FB5_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF13     ; 345        ; 7        ; dac_FB5_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF14     ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AF15     ; 319        ; 12       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF16     ; 296        ; 8        ; dac_FB5_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF17     ; 282        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF18     ; 272        ; 8        ; offset_dac_ncs[4]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF19     ; 266        ; 8        ; dac_FB7_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF20     ; 255        ; 8        ; dac_FB7_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF21     ; 249        ; 8        ; dac_FB7_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF22     ; 235        ; 8        ; adc2_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF23     ; 227        ; 8        ; adc2_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF24     ; 213        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF25     ; 211        ; 8        ; adc2_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF26     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AF27     ; 183        ; 1        ; adc4_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AF28     ; 182        ; 1        ; adc4_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AG1      ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AG3      ; 432        ; 7        ; dac_FB6_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG4      ; 426        ; 7        ; dac_FB6_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG5      ; 428        ; 7        ; dac_FB6_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG6      ; 414        ; 7        ; dac_FB6_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG7      ; 402        ; 7        ; dac_FB6_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG8      ; 396        ; 7        ; dac_FB_clk[7]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG9      ; 382        ; 7        ; dac_FB8_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG10     ; 371        ; 7        ; dac_dat[0]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG11     ; 360        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AG12     ; 357        ; 7        ; dac_FB_clk[4]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG13     ; 349        ; 7        ; dac_FB5_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG14     ;            ;          ; VCCA_PLL6                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; AG15     ; 318        ; 12       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AG16     ; 290        ; 8        ; dac_FB5_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG17     ; 284        ; 8        ; dac_FB5_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG18     ; 279        ; 8        ; dac_FB_clk[6]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG19     ; 268        ; 8        ; dac_FB7_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG20     ; 253        ; 8        ; dac_clk[4]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG21     ; 247        ; 8        ; dac_FB7_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG22     ; 234        ; 8        ; adc1_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG23     ; 223        ; 8        ; adc2_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG24     ; 216        ; 8        ; adc2_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG25     ; 207        ; 8        ; adc2_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 8        ; adc2_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG27     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AG28     ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH2      ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH3      ; 430        ; 7        ; bias_dac_ncs[0]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH4      ; 436        ; 7        ; dac_FB_clk[5]            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH5      ; 421        ; 7        ; dac_FB6_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH6      ; 412        ; 7        ; dac_FB6_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH7      ; 404        ; 7        ; dac_FB6_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH8      ; 386        ; 7        ; dac_FB8_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH9      ; 388        ; 7        ; dac_FB8_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH10     ; 373        ; 7        ; dac_FB8_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH11     ; 358        ; 7        ; dac_FB8_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH12     ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH13     ; 351        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AH14     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AH15     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AH16     ; 292        ; 8        ; bias_dac_ncs[4]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH17     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH18     ; 276        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AH18     ; 307        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AH19     ; 270        ; 8        ; dac_FB7_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH20     ; 259        ; 8        ; dac_FB7_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH21     ; 257        ; 8        ; dac_FB7_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH22     ; 237        ; 8        ; adc2_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH23     ; 229        ; 8        ; adc2_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH24     ; 220        ; 8        ; adc2_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH25     ; 209        ; 8        ; adc2_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH26     ; 205        ; 8        ; adc2_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH27     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; B1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; B3       ; 645        ; 4        ; lvds_sync                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B4       ; 651        ; 4        ; lvds_spare               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B5       ; 649        ; 4        ; lvds_cmd                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B6       ; 667        ; 4        ; slot_id[1]               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B7       ; 665        ; 4        ; mictor[23]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B8       ; 693        ; 4        ; mictor[18]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B9       ; 691        ; 4        ; mictor[17]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B10      ; 709        ; 4        ; mictor[4]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B11      ; 717        ; 4        ; mictor[1]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B12      ; 720        ; 4        ; mictor[6]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B13      ; 728        ; 4        ; mictor[8]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B14      ;            ;          ; TEMPDIODEp               ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; B15      ; 759        ; 10       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B16      ; 787        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B17      ; 793        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B18      ; 805        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B19      ; 809        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B20      ; 818        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B21      ; 828        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B22      ; 843        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B23      ; 854        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B24      ; 868        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B25      ; 870        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B26      ; 874        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B27      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; B28      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; C1       ; 626        ; 5        ; dac_FB2_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; C2       ; 627        ; 5        ; dac_FB_clk[1]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; C3       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; C4       ; 654        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C5       ; 658        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C6       ; 675        ; 4        ; mictor[26]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C7       ; 672        ; 4        ; mictor[24]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C8       ; 683        ; 4        ; mictor[20]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C9       ; 687        ; 4        ; slot_id[2]               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C10      ; 704        ; 4        ; mictor[9]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C11      ; 713        ; 4        ; mictor[2]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C12      ; 722        ; 4        ; mictor[5]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C13      ; 732        ; 4        ; mictor[7]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C14      ;            ;          ; TEMPDIODEn               ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; C15      ; 758        ; 10       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C16      ; 781        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C17      ; 795        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C18      ; 796        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C19      ; 811        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C20      ; 822        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C21      ; 830        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C22      ; 842        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C23      ; 850        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C24      ; 864        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C25      ; 859        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C26      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; C27      ; 12         ; 2        ; adc8_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; C28      ; 13         ; 2        ; adc7_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D1       ; 609        ; 5        ; dac_FB2_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D2       ; 610        ; 5        ; dac_FB2_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D3       ; 628        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; D4       ; 629        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; D5       ; 647        ; 4        ; slot_id[0]               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D6       ; 669        ; 4        ; mictor[27]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D7       ; 673        ; 4        ; mictor[29]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D8       ; 681        ; 4        ; mictor[21]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D9       ; 689        ; 4        ; mictor[28]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D10      ; 706        ; 4        ; slot_id[3]               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D11      ; 719        ; 4        ; mictor[10]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D12      ; 724        ; 4        ; mictor[13]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D13      ; 734        ; 4        ; mictor[11]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D14      ;            ;          ; VCCG_PLL5                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; D15      ; 753        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D16      ; 779        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D17      ; 791        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D18      ; 803        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D19      ; 813        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D20      ; 824        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D21      ; 833        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D22      ; 846        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D23      ; 844        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D24      ; 866        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D25      ; 6          ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; D26      ; 7          ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; D27      ; 29         ; 2        ; adc8_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D28      ; 30         ; 2        ; adc8_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E1       ; 605        ; 5        ; dac_FB2_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E2       ; 606        ; 5        ; dac_FB2_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E3       ; 632        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; E4       ; 633        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; E5       ; 623        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E6       ; 661        ; 4        ; mictor[31]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E7       ; 652        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E8       ; 685        ; 4        ; mictor[30]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E9       ; 677        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E10      ; 700        ; 4        ; mictor[15]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E11      ; 708        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E11      ; 739        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E12      ; 730        ; 4        ; mictor[14]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E13      ; 736        ; 4        ; mictor[12]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E14      ;            ;          ; GNDG_PLL5                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; E15      ; 752        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E16      ; 783        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E17      ; 789        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E18      ; 770        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E18      ; 801        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E19      ; 812        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E20      ; 832        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E21      ; 835        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E22      ; 863        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E23      ; 852        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E24      ; 16         ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E25      ; 10         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; E26      ; 11         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; E27      ; 33         ; 2        ; adc8_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E28      ; 34         ; 2        ; adc8_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F1       ; 597        ; 5        ; dac_FB3_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F2       ; 598        ; 5        ; dac_FB_clk[2]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F3       ; 601        ; 5        ; dac_FB2_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F4       ; 602        ; 5        ; dac_FB2_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F5       ; 625        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F6       ; 624        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F7       ; 648        ; 4        ; ttl_in1                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F8       ; 660        ; 4        ; ttl_in2                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F9       ; 684        ; 4        ; ttl_in3                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F10      ; 697        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F11      ; 703        ; 4        ; ttl_out1                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F12      ; 733        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F13      ; 740        ; 4        ; #TMS                     ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCA_PLL5                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; F15      ;            ; 9        ; VCC_PLL5_OUTA            ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; F16      ; 764        ; 3        ; ^DCLK                    ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; F17      ; 797        ; 3        ; smb_clk                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F18      ; 841        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F19      ; 814        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F20      ; 847        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F21      ; 867        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F22      ; 873        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F23      ; 15         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F24      ; 14         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F25      ; 37         ; 2        ; adc8_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F26      ; 38         ; 2        ; adc8_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F27      ; 41         ; 2        ; adc7_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F28      ; 42         ; 2        ; adc6_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G1       ; 588        ; 5        ; dac_FB3_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G2       ; 589        ; 5        ; dac_FB3_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G3       ; 594        ; 5        ; dac_FB3_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G4       ; 593        ; 5        ; dac_FB3_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G5       ; 619        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G6       ; 620        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G7       ; 642        ; 4        ; ttl_dir1                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G8       ; 655        ; 4        ; ttl_out2                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G9       ; 674        ; 4        ; ttl_dir2                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G10      ; 696        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G11      ; 716        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G12      ; 707        ; 4        ; ttl_out3                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G13      ; 746        ; 4        ; #TDI                     ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G14      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G16      ;            ; 10       ; VCC_PLL5_OUTB            ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; G17      ; 765        ; 3        ; ^CONF_DONE               ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G18      ; 802        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G19      ; 815        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G20      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G21      ; 853        ; 3        ; smb_nalert               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G22      ; 856        ; 3        ; smb_data                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G23      ; 19         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G24      ; 20         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G25      ; 46         ; 2        ; adc7_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G26      ; 45         ; 2        ; adc7_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G27      ; 50         ; 2        ; adc7_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G28      ; 51         ; 2        ; adc7_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H1       ; 580        ; 5        ; dac_FB4_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H2       ; 581        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; H3       ; 584        ; 5        ; dac_FB3_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H4       ; 585        ; 5        ; dac_FB3_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H5       ; 616        ; 5        ; dac_FB2_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H6       ; 615        ; 5        ; dac_FB2_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H7       ; 612        ; 5        ; dac_FB2_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H8       ; 611        ; 5        ; dac_FB2_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H9       ; 668        ; 4        ; ttl_dir3                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; H10      ; 692        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H11      ; 715        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H12      ; 727        ; 4        ; ~DATA0~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; N               ; no       ; Off          ;
; H13      ; 747        ; 4        ; #TDO                     ; output ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; H14      ; 756        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H15      ; 757        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H16      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; H17      ; 773        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H18      ; 788        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H19      ; 817        ; 3        ; ylw_led                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; H20      ; 836        ; 3        ; red_led                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; H21      ; 28         ; 2        ; adc8_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H22      ; 27         ; 2        ; adc8_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H23      ; 24         ; 2        ; adc8_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H24      ; 23         ; 2        ; adc8_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H25      ; 55         ; 2        ; adc7_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H26      ; 54         ; 2        ; adc7_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H27      ; 58         ; 2        ; adc6_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H28      ; 59         ; 2        ; adc6_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J1       ; 572        ; 5        ; dac_FB4_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J2       ; 573        ; 5        ; dac_FB4_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J3       ; 576        ; 5        ; dac_FB4_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J4       ; 577        ; 5        ; dac_FB4_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J5       ; 608        ; 5        ; dac_FB2_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J6       ; 607        ; 5        ; dac_FB2_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J7       ; 599        ; 5        ; dac_FB3_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J8       ; 600        ; 5        ; dac_FB3_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J9       ; 657        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J10      ; 698        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J11      ; 714        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J12      ; 738        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J13      ; 748        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J14      ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; J15      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; J16      ; 761        ; 10       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J17      ; 767        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J18      ; 799        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J19      ; 808        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J20      ; 831        ; 3        ; grn_led                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; J21      ; 39         ; 2        ; adc7_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J22      ; 40         ; 2        ; adc7_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J23      ; 32         ; 2        ; adc8_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J24      ; 31         ; 2        ; adc8_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J25      ; 62         ; 2        ; adc6_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J26      ; 63         ; 2        ; adc6_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J27      ; 66         ; 2        ; adc6_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J28      ; 67         ; 2        ; adc6_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K1       ; 564        ; 5        ; dac_FB1_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K2       ; 565        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; K3       ; 569        ; 5        ; dac_FB4_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K4       ; 568        ; 5        ; dac_FB4_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K5       ; 603        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; K6       ; 604        ; 5        ; dac_FB2_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K7       ; 595        ; 5        ; dac_FB3_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K8       ; 596        ; 5        ; dac_FB3_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K9       ; 590        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; K10      ; 705        ; 4        ; dip_sw3                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; K11      ; 721        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K12      ; 742        ; 4        ; #TCK                     ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; K13      ; 749        ; 4        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; K14      ; 754        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K15      ; 755        ; 9        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K16      ; 760        ; 10       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K17      ; 766        ; 3        ; inclk                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; K18      ; 782        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K19      ; 800        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K20      ; 49         ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; K21      ; 43         ; 2        ; adc7_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K22      ; 44         ; 2        ; adc7_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K23      ; 35         ; 2        ; adc8_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K24      ; 36         ; 2        ; adc8_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K25      ; 71         ; 2        ; adc6_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K26      ; 70         ; 2        ; adc6_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K27      ; 74         ; 2        ; adc3_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K28      ; 75         ; 2        ; adc3_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L1       ; 555        ; 5        ; dac_FB1_dat[5]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L2       ; 556        ; 5        ; dac_FB1_dat[6]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L3       ; 560        ; 5        ; dac_FB1_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L4       ; 561        ; 5        ; dac_FB1_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L5       ; 586        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; L6       ; 587        ; 5        ; dac_FB3_dat[13]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L7       ; 592        ; 5        ; dac_FB3_dat[9]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L8       ; 591        ; 5        ; dac_FB3_dat[10]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L9       ; 583        ; 5        ; dac_FB4_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L10      ; 582        ; 5        ; dac_FB4_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L11      ; 731        ; 4        ; dip_sw4                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; L12      ; 741        ; 4        ; #TRST                    ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L13      ; 750        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; L14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L16      ; 763        ; 3        ; ^nCONFIG                 ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L17      ; 769        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; L18      ; 778        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; L19      ; 57         ; 2        ; adc6_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L20      ; 56         ; 2        ; adc6_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L21      ; 48         ; 2        ; adc7_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L22      ; 47         ; 2        ; adc7_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L23      ; 52         ; 2        ; adc7_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L24      ; 53         ; 2        ; adc7_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L25      ; 78         ; 2        ; adc3_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L26      ; 79         ; 2        ; adc3_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L27      ; 83         ; 2        ; adc3_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L28      ; 84         ; 2        ; adc3_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; M2       ; 547        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; M3       ; 551        ; 5        ; dac_FB1_dat[1]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M4       ; 552        ; 5        ; dac_FB1_dat[2]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M5       ; 575        ; 5        ; dac_FB4_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M6       ; 574        ; 5        ; dac_FB4_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M7       ; 579        ; 5        ; dac_FB4_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M8       ; 578        ; 5        ; dac_FB4_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M9       ; 571        ; 5        ; dac_FB4_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M10      ; 570        ; 5        ; dac_FB_clk[3]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M11      ; 737        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; M12      ; 743        ; 4        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; M13      ; 751        ; 4        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; M16      ; 762        ; 3        ; ^nSTATUS                 ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; M17      ; 768        ; 3        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; M18      ; 792        ; 3        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; M19      ; 69         ; 2        ; adc6_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M20      ; 68         ; 2        ; adc5_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M21      ; 61         ; 2        ; adc6_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M22      ; 60         ; 2        ; adc6_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M23      ; 65         ; 2        ; adc6_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M24      ; 64         ; 2        ; adc6_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M25      ; 87         ; 2        ; adc3_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M26      ; 88         ; 2        ; adc3_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M27      ; 91         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; M28      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; N1       ; 548        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; N2       ; 544        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; N3       ; 567        ; 5        ; dac_FB1_dat[12]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N4       ; 566        ; 5        ; dac_FB1_dat[11]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N5       ; 558        ; 5        ; dac_FB1_dat[3]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N6       ; 559        ; 5        ; dac_FB1_dat[4]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N7       ; 562        ; 5        ; dac_FB1_dat[7]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N8       ; 563        ; 5        ; dac_FB1_dat[8]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N9       ; 554        ; 5        ; dac_FB1_dat[0]           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N10      ; 553        ; 5        ; dac_FB_clk[0]            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N11      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N15      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N19      ; 86         ; 2        ; adc3_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N20      ; 85         ; 2        ; adc2_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N21      ; 81         ; 2        ; adc3_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N22      ; 80         ; 2        ; adc3_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N23      ; 77         ; 2        ; adc3_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N24      ; 76         ; 2        ; adc3_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N25      ; 73         ; 2        ; adc3_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N26      ; 72         ; 2        ; adc3_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N27      ; 95         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; N28      ; 92         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; P1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P2       ; 543        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P3       ; 542        ; 5        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; P4       ; 541        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P5       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P6       ;            ;          ; VCCA_PLL4                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P7       ;            ;          ; GNDG_PLL4                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P8       ;            ;          ; VCCG_PLL4                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P9       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; P10      ; 557        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; P11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P16      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P19      ; 82         ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; P20      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; P21      ;            ;          ; VCCG_PLL1                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P22      ;            ;          ; GNDG_PLL1                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P23      ;            ;          ; VCCA_PLL1                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P24      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P25      ; 98         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P26      ; 97         ; 2        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; P27      ; 96         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P28      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R2       ; 540        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R3       ; 537        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; R4       ; 538        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R5       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R6       ;            ;          ; VCCA_PLL3                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R7       ;            ;          ; GNDG_PLL3                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R8       ;            ;          ; VCCG_PLL3                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R9       ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; R10      ; 524        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; R11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R13      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R15      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R17      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R19      ; 115        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; R20      ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; R21      ;            ;          ; VCCG_PLL2                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R22      ;            ;          ; GNDG_PLL2                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R23      ;            ;          ; VCCA_PLL2                ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R24      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R25      ; 101        ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R26      ; 102        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; R27      ; 99         ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R28      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T1       ; 536        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T2       ; 539        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; T3       ; 521        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T4       ; 520        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T5       ; 509        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T6       ; 508        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T7       ; 516        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T8       ; 517        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T9       ; 513        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T10      ; 512        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T12      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T14      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T17      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T18      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T19      ; 122        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T20      ; 123        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T21      ; 118        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T22      ; 119        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T23      ; 126        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T24      ; 127        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T25      ; 131        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T26      ; 130        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T27      ; 100        ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; T28      ; 103        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U1       ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; U2       ; 535        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U3       ; 532        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U4       ; 531        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U5       ; 501        ; 6        ; adc8_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U6       ; 500        ; 6        ; adc8_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; U7       ; 496        ; 6        ; adc7_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; U8       ; 497        ; 6        ; adc7_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U9       ; 504        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U10      ; 505        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U12      ; 459        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U16      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U18      ; 180        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U19      ; 134        ; 1        ; adc5_dat[1]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U20      ; 135        ; 1        ; adc5_dat[0]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U21      ; 142        ; 1        ; adc5_dat[9]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U22      ; 143        ; 1        ; adc5_dat[8]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U23      ; 139        ; 1        ; adc5_dat[4]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U24      ; 138        ; 1        ; adc5_dat[5]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U25      ; 108        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U26      ; 107        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U27      ; 104        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U28      ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; V1       ; 527        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V2       ; 528        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V3       ; 523        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V4       ; 522        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V5       ; 488        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V6       ; 487        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V7       ; 484        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V8       ; 483        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V9       ; 492        ; 6        ; adc6_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; V10      ; 493        ; 6        ; adc6_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V11      ; 342        ; 7        ; bias_dac_ncs[1]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; V12      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; V13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                   ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V18      ; 300        ; 8        ; dac_dat[7]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; V19      ; 146        ; 1        ; adc5_dat[13]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V20      ; 147        ; 1        ; adc5_dat[12]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V21      ; 156        ; 1        ; adc1_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V22      ; 155        ; 1        ; adc1_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V23      ; 152        ; 1        ; adc1_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V24      ; 151        ; 1        ; adc1_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V25      ; 117        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V26      ; 116        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V27      ; 111        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V28      ; 112        ; 1        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W1       ; 519        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W2       ; 518        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W3       ; 515        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W4       ; 514        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W5       ; 479        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W6       ; 480        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W7       ; 475        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W8       ; 476        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W9       ; 491        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; W10      ; 350        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W11      ; 339        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W12      ; 334        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W13      ; 326        ; 7        ; GND+                     ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; W14      ; 323        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W15      ; 322        ; 11       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W16      ; 317        ; 12       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W17      ; 314        ; 8        ; ^MSEL1                   ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; W18      ; 299        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W19      ; 278        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W20      ; 148        ;          ; GND                      ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; W21      ; 163        ; 1        ; adc8_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W22      ; 164        ; 1        ; adc1_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W23      ; 159        ; 1        ; adc1_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W24      ; 160        ; 1        ; adc1_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W25      ; 125        ; 1        ; adc5_dat[2]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W26      ; 124        ; 1        ; adc5_dat[3]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W27      ; 121        ; 1        ; adc4_ovr                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W28      ; 120        ; 1        ; adc5_rdy                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y1       ; 511        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y2       ; 510        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y3       ; 507        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y4       ; 506        ; 6        ; RESERVED_INPUT           ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y5       ; 468        ; 6        ; adc4_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y6       ; 467        ; 6        ; adc4_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; Y7       ; 471        ; 6        ; adc5_clk(n)              ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; Y8       ; 472        ; 6        ; adc5_clk                 ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y9       ; 378        ; 7        ; offset_dac_ncs[1]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y10      ; 370        ; 7        ; dac_clk[1]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y11      ; 346        ; 7        ; dac_dat[1]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y12      ; 335        ; 7        ; ^nIO_PULLUP              ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; Y13      ; 327        ; 7        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y14      ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; Y15      ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; Y16      ; 316        ; 12       ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y17      ; 308        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y18      ; 295        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y19      ; 277        ; 8        ; RESERVED_INPUT           ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y20      ; 241        ; 8        ; dac_dat[6]               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y21      ; 167        ; 1        ; adc4_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y22      ; 168        ; 1        ; adc4_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y23      ; 172        ; 1        ; adc4_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y24      ; 171        ; 1        ; adc4_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y25      ; 133        ; 1        ; adc5_dat[10]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y26      ; 132        ; 1        ; adc5_dat[11]             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y27      ; 129        ; 1        ; adc5_dat[6]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y28      ; 128        ; 1        ; adc5_dat[7]              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-------------+-----------------+----------+--------------+


+---------------------------------------------------------------------------+
; PLL Summary                                                               ;
+-----------------------------+---------------------------------------------+
; Name                        ; rc_pll:i_rc_pll|altpll:altpll_component|pll ;
+-----------------------------+---------------------------------------------+
; PLL type                    ; Enhanced                                    ;
; Scan chain                  ; None                                        ;
; PLL mode                    ; Normal                                      ;
; Feedback source             ; --                                          ;
; Compensate clock            ; clock0                                      ;
; Switchover on loss of clock ; --                                          ;
; Switchover counter          ; --                                          ;
; Primary clock               ; inclk0                                      ;
; Input frequency 0           ; 25.0 MHz                                    ;
; Input frequency 1           ; --                                          ;
; Nominal PFD frequency       ; 25.0 MHz                                    ;
; Nominal VCO frequency       ; 599.9 MHz                                   ;
; Freq min lock               ; 12.5 MHz                                    ;
; Freq max lock               ; 33.33 MHz                                   ;
; Clock Offset                ; 0 ps                                        ;
; M VCO Tap                   ; 0                                           ;
; M Initial                   ; 1                                           ;
; M value                     ; 24                                          ;
; N value                     ; 1                                           ;
; M counter delay             ; 0 ps                                        ;
; N counter delay             ; 0 ps                                        ;
; M2 value                    ; --                                          ;
; N2 value                    ; --                                          ;
; SS counter                  ; --                                          ;
; Downspread                  ; --                                          ;
; Spread frequency            ; --                                          ;
; Charge pump current         ; 50 uA                                       ;
; Loop filter resistance      ; 1.021000 KOhm                               ;
; Loop filter capacitance     ; 10 pF                                       ;
; Freq zero                   ; 0.240 MHz                                   ;
; Bandwidth                   ; 550 KHz                                     ;
; Freq pole                   ; 15.844 MHz                                  ;
; enable0 counter             ; --                                          ;
; enable1 counter             ; --                                          ;
; Real time reconfigurable    ; Off                                         ;
; Scan chain MIF file         ; --                                          ;
; Preserve counter order      ; Off                                         ;
; PLL location                ; PLL_5                                       ;
; Inclk0 signal               ; inclk                                       ;
; Inclk1 signal               ; --                                          ;
; Inclk0 signal type          ; Dedicated Pin                               ;
; Inclk1 signal type          ; --                                          ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                     ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; Name                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Delay ; Duty Cycle ; Counter ; Counter Delay ; Counter Value ; High / Low ; Initial ; VCO Tap ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; rc_pll:i_rc_pll|altpll:altpll_component|_clk0 ; clock0       ; 2    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 0 ps  ; 50/50      ; G3      ; 0 ps          ; 12            ; 6/6 Even   ; 1       ; 0       ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk2 ; clock2       ; 4    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 0 ps  ; 50/50      ; G1      ; 0 ps          ; 6             ; 3/3 Even   ; 1       ; 0       ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk3 ; clock3       ; 1    ; 2   ; 12.5 MHz         ; 0 (0 ps)       ; 0 ps  ; 50/50      ; G2      ; 0 ps          ; 48            ; 24/24 Even ; 1       ; 0       ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk4 ; clock4       ; 2    ; 1   ; 50.0 MHz         ; 180 (10000 ps) ; 0 ps  ; 50/50      ; G0      ; 0 ps          ; 12            ; 6/6 Even   ; 7       ; 0       ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+-------+------------+---------+---------------+---------------+------------+---------+---------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 10 pF ; Not Available                      ;
; 3.3-V LVCMOS                     ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 10 pF ; Not Available                      ;
; 1.8 V                            ; 10 pF ; Not Available                      ;
; 1.5 V                            ; 10 pF ; Not Available                      ;
; GTL                              ; 30 pF ; 25 Ohm (Parallel)                  ;
; GTL+                             ; 30 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 8 pF  ; 25 Ohm (Parallel)                  ;
; Compact PCI                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; AGP 1X                           ; 10 pF ; Not Available                      ;
; AGP 2X                           ; 10 pF ; Not Available                      ;
; CTT                              ; 30 pF ; 50 Ohm (Parallel)                  ;
; SSTL-3 Class I                   ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II                  ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I                   ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 20 pF ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 20 pF ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 20 pF ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 20 pF ; 25 Ohm (Parallel)                  ;
; LVDS                             ; 4 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 4 pF  ; 100 Ohm (Differential)             ;
; 3.3-V PCML                       ; 4 pF  ; 50 Ohm (Parallel)                  ;
; HyperTransport                   ; 4 pF  ; 100 Ohm (Differential)             ;
; Differential 1.5-V HSTL Class I  ; 20 pF ; (See 1.5-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class I  ; 20 pF ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 20 pF ; (See 1.8-V HSTL Class II)          ;
; Differential SSTL-2              ; 30 pF ; (See SSTL-2)                       ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                            ; Logic Cells ; LC Registers ; Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                     ; Library Name ;
+-----------------------------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |readout_card                                                         ; 22382 (151) ; 14410        ; 393216      ; 76    ; 188  ; 0      ; 76           ; 0       ; 2         ; 9         ; 358  ; 0            ; 7972 (151)   ; 1240 (0)          ; 13170 (0)        ; 5976 (0)        ; 5000 (47)  ; |readout_card                                                                                                                                                                                                                                                           ; work         ;
;    |bp_slot_id:i_slot_id|                                             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 1 (1)      ; |readout_card|bp_slot_id:i_slot_id                                                                                                                                                                                                                                      ; work         ;
;    |dispatch:i_dispatch|                                              ; 990 (136)   ; 401          ; 66560       ; 0     ; 18   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 589 (130)    ; 14 (0)            ; 387 (6)          ; 190 (0)         ; 227 (20)   ; |readout_card|dispatch:i_dispatch                                                                                                                                                                                                                                       ; work         ;
;       |altsyncram:buf|                                                ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|altsyncram:buf                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_dkl3:auto_generated|                             ; 0 (0)       ; 0            ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|altsyncram:buf|altsyncram_dkl3:auto_generated                                                                                                                                                                                         ; work         ;
;       |dispatch_cmd_receive:receiver|                                 ; 309 (43)    ; 154          ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 155 (36)     ; 14 (0)            ; 140 (7)          ; 54 (11)         ; 68 (22)    ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver                                                                                                                                                                                                         ; work         ;
;          |binary_counter:word_counter|                                ; 11 (11)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|binary_counter:word_counter                                                                                                                                                                             ; work         ;
;          |lvds_rx:cmd_rx|                                             ; 83 (7)      ; 75           ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (1)        ; 1 (0)             ; 74 (6)           ; 32 (0)          ; 6 (4)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx                                                                                                                                                                                          ; work         ;
;             |binary_counter:sample_counter|                           ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter                                                                                                                                                            ; work         ;
;             |dcfifo:data_buffer|                                      ; 32 (0)      ; 25           ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (0)             ; 24 (0)           ; 24 (0)          ; 2 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer                                                                                                                                                                       ; work         ;
;                |dcfifo_d202:auto_generated|                           ; 32 (0)      ; 25           ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (0)             ; 24 (0)           ; 24 (0)          ; 2 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated                                                                                                                                            ; work         ;
;                   |alt_sync_fifo_aem:sync_fifo|                       ; 32 (25)     ; 25           ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (5)        ; 1 (1)             ; 24 (19)          ; 24 (17)         ; 2 (2)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo                                                                                                                ; work         ;
;                      |add_sub_pf8:add_sub2|                           ; 2 (2)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 2 (2)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo|add_sub_pf8:add_sub2                                                                                           ; work         ;
;                      |cntr_aua:cntr1|                                 ; 5 (5)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_aua:cntr1                                                                                                 ; work         ;
;                      |dpram_t441:dpram4|                              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_t441:dpram4                                                                                              ; work         ;
;                         |altsyncram_6rh1:altsyncram14|                ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14                                                                 ; work         ;
;             |shift_reg:rx_buffer|                                     ; 33 (33)     ; 33           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer                                                                                                                                                                      ; work         ;
;             |shift_reg:rx_sample|                                     ; 3 (3)       ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample                                                                                                                                                                      ; work         ;
;          |parallel_crc:crc_calc|                                      ; 130 (130)   ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 98 (98)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 40 (40)    ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc                                                                                                                                                                                   ; work         ;
;          |reg:hdr0|                                                   ; 21 (21)     ; 13           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 8 (8)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0                                                                                                                                                                                                ; work         ;
;          |reg:hdr1|                                                   ; 21 (21)     ; 16           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 11 (11)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1                                                                                                                                                                                                ; work         ;
;       |dispatch_reply_transmit:transmitter|                           ; 398 (123)   ; 135          ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 263 (117)    ; 0 (0)             ; 135 (6)          ; 78 (20)         ; 92 (51)    ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter                                                                                                                                                                                                   ; work         ;
;          |binary_counter:word_counter|                                ; 11 (11)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|binary_counter:word_counter                                                                                                                                                                       ; work         ;
;          |lvds_tx:reply_tx|                                           ; 68 (6)      ; 54           ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (2)       ; 0 (0)             ; 54 (4)           ; 15 (0)          ; 8 (5)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx                                                                                                                                                                                  ; work         ;
;             |counter:bit_counter|                                     ; 15 (15)     ; 7            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter                                                                                                                                                              ; work         ;
;             |fifo:data_buffer|                                        ; 13 (5)      ; 9            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; 3 (3)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer                                                                                                                                                                 ; work         ;
;                |altsyncram:fifo_storage|                              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage                                                                                                                                         ; work         ;
;                   |altsyncram_tpb1:auto_generated|                    ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated                                                                                                          ; work         ;
;                |lpm_counter:read_pointer|                             ; 4 (0)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer                                                                                                                                        ; work         ;
;                   |cntr_gvi:auto_generated|                           ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|cntr_gvi:auto_generated                                                                                                                ; work         ;
;                |lpm_counter:write_pointer|                            ; 4 (0)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer                                                                                                                                       ; work         ;
;                   |cntr_gvi:auto_generated|                           ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated                                                                                                               ; work         ;
;             |shift_reg:tx_buffer|                                     ; 34 (34)     ; 34           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer                                                                                                                                                              ; work         ;
;          |parallel_crc:crc_calc|                                      ; 196 (196)   ; 64           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 132 (132)    ; 0 (0)             ; 64 (64)          ; 32 (32)         ; 33 (33)    ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc                                                                                                                                                                             ; work         ;
;       |dispatch_wishbone:wishbone|                                    ; 108 (55)    ; 67           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (35)      ; 0 (0)             ; 67 (20)          ; 58 (11)         ; 47 (44)    ; |readout_card|dispatch:i_dispatch|dispatch_wishbone:wishbone                                                                                                                                                                                                            ; work         ;
;          |binary_counter:addr_gen|                                    ; 11 (11)     ; 11           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_wishbone:wishbone|binary_counter:addr_gen                                                                                                                                                                                    ; work         ;
;          |us_timer:wdt|                                               ; 42 (42)     ; 36           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 36 (36)          ; 36 (36)         ; 3 (3)      ; |readout_card|dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt                                                                                                                                                                                               ; work         ;
;       |reg:hdr0|                                                      ; 23 (23)     ; 23           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|reg:hdr0                                                                                                                                                                                                                              ; work         ;
;       |reg:hdr1|                                                      ; 16 (16)     ; 16           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|reg:hdr1                                                                                                                                                                                                                              ; work         ;
;    |flux_loop:i_flux_loop|                                            ; 19893 (0)   ; 13360        ; 326656      ; 76    ; 170  ; 0      ; 68           ; 0       ; 2         ; 8         ; 0    ; 0            ; 6533 (0)     ; 1172 (0)          ; 12188 (0)        ; 5299 (0)        ; 4513 (0)   ; |readout_card|flux_loop:i_flux_loop                                                                                                                                                                                                                                     ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch0|                           ; 1814 (0)    ; 1371         ; 33024       ; 3     ; 17   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 443 (0)      ; 39 (0)            ; 1332 (0)         ; 619 (0)         ; 529 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0                                                                                                                                                                                                 ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 237 (0)     ; 153          ; 12288       ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 84 (0)       ; 0 (0)             ; 153 (0)          ; 116 (0)         ; 56 (16)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 9 (9)       ; 9            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 8 (8)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                     ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 64 (64)     ; 44           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 44 (44)          ; 20 (20)         ; 32 (32)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 160 (160)   ; 96           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 96 (96)          ; 96 (96)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                 ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1482 (12)   ; 1138         ; 20736       ; 3     ; 13   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 344 (12)     ; 36 (0)            ; 1102 (0)         ; 493 (0)         ; 470 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ; work         ;
;                   |altsyncram_jgh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated                                                                  ; work         ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 7424        ; 1     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 117 (117)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn11_Q|                          ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn12_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 190 (190)   ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 77 (77)      ; 0 (0)             ; 113 (113)        ; 35 (35)         ; 57 (57)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1280 (71)   ; 1025         ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 255 (5)      ; 36 (0)            ; 989 (66)         ; 458 (0)         ; 296 (100)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1101 (1072) ; 894          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 207 (178)    ; 36 (36)           ; 858 (858)        ; 394 (365)       ; 195 (195)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ; work         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 35 (35)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 29 (29)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch1|                           ; 1771 (0)    ; 1344         ; 33024       ; 3     ; 15   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 427 (0)      ; 40 (0)            ; 1304 (0)         ; 610 (0)         ; 482 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1                                                                                                                                                                                                 ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 210 (0)     ; 133          ; 12288       ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 77 (0)       ; 0 (0)             ; 133 (0)          ; 110 (0)         ; 54 (21)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                     ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 46 (46)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 159 (159)   ; 96           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 96 (96)          ; 96 (96)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                 ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1465 (0)    ; 1131         ; 20736       ; 3     ; 11   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 334 (0)      ; 36 (0)            ; 1095 (0)         ; 490 (0)         ; 425 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ; work         ;
;                   |altsyncram_jgh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated                                                                  ; work         ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 7424        ; 1     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 117 (117)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn11_Q|                          ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn12_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 187 (187)   ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (74)      ; 0 (0)             ; 113 (113)        ; 32 (32)         ; 17 (17)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1278 (80)   ; 1018         ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 260 (14)     ; 36 (0)            ; 982 (66)         ; 458 (0)         ; 291 (98)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1090 (1061) ; 887          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 203 (174)    ; 36 (36)           ; 851 (851)        ; 394 (365)       ; 192 (192)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ; work         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 36 (36)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 28 (28)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch2|                           ; 1748 (0)    ; 1350         ; 33024       ; 5     ; 23   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 398 (0)      ; 21 (0)            ; 1329 (0)         ; 610 (0)         ; 507 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2                                                                                                                                                                                                 ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 209 (0)     ; 132          ; 12288       ; 2     ; 10   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 77 (0)       ; 0 (0)             ; 132 (0)          ; 110 (0)         ; 60 (28)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 46 (46)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 1     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 1     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 1     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 1     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 1     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 1     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 1     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 1     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 1     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 1     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 159 (159)   ; 96           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 96 (96)          ; 96 (96)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                 ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1446 (0)    ; 1138         ; 20736       ; 3     ; 13   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 308 (0)      ; 20 (0)            ; 1118 (0)         ; 490 (0)         ; 444 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ; work         ;
;                   |altsyncram_jgh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated                                                                  ; work         ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 7424        ; 1     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 117 (117)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn11_Q|                          ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn12_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 187 (187)   ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (74)      ; 0 (0)             ; 113 (113)        ; 32 (32)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1259 (72)   ; 1025         ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 234 (6)      ; 20 (0)            ; 1005 (66)        ; 458 (0)         ; 296 (99)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1079 (1050) ; 894          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 185 (156)    ; 20 (20)           ; 874 (874)        ; 394 (365)       ; 196 (196)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ; work         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 33 (33)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch3|                           ; 1781 (0)    ; 1369         ; 33024       ; 5     ; 13   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 412 (0)      ; 46 (0)            ; 1323 (0)         ; 610 (0)         ; 492 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3                                                                                                                                                                                                 ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 220 (0)     ; 142          ; 12288       ; 2     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 78 (0)       ; 1 (0)             ; 141 (0)          ; 110 (0)         ; 57 (25)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                     ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 50 (50)     ; 35           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (15)      ; 1 (1)             ; 34 (34)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 165 (165)   ; 102          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 102 (102)        ; 96 (96)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                 ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1466 (0)    ; 1146         ; 20736       ; 3     ; 11   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 320 (0)      ; 43 (0)            ; 1103 (0)         ; 490 (0)         ; 432 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ; work         ;
;                   |altsyncram_jgh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated                                                                  ; work         ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 7424        ; 1     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 117 (117)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn11_Q|                          ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn12_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 187 (187)   ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (74)      ; 0 (0)             ; 113 (113)        ; 32 (32)         ; 18 (18)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1279 (71)   ; 1033         ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 246 (5)      ; 43 (0)            ; 990 (66)         ; 458 (0)         ; 297 (100)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1100 (1071) ; 902          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 198 (169)    ; 43 (43)           ; 859 (859)        ; 394 (365)       ; 196 (196)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ; work         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 34 (34)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 30 (30)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 31 (31)     ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 25 (25)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 30 (0)      ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 24 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch4|                           ; 1796 (0)    ; 1364         ; 33024       ; 3     ; 17   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 432 (0)      ; 65 (0)            ; 1299 (0)         ; 610 (0)         ; 469 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4                                                                                                                                                                                                 ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 214 (0)     ; 136          ; 12288       ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 78 (0)       ; 1 (0)             ; 135 (0)          ; 110 (0)         ; 45 (13)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 50 (50)     ; 35           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (15)      ; 1 (1)             ; 34 (34)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 160 (160)   ; 97           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 97 (97)          ; 96 (96)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                 ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1483 (0)    ; 1146         ; 20736       ; 3     ; 13   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 337 (0)      ; 59 (0)            ; 1087 (0)         ; 490 (0)         ; 421 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ; work         ;
;                   |altsyncram_jgh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated                                                                  ; work         ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 7424        ; 1     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 117 (117)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn11_Q|                          ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn12_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 187 (187)   ; 113          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (74)      ; 0 (0)             ; 113 (113)        ; 32 (32)         ; 12 (12)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1296 (72)   ; 1033         ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 263 (6)      ; 59 (0)            ; 974 (66)         ; 458 (0)         ; 292 (99)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1115 (1086) ; 901          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 214 (185)    ; 59 (59)           ; 842 (842)        ; 394 (365)       ; 192 (192)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ; work         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 109 (109)   ; 66           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 66 (66)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 37 (37)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 5 (5)             ; 27 (27)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ; work         ;
;             |offset_clk_domain_crosser:i_offset_clk_domain_crosser|   ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser                                                                                                                 ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ; work         ;
;             |sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser| ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser                                                                                                             ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch5|                           ; 1766 (0)    ; 1361         ; 33024       ; 3     ; 23   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 405 (0)      ; 24 (0)            ; 1337 (0)         ; 610 (0)         ; 529 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5                                                                                                                                                                                                 ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 218 (0)     ; 136          ; 12288       ; 0     ; 10   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 82 (0)       ; 1 (0)             ; 135 (0)          ; 110 (0)         ; 59 (27)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 2 (2)       ; 2            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                     ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 50 (50)     ; 33           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 33 (33)          ; 17 (17)         ; 28 (28)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 162 (162)   ; 97           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 65 (65)      ; 1 (1)             ; 96 (96)          ; 93 (93)         ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                 ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1451 (0)    ; 1142         ; 20736       ; 3     ; 13   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 309 (0)      ; 21 (0)            ; 1121 (0)         ; 490 (0)         ; 466 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ; work         ;
;                   |altsyncram_jgh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated                                                                  ; work         ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 7424        ; 1     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 117 (117)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn11_Q|                          ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn12_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 190 (190)   ; 116          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (74)      ; 0 (0)             ; 116 (116)        ; 32 (32)         ; 30 (30)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1261 (72)   ; 1026         ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 235 (6)      ; 21 (0)            ; 1005 (66)        ; 458 (0)         ; 319 (99)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1081 (1052) ; 895          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 186 (157)    ; 21 (21)           ; 874 (874)        ; 394 (365)       ; 219 (219)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ; work         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 34 (34)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 30 (30)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 2 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ; work         ;
;             |offset_clk_domain_crosser:i_offset_clk_domain_crosser|   ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser                                                                                                                 ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 32 (0)      ; 26           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 26 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ; work         ;
;             |sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser| ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser                                                                                                             ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 31 (31)     ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 25 (25)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch6|                           ; 1805 (0)    ; 1372         ; 33024       ; 3     ; 15   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 433 (0)      ; 67 (0)            ; 1305 (0)         ; 610 (0)         ; 468 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6                                                                                                                                                                                                 ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 219 (0)     ; 139          ; 12288       ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 80 (0)       ; 2 (0)             ; 137 (0)          ; 110 (0)         ; 44 (13)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 6 (6)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                     ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 48 (48)     ; 33           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (15)      ; 1 (1)             ; 32 (32)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 161 (161)   ; 97           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 97 (97)          ; 96 (96)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                 ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1488 (0)    ; 1151         ; 20736       ; 3     ; 11   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 337 (0)      ; 61 (0)            ; 1090 (0)         ; 490 (0)         ; 421 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ; work         ;
;                   |altsyncram_jgh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated                                                                  ; work         ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 7424        ; 1     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 117 (117)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn11_Q|                          ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn12_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 191 (191)   ; 117          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (74)      ; 4 (4)             ; 113 (113)        ; 32 (32)         ; 22 (22)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1297 (72)   ; 1034         ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 263 (6)      ; 57 (0)            ; 977 (66)         ; 458 (0)         ; 282 (91)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1117 (1088) ; 903          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 214 (185)    ; 57 (57)           ; 846 (846)        ; 394 (365)       ; 190 (190)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ; work         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 36 (36)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 28 (28)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ; work         ;
;             |offset_clk_domain_crosser:i_offset_clk_domain_crosser|   ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser                                                                                                                 ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 31 (0)      ; 25           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 25 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ; work         ;
;             |sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser| ; 1 (1)       ; 1            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser                                                                                                             ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ; work         ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch7|                           ; 1826 (0)    ; 1393         ; 33024       ; 3     ; 15   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 433 (0)      ; 50 (0)            ; 1343 (0)         ; 622 (0)         ; 492 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7                                                                                                                                                                                                 ; work         ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 218 (0)     ; 140          ; 12288       ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 78 (0)       ; 0 (0)             ; 140 (0)          ; 110 (0)         ; 56 (15)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ; work         ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 6 (6)       ; 6            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0 (0)           ; 8 (8)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                     ; work         ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 47 (47)     ; 33           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 33 (33)          ; 14 (14)         ; 31 (31)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ; work         ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4096        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated                ; work         ;
;             |coadd_storage:i_intgrl_dat_bank0|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |coadd_storage:i_intgrl_dat_bank1|                        ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1                                                                                                                            ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component                                                                                                ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                   ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                              ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated               ; work         ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 161 (161)   ; 97           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 97 (97)          ; 96 (96)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ; work         ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 2 (2)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                 ; work         ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1500 (0)    ; 1161         ; 20736       ; 3     ; 11   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 339 (0)      ; 46 (0)            ; 1115 (0)         ; 502 (0)         ; 433 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ; work         ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ; work         ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ; work         ;
;                   |altsyncram_jgh1:auto_generated|                    ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated                                                                  ; work         ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 7424        ; 1     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 117 (117)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn11_Q|                          ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn12_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ; work         ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ; work         ;
;                      |altsyncram_aoe1:auto_generated|                 ; 0 (0)       ; 0            ; 1856        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated                                                ; work         ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 221 (221)   ; 146          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 75 (75)      ; 0 (0)             ; 146 (146)        ; 44 (44)         ; 9 (9)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ; work         ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1279 (71)   ; 1015         ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 264 (5)      ; 46 (0)            ; 969 (66)         ; 458 (0)         ; 307 (100)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ; work         ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1100 (1071) ; 884          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 216 (187)    ; 46 (46)           ; 838 (838)        ; 394 (365)       ; 206 (206)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ; work         ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ; work         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ; work         ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ; work         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ; work         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ; work         ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ; work         ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ; work         ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ; work         ;
;                         |altsyncram_fh02:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated                                 ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                              ; work         ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 38 (38)     ; 34           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 30 (30)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ; work         ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 35 (0)      ; 29           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 29 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ; work         ;
;             |offset_clk_domain_crosser:i_offset_clk_domain_crosser|   ; 5 (5)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser                                                                                                                 ; work         ;
;             |offset_spi_if:i_offset_spi_if|                           ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ; work         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 35 (0)      ; 29           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 29 (0)           ; 5 (0)           ; 1 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ; work         ;
;             |sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser| ; 5 (5)       ; 5            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser                                                                                                             ; work         ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 30 (30)     ; 24           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 24 (24)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ; work         ;
;       |fsfb_corr:i_fsfb_corr|                                         ; 1343 (1329) ; 797          ; 0           ; 0     ; 0    ; 0      ; 4            ; 0       ; 2         ; 0         ; 0    ; 0            ; 546 (532)    ; 34 (34)           ; 763 (763)        ; 169 (155)       ; 317 (317)  ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr                                                                                                                                                                                                               ; work         ;
;          |fsfb_corr_multiplier:mult1|                                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1                                                                                                                                                                                    ; work         ;
;             |lpm_mult:lpm_mult_component|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component                                                                                                                                                        ; work         ;
;                |mult_ilr:auto_generated|                              ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_ilr:auto_generated                                                                                                                                ; work         ;
;          |fsfb_corr_multiplier:mult2|                                 ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2                                                                                                                                                                                    ; work         ;
;             |lpm_mult:lpm_mult_component|                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component                                                                                                                                                        ; work         ;
;                |mult_ilr:auto_generated|                              ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_ilr:auto_generated                                                                                                                                ; work         ;
;          |fsfb_corr_subtractor:sub2|                                  ; 14 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 14 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2                                                                                                                                                                                     ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|                       ; 14 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 14 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2|lpm_add_sub:lpm_add_sub_component                                                                                                                                                   ; work         ;
;                |addcore:adder|                                        ; 14 (0)      ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 14 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2|lpm_add_sub:lpm_add_sub_component|addcore:adder                                                                                                                                     ; work         ;
;                   |a_csnbuffer:result_node|                           ; 14 (14)     ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node                                                                                                             ; work         ;
;       |wbs_fb_data:i_wbs_fb_data|                                     ; 3506 (263)  ; 1562         ; 62464       ; 48    ; 32   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1944 (263)   ; 756 (0)           ; 806 (0)          ; 189 (0)         ; 198 (2)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data                                                                                                                                                                                                           ; work         ;
;          |adc_offset_banks_admin:i_adc_offset_banks_admin|            ; 184 (184)   ; 34           ; 23552       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 150 (150)    ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 33 (33)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin                                                                                                                                                           ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch0|                    ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch1|                    ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch2|                    ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch3|                    ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch4|                    ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch5|                    ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch6|                    ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch7|                    ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2944        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 2048        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ; work         ;
;                         |altsyncram_gho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated         ; work         ;
;          |flux_quanta_ram_admin:i_flux_quanta_banks_admin|            ; 139 (139)   ; 34           ; 14336       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 105 (105)    ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 29 (29)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin                                                                                                                                                           ; work         ;
;             |ram_14x64:i_bank_ch0|                                    ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0                                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;             |ram_14x64:i_bank_ch1|                                    ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1                                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;             |ram_14x64:i_bank_ch2|                                    ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2                                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;             |ram_14x64:i_bank_ch3|                                    ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3                                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;             |ram_14x64:i_bank_ch4|                                    ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4                                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;             |ram_14x64:i_bank_ch5|                                    ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5                                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;             |ram_14x64:i_bank_ch6|                                    ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6                                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;             |ram_14x64:i_bank_ch7|                                    ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7                                                                                                                                      ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                          ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ; work         ;
;                         |altsyncram_hho1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated                         ; work         ;
;          |misc_banks_admin:i_misc_banks_admin|                        ; 2584 (2584) ; 1392         ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1192 (1192)  ; 756 (756)         ; 636 (636)        ; 29 (29)         ; 24 (24)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin                                                                                                                                                                       ; work         ;
;          |pid_ram_admin:i_d_banks_admin|                              ; 116 (116)   ; 34           ; 8192        ; 16    ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 82 (82)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 36 (36)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin                                                                                                                                                                             ; work         ;
;             |ram_8x64:i_bank_ch0|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch1|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch2|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch3|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch4|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch5|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch6|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch7|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;          |pid_ram_admin:i_i_banks_admin|                              ; 102 (102)   ; 34           ; 8192        ; 16    ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 68 (68)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 33 (33)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin                                                                                                                                                                             ; work         ;
;             |ram_8x64:i_bank_ch0|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch1|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch2|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch3|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch4|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch5|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch6|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch7|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;          |pid_ram_admin:i_p_banks_admin|                              ; 118 (118)   ; 34           ; 8192        ; 16    ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 84 (84)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 41 (41)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin                                                                                                                                                                             ; work         ;
;             |ram_8x64:i_bank_ch0|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch1|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch2|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch3|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch4|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch5|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch6|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;             |ram_8x64:i_bank_ch7|                                     ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7                                                                                                                                                         ; work         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                                             ; work         ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ; work         ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ; work         ;
;                         |altsyncram_meo1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated                                            ; work         ;
;       |wbs_frame_data:i_wbs_frame_data|                               ; 737 (737)   ; 77           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 660 (660)    ; 30 (30)           ; 47 (47)          ; 40 (40)         ; 30 (30)    ; |readout_card|flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data                                                                                                                                                                                                     ; work         ;
;    |fpga_thermo:i_fpga_thermo|                                        ; 178 (15)    ; 137          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (9)       ; 0 (0)             ; 137 (6)          ; 76 (0)          ; 23 (3)     ; |readout_card|fpga_thermo:i_fpga_thermo                                                                                                                                                                                                                                 ; work         ;
;       |reg:thermo_data|                                               ; 32 (32)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|reg:thermo_data                                                                                                                                                                                                                 ; work         ;
;       |smb_master:master2|                                            ; 89 (36)     ; 63           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 26 (21)      ; 0 (0)             ; 63 (15)          ; 40 (4)          ; 16 (11)    ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master2                                                                                                                                                                                                              ; work         ;
;          |shift_reg:rx_data_reg|                                      ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:rx_data_reg                                                                                                                                                                                        ; work         ;
;          |shift_reg:tx_addr_reg|                                      ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:tx_addr_reg                                                                                                                                                                                        ; work         ;
;          |us_timer:smb_timer|                                         ; 41 (41)     ; 36           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 36 (36)          ; 36 (36)         ; 5 (5)      ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master2|us_timer:smb_timer                                                                                                                                                                                           ; work         ;
;       |us_timer:timeout_timer|                                        ; 42 (42)     ; 36           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 36 (36)          ; 36 (36)         ; 4 (4)      ; |readout_card|fpga_thermo:i_fpga_thermo|us_timer:timeout_timer                                                                                                                                                                                                          ; work         ;
;    |frame_timing:i_frame_timing|                                      ; 995 (0)     ; 383          ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 612 (0)      ; 54 (0)            ; 329 (0)          ; 393 (0)         ; 156 (0)    ; |readout_card|frame_timing:i_frame_timing                                                                                                                                                                                                                               ; work         ;
;       |frame_timing_core:ftc|                                         ; 492 (492)   ; 93           ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 399 (399)    ; 0 (0)             ; 93 (93)          ; 328 (328)       ; 68 (68)    ; |readout_card|frame_timing:i_frame_timing|frame_timing_core:ftc                                                                                                                                                                                                         ; work         ;
;          |lpm_mult:Mult0|                                             ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0                                                                                                                                                                                          ; work         ;
;             |mult_hh01:auto_generated|                                ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated                                                                                                                                                                 ; work         ;
;       |frame_timing_wbs:wbi|                                          ; 503 (309)   ; 290          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 213 (179)    ; 54 (29)           ; 236 (101)        ; 65 (0)          ; 88 (88)    ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi                                                                                                                                                                                                          ; work         ;
;          |reg:address_on_delay_reg|                                   ; 43 (43)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 11 (11)           ; 21 (21)          ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg                                                                                                                                                                                 ; work         ;
;          |reg:feedback_delay_reg|                                     ; 34 (34)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 30 (30)          ; 27 (27)         ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg                                                                                                                                                                                   ; work         ;
;          |reg:resync_req_reg|                                         ; 43 (43)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 11 (11)           ; 21 (21)          ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg                                                                                                                                                                                       ; work         ;
;          |reg:sample_delay_reg|                                       ; 33 (33)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg                                                                                                                                                                                     ; work         ;
;          |reg:sample_num_reg|                                         ; 41 (41)     ; 32           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 32 (32)          ; 38 (38)         ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg                                                                                                                                                                                       ; work         ;
;    |fw_rev:i_fw_rev|                                                  ; 4 (4)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|fw_rev:i_fw_rev                                                                                                                                                                                                                                           ; work         ;
;    |id_thermo:i_id_thermo|                                            ; 160 (34)    ; 114          ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (16)      ; 0 (0)             ; 114 (18)         ; 18 (0)          ; 33 (15)    ; |readout_card|id_thermo:i_id_thermo                                                                                                                                                                                                                                     ; work         ;
;       |counter:byte_counter|                                          ; 5 (5)       ; 4            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 3 (3)      ; |readout_card|id_thermo:i_id_thermo|counter:byte_counter                                                                                                                                                                                                                ; work         ;
;       |one_wire_master:master|                                        ; 74 (37)     ; 45           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 45 (8)           ; 18 (0)          ; 15 (15)    ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master                                                                                                                                                                                                              ; work         ;
;          |binary_counter:bit_counter|                                 ; 3 (3)       ; 3            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|binary_counter:bit_counter                                                                                                                                                                                   ; work         ;
;          |binary_counter:timer_counter|                               ; 18 (18)     ; 18           ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; 18 (18)         ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|binary_counter:timer_counter                                                                                                                                                                                 ; work         ;
;          |shift_reg:rx_data_reg|                                      ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|shift_reg:rx_data_reg                                                                                                                                                                                        ; work         ;
;          |shift_reg:tx_data_reg|                                      ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|shift_reg:tx_data_reg                                                                                                                                                                                        ; work         ;
;       |reg:id_data0|                                                  ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data0                                                                                                                                                                                                                        ; work         ;
;       |reg:id_data1|                                                  ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data1                                                                                                                                                                                                                        ; work         ;
;       |reg:id_data2|                                                  ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data2                                                                                                                                                                                                                        ; work         ;
;       |reg:id_data3|                                                  ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data3                                                                                                                                                                                                                        ; work         ;
;       |reg:thermo_data0|                                              ; 7 (7)       ; 7            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:thermo_data0                                                                                                                                                                                                                    ; work         ;
;       |reg:thermo_data1|                                              ; 8 (8)       ; 8            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:thermo_data1                                                                                                                                                                                                                    ; work         ;
;    |leds:i_LED|                                                       ; 7 (7)       ; 7            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |readout_card|leds:i_LED                                                                                                                                                                                                                                                ; work         ;
;    |rc_pll:i_rc_pll|                                                  ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|rc_pll:i_rc_pll                                                                                                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                                       ; 0 (0)       ; 0            ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|rc_pll:i_rc_pll|altpll:altpll_component                                                                                                                                                                                                                   ; work         ;
+-----------------------------------------------------------------------+-------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                                                                  ;
+-------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; Core to Output Register ; Clock Enable to Output Enable Register ; Clock Enable to Output Register ; Clock Enable to Input Register ; TCO ; TCOE ; Falling Edge Output Enable ;
+-------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
; adc1_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_spare        ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_in2           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_in3           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; dip_sw3           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; dip_sw4           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; smb_nalert        ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_sync         ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_cmd          ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_in1           ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; rst_n             ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; inclk             ; Input    ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[1]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[2]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[3]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[0]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc2_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc3_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc4_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc5_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc6_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc7_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc8_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[0]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[1]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[2]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[3]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[4]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[5]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[6]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[7]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[0]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[1]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[2]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[3]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[4]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[5]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[6]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[7]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[0]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[1]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[2]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[3]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[4]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[5]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[6]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[7]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[0]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[1]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[2]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[3]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[4]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[5]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[6]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[7]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[0] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[1] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[2] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[3] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[4] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[5] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[6] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[7] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; lvds_txa          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; lvds_txb          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_dir1          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_out1          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_dir2          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_out2          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_dir3          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_out3          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; red_led           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ylw_led           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; grn_led           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; wdog              ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; smb_clk           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[0]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[1]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[2]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[3]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[4]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[5]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[6]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[7]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[8]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[9]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[10]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[11]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[12]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[13]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[14]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[15]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[16]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[17]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[18]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[19]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[20]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[21]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[22]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[23]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[24]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[25]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[26]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[27]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[28]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[29]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[30]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[31]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; card_id           ; Bidir    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; smb_data          ; Bidir    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc1_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc2_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc3_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc4_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc5_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc6_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc7_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc8_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
+-------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; adc1_ovr                                                                                                                                                                      ;                   ;         ;
; adc2_ovr                                                                                                                                                                      ;                   ;         ;
; adc3_ovr                                                                                                                                                                      ;                   ;         ;
; adc4_ovr                                                                                                                                                                      ;                   ;         ;
; adc5_ovr                                                                                                                                                                      ;                   ;         ;
; adc6_ovr                                                                                                                                                                      ;                   ;         ;
; adc7_ovr                                                                                                                                                                      ;                   ;         ;
; adc8_ovr                                                                                                                                                                      ;                   ;         ;
; adc1_rdy                                                                                                                                                                      ;                   ;         ;
; adc2_rdy                                                                                                                                                                      ;                   ;         ;
; adc3_rdy                                                                                                                                                                      ;                   ;         ;
; adc4_rdy                                                                                                                                                                      ;                   ;         ;
; adc5_rdy                                                                                                                                                                      ;                   ;         ;
; adc6_rdy                                                                                                                                                                      ;                   ;         ;
; adc7_rdy                                                                                                                                                                      ;                   ;         ;
; adc8_rdy                                                                                                                                                                      ;                   ;         ;
; lvds_spare                                                                                                                                                                    ;                   ;         ;
; ttl_in2                                                                                                                                                                       ;                   ;         ;
; ttl_in3                                                                                                                                                                       ;                   ;         ;
; dip_sw3                                                                                                                                                                       ;                   ;         ;
; dip_sw4                                                                                                                                                                       ;                   ;         ;
; smb_nalert                                                                                                                                                                    ;                   ;         ;
; lvds_sync                                                                                                                                                                     ;                   ;         ;
;      - mictor[8]                                                                                                                                                              ; 0                 ; ON      ;
;      - frame_timing:i_frame_timing|frame_timing_core:ftc|sync_temp                                                                                                            ; 0                 ; ON      ;
; lvds_cmd                                                                                                                                                                      ;                   ;         ;
;      - mictor[9]                                                                                                                                                              ; 0                 ; ON      ;
;      - dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_temp                                                                                             ; 0                 ; ON      ;
; ttl_in1                                                                                                                                                                       ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|start_delayed                                    ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~40 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~23 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]         ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~31 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~14 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~16 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[36]      ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[35]      ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~17 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~18 ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~19 ; 1                 ; ON      ;
; rst_n                                                                                                                                                                         ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|start_delayed                                    ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~40 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~23 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]         ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~31 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~14 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~16 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[36]      ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[35]      ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~17 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~18 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~19 ; 0                 ; ON      ;
; inclk                                                                                                                                                                         ;                   ;         ;
; slot_id[1]                                                                                                                                                                    ;                   ;         ;
;      - flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][4]                                                                         ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux7~27                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux5~25                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux6~27                                                                                                                                            ; 0                 ; ON      ;
;      - dispatch:i_dispatch|Mux4~23                                                                                                                                            ; 0                 ; ON      ;
;      - bp_slot_id:i_slot_id|slot_id_data[1]                                                                                                                                   ; 0                 ; ON      ;
; slot_id[2]                                                                                                                                                                    ;                   ;         ;
;      - flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][4]                                                                         ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux7~27                                                                                                                                            ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux5~25                                                                                                                                            ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux6~27                                                                                                                                            ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux4~23                                                                                                                                            ; 1                 ; ON      ;
;      - bp_slot_id:i_slot_id|slot_id_data[2]                                                                                                                                   ; 1                 ; ON      ;
; slot_id[3]                                                                                                                                                                    ;                   ;         ;
;      - flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][4]                                                                         ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux7~27                                                                                                                                            ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux5~25                                                                                                                                            ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux6~27                                                                                                                                            ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux4~23                                                                                                                                            ; 1                 ; ON      ;
;      - bp_slot_id:i_slot_id|slot_id_data[3]                                                                                                                                   ; 1                 ; ON      ;
; slot_id[0]                                                                                                                                                                    ;                   ;         ;
;      - dispatch:i_dispatch|Mux7~27                                                                                                                                            ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux5~25                                                                                                                                            ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux6~27                                                                                                                                            ; 1                 ; ON      ;
;      - dispatch:i_dispatch|Mux4~23                                                                                                                                            ; 1                 ; ON      ;
;      - bp_slot_id:i_slot_id|slot_id_data[0]                                                                                                                                   ; 1                 ; ON      ;
; adc6_dat[0]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28          ; 1                 ; OFF     ;
; adc7_dat[0]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28          ; 1                 ; OFF     ;
; adc5_dat[0]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28          ; 0                 ; OFF     ;
; adc8_dat[0]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28          ; 0                 ; OFF     ;
; adc3_dat[0]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28          ; 0                 ; OFF     ;
; adc2_dat[0]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28          ; 0                 ; OFF     ;
; adc1_dat[0]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28          ; 1                 ; OFF     ;
; adc4_dat[0]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~28          ; 0                 ; OFF     ;
; adc6_dat[1]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30          ; 0                 ; OFF     ;
; adc7_dat[1]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30          ; 0                 ; OFF     ;
; adc5_dat[1]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30          ; 1                 ; OFF     ;
; adc8_dat[1]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30          ; 0                 ; OFF     ;
; adc3_dat[1]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30          ; 0                 ; OFF     ;
; adc2_dat[1]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30          ; 0                 ; OFF     ;
; adc1_dat[1]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30          ; 0                 ; OFF     ;
; adc4_dat[1]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~30          ; 1                 ; OFF     ;
; adc6_dat[2]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32          ; 1                 ; OFF     ;
; adc7_dat[2]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32          ; 0                 ; OFF     ;
; adc5_dat[2]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32          ; 0                 ; OFF     ;
; adc8_dat[2]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32          ; 0                 ; OFF     ;
; adc3_dat[2]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32          ; 1                 ; OFF     ;
; adc2_dat[2]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32          ; 0                 ; OFF     ;
; adc1_dat[2]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32          ; 1                 ; OFF     ;
; adc4_dat[2]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[2]~32          ; 0                 ; OFF     ;
; adc6_dat[13]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34         ; 1                 ; OFF     ;
; adc7_dat[13]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34         ; 1                 ; OFF     ;
; adc5_dat[13]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34         ; 1                 ; OFF     ;
; adc8_dat[13]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34         ; 0                 ; OFF     ;
; adc3_dat[13]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34         ; 1                 ; OFF     ;
; adc2_dat[13]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34         ; 1                 ; OFF     ;
; adc1_dat[13]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34         ; 1                 ; OFF     ;
; adc4_dat[13]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[13]~34         ; 0                 ; OFF     ;
; adc6_dat[9]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~36          ; 1                 ; OFF     ;
; adc7_dat[9]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~36          ; 1                 ; OFF     ;
; adc5_dat[9]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~36          ; 0                 ; OFF     ;
; adc8_dat[9]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~36          ; 1                 ; OFF     ;
; adc3_dat[9]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~36          ; 0                 ; OFF     ;
; adc2_dat[9]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~36          ; 1                 ; OFF     ;
; adc1_dat[9]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~36          ; 0                 ; OFF     ;
; adc4_dat[9]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[9]~36          ; 1                 ; OFF     ;
; adc6_dat[10]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~38         ; 0                 ; OFF     ;
; adc7_dat[10]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~38         ; 1                 ; OFF     ;
; adc5_dat[10]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~38         ; 1                 ; OFF     ;
; adc8_dat[10]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~38         ; 0                 ; OFF     ;
; adc3_dat[10]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~38         ; 1                 ; OFF     ;
; adc2_dat[10]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~38         ; 1                 ; OFF     ;
; adc1_dat[10]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~38         ; 0                 ; OFF     ;
; adc4_dat[10]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[10]~38         ; 0                 ; OFF     ;
; adc6_dat[4]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~40          ; 0                 ; OFF     ;
; adc7_dat[4]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~40          ; 1                 ; OFF     ;
; adc5_dat[4]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~40          ; 1                 ; OFF     ;
; adc8_dat[4]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~40          ; 0                 ; OFF     ;
; adc3_dat[4]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~40          ; 0                 ; OFF     ;
; adc2_dat[4]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~40          ; 1                 ; OFF     ;
; adc1_dat[4]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~40          ; 0                 ; OFF     ;
; adc4_dat[4]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[4]~40          ; 0                 ; OFF     ;
; adc6_dat[11]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~42         ; 1                 ; OFF     ;
; adc7_dat[11]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~42         ; 1                 ; OFF     ;
; adc5_dat[11]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~42         ; 1                 ; OFF     ;
; adc8_dat[11]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~42         ; 0                 ; OFF     ;
; adc3_dat[11]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~42         ; 0                 ; OFF     ;
; adc2_dat[11]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~42         ; 0                 ; OFF     ;
; adc1_dat[11]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~42         ; 1                 ; OFF     ;
; adc4_dat[11]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[11]~42         ; 0                 ; OFF     ;
; adc6_dat[12]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~44         ; 0                 ; OFF     ;
; adc7_dat[12]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~44         ; 0                 ; OFF     ;
; adc5_dat[12]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~44         ; 1                 ; OFF     ;
; adc8_dat[12]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~44         ; 1                 ; OFF     ;
; adc3_dat[12]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~44         ; 0                 ; OFF     ;
; adc2_dat[12]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~44         ; 0                 ; OFF     ;
; adc1_dat[12]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~44         ; 1                 ; OFF     ;
; adc4_dat[12]                                                                                                                                                                  ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[12]~44         ; 0                 ; OFF     ;
; adc6_dat[5]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~46          ; 0                 ; OFF     ;
; adc7_dat[5]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~46          ; 1                 ; OFF     ;
; adc5_dat[5]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~46          ; 0                 ; OFF     ;
; adc8_dat[5]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~46          ; 0                 ; OFF     ;
; adc3_dat[5]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~46          ; 0                 ; OFF     ;
; adc2_dat[5]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~46          ; 0                 ; OFF     ;
; adc1_dat[5]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~46          ; 1                 ; OFF     ;
; adc4_dat[5]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[5]~46          ; 1                 ; OFF     ;
; adc6_dat[8]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~48          ; 1                 ; OFF     ;
; adc7_dat[8]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~48          ; 1                 ; OFF     ;
; adc5_dat[8]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~48          ; 1                 ; OFF     ;
; adc8_dat[8]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~48          ; 0                 ; OFF     ;
; adc3_dat[8]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~48          ; 0                 ; OFF     ;
; adc2_dat[8]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~48          ; 0                 ; OFF     ;
; adc1_dat[8]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~48          ; 1                 ; OFF     ;
; adc4_dat[8]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[8]~48          ; 0                 ; OFF     ;
; adc6_dat[3]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~50          ; 1                 ; OFF     ;
; adc7_dat[3]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~50          ; 0                 ; OFF     ;
; adc5_dat[3]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~50          ; 1                 ; OFF     ;
; adc8_dat[3]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~50          ; 1                 ; OFF     ;
; adc3_dat[3]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~50          ; 1                 ; OFF     ;
; adc2_dat[3]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~50          ; 0                 ; OFF     ;
; adc1_dat[3]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~50          ; 1                 ; OFF     ;
; adc4_dat[3]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[3]~50          ; 0                 ; OFF     ;
; adc6_dat[7]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~52          ; 0                 ; OFF     ;
; adc7_dat[7]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~52          ; 0                 ; OFF     ;
; adc5_dat[7]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~52          ; 0                 ; OFF     ;
; adc8_dat[7]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~52          ; 0                 ; OFF     ;
; adc3_dat[7]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~52          ; 0                 ; OFF     ;
; adc2_dat[7]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~52          ; 1                 ; OFF     ;
; adc1_dat[7]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~52          ; 0                 ; OFF     ;
; adc4_dat[7]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~52          ; 0                 ; OFF     ;
; adc6_dat[6]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~54          ; 1                 ; OFF     ;
; adc7_dat[6]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~54          ; 0                 ; OFF     ;
; adc5_dat[6]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~54          ; 0                 ; OFF     ;
; adc8_dat[6]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~54          ; 0                 ; OFF     ;
; adc3_dat[6]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~54          ; 0                 ; OFF     ;
; adc2_dat[6]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~54          ; 1                 ; OFF     ;
; adc1_dat[6]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~54          ; 0                 ; OFF     ;
; adc4_dat[6]                                                                                                                                                                   ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~54          ; 0                 ; OFF     ;
; card_id                                                                                                                                                                       ;                   ;         ;
;      - id_thermo:i_id_thermo|one_wire_master:master|shift_reg:rx_data_reg|reg[7]                                                                                              ; 0                 ; ON      ;
; smb_data                                                                                                                                                                      ;                   ;         ;
;      - fpga_thermo:i_fpga_thermo|smb_master:master2|shift_reg:rx_data_reg|reg[0]                                                                                              ; 0                 ; ON      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+
; Name                                                                                                                                                                             ; Location      ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+
; dispatch:i_dispatch|Selector3~27                                                                                                                                                 ; LC_X18_Y42_N0 ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|header0_ld~24                                                                                                                  ; LC_X13_Y48_N8 ; 13      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo|cs10a[1]                              ; LC_X3_Y45_N1  ; 6       ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo|cs13                                  ; LC_X3_Y46_N6  ; 1       ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving~81                                                                                               ; LC_X3_Y47_N6  ; 42      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|next_state.parse_hdr~19                                                                                                        ; LC_X13_Y48_N1 ; 17      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[1]~2098                                                                                          ; LC_X13_Y48_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.done                                                                                                                ; LC_X13_Y48_N3 ; 42      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.idle                                                                                                                ; LC_X12_Y48_N6 ; 46      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector4~19                                                                                                             ; LC_X21_Y36_N9 ; 11      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Selector2~63                                                                                            ; LC_X17_Y35_N8 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|bit_count_ena~0                                                                                         ; LC_X17_Y37_N6 ; 7       ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|write_ena~51                                                                           ; LC_X17_Y35_N3 ; 5       ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup                                                                                        ; LC_X17_Y35_N5 ; 35      ; Sync. load                ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg[1]~6759                                                                                    ; LC_X9_Y38_N8  ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.idle                                                                                                          ; LC_X12_Y36_N6 ; 69      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.idle                                                                                                                   ; LC_X12_Y36_N1 ; 14      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt|Equal0~65                                                                                                            ; LC_X2_Y34_N1  ; 33      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt|us_count[0]~1220                                                                                                     ; LC_X2_Y34_N9  ; 30      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|pres_state.fetch                                                                                                                                             ; LC_X12_Y36_N7 ; 54      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o            ; LC_X32_Y9_N8  ; 69      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~10         ; LC_X44_Y48_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~11         ; LC_X34_Y31_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~12         ; LC_X34_Y26_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~13         ; LC_X34_Y32_N3 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~14         ; LC_X34_Y32_N7 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~15         ; LC_X29_Y33_N7 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~9          ; LC_X37_Y18_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[0]~794                     ; LC_X31_Y12_N3 ; 12      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9                                                     ; LC_X64_Y34_N1 ; 7       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|flux_cnt_queue_wr_en_bank0_o~11                          ; LC_X50_Y30_N4 ; 4       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|flux_cnt_queue_wr_en_bank1_o~11                          ; LC_X34_Y30_N2 ; 4       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                              ; LC_X77_Y34_N5 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                              ; LC_X77_Y34_N0 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|initialize_window_ext_o~22                               ; LC_X67_Y37_N9 ; 33      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                              ; LC_X63_Y47_N8 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~14           ; LC_X89_Y37_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~15           ; LC_X62_Y22_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~23           ; LC_X89_Y37_N0 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr1_sum_reg[31]~14907          ; LC_X89_Y37_N3 ; 58      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr1_sum_reg[31]~14928          ; LC_X89_Y37_N2 ; 87      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr1_sum_reg[31]~14929          ; LC_X89_Y37_N9 ; 87      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~22       ; LC_X77_Y33_N9 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9                                                     ; LC_X63_Y26_N2 ; 7       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                              ; LC_X63_Y23_N4 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                              ; LC_X63_Y23_N3 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                              ; LC_X57_Y45_N9 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~22       ; LC_X63_Y25_N5 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16470                                          ; LC_X59_Y49_N6 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16471                                          ; LC_X57_Y48_N8 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16472                                          ; LC_X68_Y54_N3 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16473                                          ; LC_X65_Y53_N2 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16474                                          ; LC_X59_Y38_N6 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16475                                          ; LC_X59_Y38_N8 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[32]~16476                                          ; LC_X63_Y38_N0 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9                                                     ; LC_X77_Y31_N5 ; 7       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                              ; LC_X66_Y37_N9 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                              ; LC_X66_Y37_N5 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                              ; LC_X63_Y49_N7 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]              ; LC_X79_Y26_N0 ; 14      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~14           ; LC_X62_Y19_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~15           ; LC_X91_Y17_N1 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~16           ; LC_X89_Y33_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~17           ; LC_X87_Y38_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~18           ; LC_X87_Y38_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~21           ; LC_X88_Y14_N7 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~22           ; LC_X91_Y17_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~23           ; LC_X57_Y29_N6 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~22       ; LC_X69_Y34_N0 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9                                                     ; LC_X71_Y19_N1 ; 7       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                              ; LC_X74_Y18_N3 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                              ; LC_X74_Y18_N5 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                              ; LC_X63_Y46_N8 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]              ; LC_X88_Y14_N2 ; 48      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~16           ; LC_X63_Y32_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~17           ; LC_X58_Y36_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~18           ; LC_X63_Y32_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~19           ; LC_X63_Y32_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~20           ; LC_X78_Y36_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~21           ; LC_X58_Y36_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~22           ; LC_X63_Y32_N0 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~23           ; LC_X63_Y32_N3 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~24           ; LC_X58_Y36_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~25           ; LC_X75_Y37_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~29           ; LC_X84_Y15_N4 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~30           ; LC_X75_Y37_N0 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~31           ; LC_X58_Y36_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~32           ; LC_X77_Y53_N8 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~22       ; LC_X60_Y18_N4 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9                                                     ; LC_X77_Y45_N9 ; 7       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                              ; LC_X57_Y46_N0 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                              ; LC_X57_Y46_N6 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                              ; LC_X61_Y48_N6 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]             ; LC_X79_Y49_N6 ; 64      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]~16          ; LC_X79_Y49_N2 ; 97      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]~17          ; LC_X79_Y49_N3 ; 96      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]              ; LC_X63_Y32_N9 ; 26      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~18           ; LC_X56_Y43_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~19           ; LC_X75_Y52_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~20           ; LC_X75_Y52_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~21           ; LC_X56_Y43_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~22           ; LC_X75_Y52_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~23           ; LC_X83_Y25_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~24           ; LC_X83_Y25_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~25           ; LC_X59_Y26_N4 ; 100     ; Clock enable, Sync. clear ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~29           ; LC_X87_Y10_N5 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~30           ; LC_X61_Y26_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~31           ; LC_X83_Y25_N8 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~22       ; LC_X63_Y36_N5 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank0_o~13            ; LC_X37_Y11_N6 ; 23      ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank1_o~13            ; LC_X37_Y18_N6 ; 23      ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9                                                     ; LC_X71_Y52_N1 ; 7       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                              ; LC_X59_Y44_N0 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                              ; LC_X73_Y37_N2 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                              ; LC_X53_Y45_N4 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat_rdy_1d                                           ; LC_X66_Y53_N5 ; 65      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat_rdy_1d~3                                         ; LC_X51_Y40_N4 ; 98      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat_rdy_1d~4                                         ; LC_X46_Y36_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]              ; LC_X56_Y43_N7 ; 92      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~18           ; LC_X58_Y29_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~19           ; LC_X58_Y19_N0 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~20           ; LC_X83_Y25_N3 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~23           ; LC_X65_Y33_N7 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~24           ; LC_X83_Y25_N7 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~25           ; LC_X56_Y26_N7 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]              ; LC_X87_Y56_N2 ; 58      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]~16           ; LC_X79_Y49_N4 ; 90      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]~17           ; LC_X95_Y40_N9 ; 87      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~22       ; LC_X72_Y52_N4 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]        ; LC_X41_Y31_N1 ; 66      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]~4      ; LC_X43_Y26_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]~5      ; LC_X45_Y43_N4 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9                                                     ; LC_X46_Y41_N5 ; 7       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                              ; LC_X51_Y40_N1 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                              ; LC_X51_Y40_N6 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]                                          ; LC_X46_Y26_N1 ; 80      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~3                                        ; LC_X57_Y27_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~4                                        ; LC_X41_Y40_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~5                                        ; LC_X57_Y27_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                              ; LC_X53_Y45_N6 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]              ; LC_X56_Y26_N3 ; 58      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~23           ; LC_X57_Y29_N0 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~24           ; LC_X56_Y40_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~25           ; LC_X56_Y40_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~29           ; LC_X62_Y20_N5 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~30           ; LC_X56_Y40_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~39           ; LC_X56_Y26_N5 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~32           ; LC_X93_Y45_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~40           ; LC_X89_Y37_N3 ; 99      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]~_Duplicate_257 ; LC_X46_Y41_N4 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o               ; LC_X44_Y35_N9 ; 69      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~10            ; LC_X45_Y26_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~11            ; LC_X34_Y31_N5 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~12            ; LC_X45_Y34_N9 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~13            ; LC_X45_Y35_N8 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~14            ; LC_X38_Y40_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~15            ; LC_X45_Y35_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~16            ; LC_X44_Y35_N3 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|i_ctrl_counter~0                       ; LC_X44_Y12_N4 ; 15      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9                                                     ; LC_X71_Y52_N3 ; 7       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~27                              ; LC_X62_Y48_N8 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~27                              ; LC_X62_Y48_N6 ; 3       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                              ; LC_X68_Y53_N3 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[7]~236           ; LC_X88_Y46_N4 ; 60      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[7]~282           ; LC_X89_Y37_N7 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[7]~283           ; LC_X89_Y37_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[7]~284           ; LC_X89_Y37_N1 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~22       ; LC_X77_Y51_N2 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|latch_dac_dat                                                                                    ; LC_X36_Y21_N3 ; 20      ; Clock enable, Sync. load  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|latch_dac_dat~3                                                                                  ; LC_X41_Y23_N2 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser|output_slow~3                          ; LC_X37_Y26_N5 ; 100     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser|output_slow~3                      ; LC_X37_Y26_N6 ; 100     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Selector11~14                                                                                                                        ; LC_X36_Y21_N3 ; 13      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Selector11~15                                                                                                                        ; LC_X36_Y21_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres0~101                                                                                                                          ; LC_X17_Y24_N3 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres1~101                                                                                                                          ; LC_X14_Y24_N2 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres2~101                                                                                                                          ; LC_X14_Y19_N4 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres3~101                                                                                                                          ; LC_X9_Y21_N6  ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres4~101                                                                                                                          ; LC_X6_Y26_N5  ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres5~101                                                                                                                          ; LC_X7_Y22_N0  ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres6~101                                                                                                                          ; LC_X14_Y25_N5 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres7~101                                                                                                                          ; LC_X7_Y23_N2  ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~0                                                                                                                             ; LC_X34_Y29_N8 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~1                                                                                                                             ; LC_X34_Y28_N7 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~2                                                                                                                             ; LC_X34_Y29_N4 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~3                                                                                                                             ; LC_X37_Y29_N9 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~4                                                                                                                             ; LC_X36_Y30_N2 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~5                                                                                                                             ; LC_X37_Y29_N7 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~6                                                                                                                             ; LC_X36_Y30_N8 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_regs~7                                                                                                                             ; LC_X36_Y30_N5 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~378                                                                                                                 ; LC_X45_Y43_N4 ; 93      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~379                                                                                                                 ; LC_X46_Y36_N7 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~380                                                                                                                 ; LC_X46_Y36_N6 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~381                                                                                                                 ; LC_X46_Y36_N4 ; 100     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca0                                                                                                                 ; LC_X9_Y28_N5  ; 31      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca1                                                                                                                 ; LC_X9_Y28_N3  ; 42      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca2                                                                                                                 ; LC_X9_Y28_N0  ; 57      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3                                                                                                                 ; LC_X9_Y28_N9  ; 54      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca4                                                                                                                 ; LC_X9_Y28_N1  ; 55      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca5                                                                                                                 ; LC_X9_Y28_N4  ; 52      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6                                                                                                                 ; LC_X9_Y28_N7  ; 55      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca7                                                                                                                 ; LC_X9_Y28_N8  ; 51      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.pause1                                                                                                                 ; LC_X9_Y28_N2  ; 24      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.pause2                                                                                                                 ; LC_X34_Y30_N2 ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|\i_gen_ack:count[2]~19                                                           ; LC_X50_Y60_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch0~11                                                      ; LC_X37_Y40_N5 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch1~11                                                      ; LC_X37_Y40_N8 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch2~15                                                      ; LC_X37_Y40_N0 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch3~11                                                      ; LC_X38_Y41_N3 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch4~28                                                      ; LC_X37_Y40_N3 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch5~15                                                      ; LC_X38_Y41_N9 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch6~15                                                      ; LC_X38_Y41_N2 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch7~15                                                      ; LC_X38_Y41_N8 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|\i_gen_ack:count[2]~19                                                           ; LC_X50_Y60_N1 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren0~11                                                                         ; LC_X35_Y40_N6 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren1~11                                                                         ; LC_X30_Y36_N6 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren2~11                                                                         ; LC_X30_Y36_N3 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren3~11                                                                         ; LC_X30_Y36_N8 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren4~11                                                                         ; LC_X35_Y40_N4 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren5~14                                                                         ; LC_X38_Y41_N0 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren6~11                                                                         ; LC_X30_Y36_N0 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren7~15                                                                         ; LC_X30_Y36_N4 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux10~270                                                                                    ; LC_X37_Y46_N8 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux11~270                                                                                    ; LC_X27_Y37_N7 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux12~270                                                                                    ; LC_X27_Y37_N9 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux13~270                                                                                    ; LC_X45_Y43_N8 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux14~270                                                                                    ; LC_X35_Y37_N2 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux15~273                                                                                    ; LC_X34_Y46_N9 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux16~277                                                                                    ; LC_X44_Y50_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux17~278                                                                                    ; LC_X44_Y50_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux18~279                                                                                    ; LC_X27_Y37_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux19~270                                                                                    ; LC_X45_Y43_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux20~270                                                                                    ; LC_X46_Y47_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux21~270                                                                                    ; LC_X27_Y37_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux22~270                                                                                    ; LC_X34_Y46_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux23~270                                                                                    ; LC_X45_Y43_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux24~270                                                                                    ; LC_X45_Y43_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux25~292                                                                                    ; LC_X34_Y46_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux26~280                                                                                    ; LC_X44_Y50_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux27~279                                                                                    ; LC_X34_Y38_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux28~270                                                                                    ; LC_X29_Y36_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux29~270                                                                                    ; LC_X36_Y45_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux30~270                                                                                    ; LC_X27_Y37_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux31~270                                                                                    ; LC_X25_Y33_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux32~270                                                                                    ; LC_X24_Y34_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux33~270                                                                                    ; LC_X29_Y34_N1 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux34~285                                                                                    ; LC_X34_Y38_N7 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux35~285                                                                                    ; LC_X34_Y38_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux36~270                                                                                    ; LC_X35_Y44_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux37~270                                                                                    ; LC_X37_Y46_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux38~270                                                                                    ; LC_X27_Y37_N3 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux39~270                                                                                    ; LC_X27_Y37_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux40~270                                                                                    ; LC_X37_Y46_N1 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux41~270                                                                                    ; LC_X35_Y37_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux42~277                                                                                    ; LC_X34_Y38_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux43~271                                                                                    ; LC_X38_Y43_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux44~279                                                                                    ; LC_X34_Y46_N3 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux45~270                                                                                    ; LC_X35_Y44_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux46~270                                                                                    ; LC_X37_Y46_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux47~270                                                                                    ; LC_X27_Y37_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux48~278                                                                                    ; LC_X34_Y46_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux49~270                                                                                    ; LC_X37_Y46_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux50~270                                                                                    ; LC_X35_Y37_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux8~279                                                                                     ; LC_X34_Y46_N2 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux9~270                                                                                     ; LC_X35_Y44_N6 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|\i_gen_ack:count[2]~19                                                                             ; LC_X50_Y60_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren0~14                                                                                           ; LC_X38_Y43_N2 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren1~19                                                                                           ; LC_X37_Y40_N6 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren2~11                                                                                           ; LC_X37_Y40_N4 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren3~20                                                                                           ; LC_X38_Y41_N5 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren4~14                                                                                           ; LC_X38_Y43_N4 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren5~18                                                                                           ; LC_X38_Y41_N1 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren6~20                                                                                           ; LC_X38_Y41_N6 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren7~60                                                                                           ; LC_X37_Y40_N2 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|\i_gen_ack:count[2]~15                                                                             ; LC_X44_Y60_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren0~11                                                                                           ; LC_X37_Y40_N7 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren1~11                                                                                           ; LC_X37_Y40_N1 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren2~15                                                                                           ; LC_X37_Y40_N9 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren3~14                                                                                           ; LC_X31_Y36_N3 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren4~13                                                                                           ; LC_X45_Y57_N1 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren5~13                                                                                           ; LC_X45_Y57_N9 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren6~18                                                                                           ; LC_X38_Y41_N7 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren7~16                                                                                           ; LC_X45_Y57_N7 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|\i_gen_ack:count[20]~15                                                                            ; LC_X44_Y60_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren0~11                                                                                           ; LC_X43_Y38_N6 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren1~11                                                                                           ; LC_X43_Y46_N2 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren2~11                                                                                           ; LC_X34_Y36_N0 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren3~14                                                                                           ; LC_X30_Y36_N5 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren4~20                                                                                           ; LC_X45_Y57_N4 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren5~14                                                                                           ; LC_X38_Y41_N4 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren6~19                                                                                           ; LC_X45_Y57_N6 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren7~63                                                                                           ; LC_X45_Y57_N0 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.idle                                                                                                         ; LC_X44_Y39_N5 ; 16      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.start_raw                                                                                                    ; LC_X44_Y39_N1 ; 30      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.wr_data_mode                                                                                                 ; LC_X44_Y39_N6 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_addr_cnt[8]~1372                                                                                                       ; LC_X45_Y39_N5 ; 9       ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|reg_wren~4                                                                                                                                             ; LC_X24_Y59_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|LessThan1~326                                                                                                                       ; LC_X35_Y61_N2 ; 13      ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|Selector10~298                                                                                                                      ; LC_X37_Y61_N2 ; 4       ; Sync. clear               ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|WideOr2~9                                                                                                                           ; LC_X34_Y61_N7 ; 2       ; Output enable             ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|rx_data_reg_en~20                                                                                                                   ; LC_X34_Y60_N6 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|start_or_en                                                                                                                         ; LC_X34_Y61_N6 ; 4       ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|us_timer:smb_timer|Equal0~66                                                                                                        ; LC_X37_Y60_N5 ; 30      ; Sync. clear               ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master2|us_timer:smb_timer|us_count[0]~1292                                                                                                 ; LC_X38_Y60_N0 ; 30      ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|us_timer:timeout_timer|Equal0~70                                                                                                                       ; LC_X24_Y60_N8 ; 30      ; Sync. clear               ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|us_timer:timeout_timer|us_count[0]~2766                                                                                                                ; LC_X24_Y58_N5 ; 30      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|Equal1~528                                                                                                                     ; LC_X50_Y27_N5 ; 100     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.got_sync~49                                                                                                      ; LC_X41_Y48_N6 ; 101     ; Sync. clear               ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|enable_counters                                                                                                                ; LC_X8_Y58_N2  ; 65      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o                                                                                                            ; LC_X56_Y25_N6 ; 74      ; Sync. load                ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o~75                                                                                                         ; LC_X43_Y46_N3 ; 100     ; Sync. clear               ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o~76                                                                                                         ; LC_X43_Y46_N4 ; 100     ; Sync. clear               ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o~78                                                                                                         ; LC_X48_Y42_N9 ; 100     ; Sync. load                ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o~79                                                                                                         ; LC_X46_Y49_N2 ; 100     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|address_on_delay_wren~20                                                                                                        ; LC_X27_Y54_N3 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|feedback_delay_wren~43                                                                                                          ; LC_X27_Y54_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_wren~19                                                                                                                ; LC_X27_Y54_N7 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|resync_req_wren~27                                                                                                              ; LC_X27_Y54_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_wren~22                                                                                                              ; LC_X25_Y51_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|sample_delay_wren~50                                                                                                            ; LC_X24_Y53_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|sample_num_wren~21                                                                                                              ; LC_X27_Y54_N1 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|Selector12~97                                                                                                                                              ; LC_X34_Y58_N7 ; 4       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|Selector2~44                                                                                                                                               ; LC_X31_Y60_N3 ; 15      ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id0_ld~29                                                                                                                                                  ; LC_X31_Y58_N0 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id1_ld~29                                                                                                                                                  ; LC_X31_Y58_N2 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id2_ld~41                                                                                                                                                  ; LC_X31_Y58_N5 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id3_ld~37                                                                                                                                                  ; LC_X30_Y58_N4 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|Selector5~11                                                                                                                        ; LC_X29_Y60_N9 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|Selector6~151                                                                                                                       ; LC_X28_Y60_N6 ; 18      ; Sync. clear               ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|Selector8~404                                                                                                                       ; LC_X30_Y60_N2 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.idle                                                                                                                     ; LC_X30_Y59_N9 ; 16      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|thermo0_ld~22                                                                                                                                              ; LC_X31_Y58_N4 ; 7       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|thermo1_ld~67                                                                                                                                              ; LC_X34_Y58_N2 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; inclk                                                                                                                                                                            ; PIN_K17       ; 1       ; Clock                     ; no     ; --                   ; --               ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk0                                                                                                                                    ; PLL_5         ; 14226   ; Clock                     ; yes    ; Global Clock         ; GCLK12           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk2                                                                                                                                    ; PLL_5         ; 65      ; Clock                     ; yes    ; Global Clock         ; GCLK14           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk3                                                                                                                                    ; PLL_5         ; 400     ; Clock                     ; yes    ; Global Clock         ; GCLK15           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk4                                                                                                                                    ; PLL_5         ; 1       ; Clock                     ; yes    ; Global Clock         ; GCLK13           ;
; rst                                                                                                                                                                              ; LC_X34_Y29_N3 ; 13351   ; Async. clear, Async. load ; yes    ; Global Clock         ; GCLK2            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                    ;
+------------------------------------------------------------+---------------+---------+----------------------+------------------+
; Name                                                       ; Location      ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------------------------------------------------------------+---------------+---------+----------------------+------------------+
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71 ; LC_X1_Y33_N9  ; 98      ; Global Clock         ; GCLK0            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~78 ; LC_X51_Y1_N2  ; 104     ; Global Clock         ; GCLK4            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~79 ; LC_X50_Y1_N6  ; 106     ; Global Clock         ; GCLK7            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~80 ; LC_X51_Y1_N5  ; 107     ; Global Clock         ; GCLK5            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~81 ; LC_X50_Y1_N2  ; 106     ; Global Clock         ; GCLK6            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72 ; LC_X1_Y33_N2  ; 97      ; Global Clock         ; GCLK1            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~83 ; LC_X95_Y29_N9 ; 104     ; Global Clock         ; GCLK8            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~84 ; LC_X95_Y33_N3 ; 107     ; Global Clock         ; GCLK10           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~85 ; LC_X94_Y33_N2 ; 107     ; Global Clock         ; GCLK11           ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~86 ; LC_X95_Y33_N7 ; 106     ; Global Clock         ; GCLK9            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73 ; LC_X1_Y29_N2  ; 33      ; Global Clock         ; GCLK3            ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk0              ; PLL_5         ; 14226   ; Global Clock         ; GCLK12           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk2              ; PLL_5         ; 65      ; Global Clock         ; GCLK14           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk3              ; PLL_5         ; 400     ; Global Clock         ; GCLK15           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk4              ; PLL_5         ; 1       ; Global Clock         ; GCLK13           ;
; rst                                                        ; LC_X34_Y29_N3 ; 13351   ; Global Clock         ; GCLK2            ;
+------------------------------------------------------------+---------------+---------+----------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                     ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[5]                                       ; 146     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[4]                                       ; 146     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[3]                                       ; 146     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[2]                                       ; 146     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[1]                                       ; 146     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[0]                                       ; 146     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|binary_counter:addr_gen|count[2]                                                                                          ; 135     ;
; dispatch:i_dispatch|reg:hdr0|reg_o[11]~6302                                                                                                                              ; 124     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~107                                                                                                   ; 120     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87                                                                                                               ; 120     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82                                                                                                               ; 120     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77                                                                                                               ; 120     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76                                                                                                               ; 120     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75                                                                                                               ; 120     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74                                                                                                               ; 120     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~106                                                                                                   ; 111     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[0]~648                                                                                                             ; 105     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[0]~647                                                                                                             ; 105     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~105                                                                                                   ; 105     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[0]~645                                                                                                             ; 103     ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.got_sync~49                                                                                              ; 101     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[1]~650                                                                                                             ; 101     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[1]~649                                                                                                             ; 101     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[0]~646                                                                                                             ; 101     ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o~79                                                                                                 ; 100     ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_hold~29                                                                                    ; 100     ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_on~29                                                                                      ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux63~971                ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux63~970                ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~15   ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux63~969                ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux63~968                ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux63~967                ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux63~966                ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux21~689                ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux21~688                ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux35~1312               ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux35~1311               ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux35~1251               ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux35~1250               ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~19   ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[7]~284   ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~18   ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[7]~283   ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~17   ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[7]~282   ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]~2084 ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]~2083 ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]~2082 ; 100     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~16    ; 100     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF                                                                        ; Location                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dispatch:i_dispatch|altsyncram:buf|altsyncram_dkl3:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 0     ; 16   ; 0      ; None                                                                       ; M4K_X15_Y59, M4K_X15_Y58, M4K_X15_Y52, M4K_X15_Y44, M4K_X15_Y54, M4K_X15_Y56, M4K_X15_Y48, M4K_X15_Y47, M4K_X15_Y49, M4K_X15_Y50, M4K_X15_Y43, M4K_X15_Y51, M4K_X15_Y53, M4K_X15_Y57, M4K_X15_Y46, M4K_X15_Y55 ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_d202:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y45                                                                                                                                                                                                    ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y36                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y14, M4K_X39_Y12, M4K_X39_Y17, M4K_X39_Y19, M4K_X39_Y21, M4K_X39_Y23, M4K_X39_Y25, M512_X26_Y18                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y8, M4K_X15_Y12                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y13, M4K_X39_Y11, M4K_X39_Y18, M4K_X39_Y20, M4K_X39_Y22, M4K_X39_Y24, M4K_X39_Y26, M512_X26_Y19                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y7, M4K_X15_Y11                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y4, M4K_X15_Y5                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y3, M4K_X15_Y6                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y33                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y8, M4K_X80_Y23, M512_X92_Y24                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y8, M4K_X80_Y23, M512_X92_Y24                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y7, M4K_X80_Y8                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y7, M4K_X80_Y8                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y34                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y39, M512_X70_Y35                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y35                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y40, M512_X70_Y34                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y30, M4K_X39_Y35                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y30                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y31, M4K_X39_Y36                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y31                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y14, M4K_X39_Y12, M4K_X39_Y17, M4K_X39_Y19, M4K_X39_Y21, M4K_X39_Y23, M4K_X39_Y25, M512_X26_Y18                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y3, M4K_X15_Y8                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y13, M4K_X39_Y11, M4K_X39_Y18, M4K_X39_Y20, M4K_X39_Y22, M4K_X39_Y24, M4K_X39_Y26, M512_X26_Y19                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y4, M4K_X15_Y7                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y2, M4K_X15_Y4                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y1, M4K_X15_Y3                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y31                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y11, M4K_X80_Y13, M512_X76_Y14                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y11, M4K_X80_Y13, M512_X76_Y14                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y10, M4K_X80_Y11                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y10, M4K_X80_Y11                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y26                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y28, M512_X49_Y28                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y25                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y27, M512_X49_Y27                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y30, M4K_X39_Y35                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y30                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y31, M4K_X39_Y36                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y31                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y14, M4K_X39_Y12, M4K_X39_Y17, M4K_X39_Y19, M4K_X39_Y21, M4K_X39_Y23, M4K_X39_Y25, M512_X26_Y18                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y6, M4K_X39_Y3                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y13, M4K_X39_Y11, M4K_X39_Y18, M4K_X39_Y20, M4K_X39_Y22, M4K_X39_Y24, M4K_X39_Y26, M512_X26_Y19                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y5, M4K_X39_Y4                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y2, M4K_X15_Y2                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y1, M4K_X15_Y1                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y32                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y15, M4K_X80_Y20, M512_X76_Y19                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y15, M4K_X80_Y20, M512_X76_Y19                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y14, M4K_X80_Y15                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y14, M4K_X80_Y15                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y37                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y42, M512_X70_Y36                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y36                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y41, M512_X70_Y37                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y30, M4K_X39_Y35                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y30                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y31, M4K_X39_Y36                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y31                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y14, M4K_X39_Y12, M4K_X39_Y17, M4K_X39_Y19, M4K_X39_Y21, M4K_X39_Y23, M4K_X39_Y25, M512_X26_Y18                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y12, M4K_X15_Y15                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y13, M4K_X39_Y11, M4K_X39_Y18, M4K_X39_Y20, M4K_X39_Y22, M4K_X39_Y24, M4K_X39_Y26, M512_X26_Y19                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y11, M4K_X15_Y16                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y5, M512_X20_Y9                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y6, M512_X20_Y10                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X80_Y24                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y9, M4K_X80_Y12, M512_X76_Y13                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y9, M4K_X80_Y12, M512_X76_Y13                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y6, M4K_X80_Y9                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y6, M4K_X80_Y9                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y19                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y30, M512_X70_Y33                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y18                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y29, M512_X76_Y33                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y30, M4K_X39_Y35                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y30                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y31, M4K_X39_Y36                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y31                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y14, M4K_X39_Y12, M4K_X39_Y17, M4K_X39_Y19, M4K_X39_Y21, M4K_X39_Y23, M4K_X39_Y25                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y10, M4K_X39_Y8                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y13, M4K_X39_Y11, M4K_X39_Y18, M4K_X39_Y20, M4K_X39_Y22, M4K_X39_Y24, M4K_X39_Y26                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y9, M4K_X39_Y7                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y13, M4K_X15_Y10                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y14, M4K_X15_Y9                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y38                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y22, M4K_X80_Y38, M512_X76_Y37                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y22, M4K_X80_Y38, M512_X76_Y37                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y21, M4K_X80_Y22                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y21, M4K_X80_Y22                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y43                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y45, M512_X55_Y46                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y44                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y46, M512_X55_Y45                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y30, M4K_X39_Y35                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y30, M4K_X39_Y33                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y31, M4K_X39_Y36                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y31, M4K_X39_Y32                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y14, M4K_X39_Y12, M4K_X39_Y17, M4K_X39_Y19, M4K_X39_Y21, M4K_X39_Y23, M4K_X39_Y25                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y16                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y13, M4K_X39_Y11, M4K_X39_Y18, M4K_X39_Y20, M4K_X39_Y22, M4K_X39_Y24, M4K_X39_Y26                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y15                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y15                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y16                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y39                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y53, M4K_X80_Y54, M512_X76_Y54                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y53, M4K_X80_Y54, M512_X76_Y54                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y55, M4K_X80_Y53                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y55, M4K_X80_Y53                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X39_Y44                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X39_Y46, M512_X49_Y46                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X39_Y45                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X39_Y47, M512_X49_Y45                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y30, M4K_X39_Y35                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y33                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y31, M4K_X39_Y36                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y32                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y14, M4K_X39_Y12, M4K_X39_Y17, M4K_X39_Y19, M4K_X39_Y21, M4K_X39_Y23, M4K_X39_Y25                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y16, M4K_X39_Y10                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y13, M4K_X39_Y11, M4K_X39_Y18, M4K_X39_Y20, M4K_X39_Y22, M4K_X39_Y24, M4K_X39_Y26                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y15, M4K_X39_Y9                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y13                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y14                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y37                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y29, M4K_X39_Y34, M512_X49_Y34                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y29, M4K_X39_Y34, M512_X49_Y34                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y28, M4K_X39_Y29                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y28, M4K_X39_Y29                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X39_Y40                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X39_Y42, M512_X49_Y42                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X39_Y41                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X39_Y43, M512_X49_Y43                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y30, M4K_X39_Y35                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y33                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y31, M4K_X39_Y36                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y32                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y14, M4K_X39_Y12, M4K_X39_Y17, M4K_X39_Y19, M4K_X39_Y21, M4K_X39_Y23, M4K_X39_Y25                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y8, M4K_X39_Y6                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None                                                                       ; M4K_X39_Y13, M4K_X39_Y11, M4K_X39_Y18, M4K_X39_Y20, M4K_X39_Y22, M4K_X39_Y24, M4K_X39_Y26                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y7, M4K_X39_Y5                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y10, M4K_X39_Y2                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X15_Y9, M4K_X39_Y1                                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_jgh1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y48                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y17, M4K_X80_Y47, M512_X92_Y49                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 1     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y17, M4K_X80_Y47, M512_X92_Y49                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y16, M4K_X80_Y17                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X80_Y16, M4K_X80_Y17                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y50                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y52, M512_X70_Y52                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y49                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_fh02:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 1     ; 1    ; 0      ; C:/scuba2_repository/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.hex ; M4K_X80_Y51, M512_X70_Y51                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y30, M4K_X39_Y35                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y33                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None                                                                       ; M4K_X39_Y31, M4K_X39_Y36                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y32                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y56                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y25                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y57                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y27                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y59                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y19                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y58                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y24                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y52                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y22                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y54                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y20                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y53                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y23                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y55                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y21                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X39_Y60                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y26                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y42                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y28                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y39                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y29                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y60                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y27                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y40                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y33                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y41                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y32                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y61                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y35                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y38                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_hho1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None                                                                       ; M4K_X15_Y34                                                                                                                                                                                                    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y49                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y26                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y53                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y24                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y61                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y27                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y56                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y25                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y57                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y37                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y58                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y40                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y52                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y30                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y60                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y34                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y48                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y33                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y54                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y20                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y59                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y29                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y57                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y22                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y60                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y39                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y59                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y42                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y51                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y32                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y58                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y36                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y51                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y31                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y50                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y21                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y53                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y28                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y52                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y23                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y56                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y38                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y54                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y41                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y55                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X49_Y32                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y55                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                                                                       ; M512_X55_Y35                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                           ;
+----------------------------------+-------------+---------------------+-------------------+
; Statistic                        ; Number Used ; Available per Block ; Maximum Available ;
+----------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)       ; 0           ; 8                   ; 112               ;
; Simple Multipliers (18-bit)      ; 2           ; 4                   ; 56                ;
; Simple Multipliers (36-bit)      ; 9           ; 1                   ; 14                ;
; Multiply Accumulators (18-bit)   ; 0           ; 2                   ; 28                ;
; Two-Multipliers Adders (9-bit)   ; 0           ; 4                   ; 56                ;
; Two-Multipliers Adders (18-bit)  ; 0           ; 2                   ; 28                ;
; Four-Multipliers Adders (9-bit)  ; 0           ; 2                   ; 28                ;
; Four-Multipliers Adders (18-bit) ; 0           ; 1                   ; 14                ;
; DSP Blocks                       ; 11          ; --                  ; 14                ;
; DSP Block 9-bit Elements         ; 76          ; 8                   ; 112               ;
; Signed Multipliers               ; 11          ; --                  ; --                ;
; Unsigned Multipliers             ; 0           ; --                  ; --                ;
; Mixed Sign Multipliers           ; 0           ; --                  ; --                ;
; Variable Sign Multipliers        ; 0           ; --                  ; --                ;
; Dedicated Shift Register Chains  ; 0           ; --                  ; --                ;
+----------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                               ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated|mac_out5                                                                                                                                                 ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y43_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated|mac_mult1                                                                                                                                             ;                            ; DSPMULT_X10_Y49_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated|mac_mult2                                                                                                                                             ;                            ; DSPMULT_X10_Y47_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated|mac_mult3                                                                                                                                             ;                            ; DSPMULT_X10_Y45_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:Mult0|mult_hh01:auto_generated|mac_mult4                                                                                                                                             ;                            ; DSPMULT_X10_Y43_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_ilr:auto_generated|result[0]                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X11_Y9_N0   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_ilr:auto_generated|mac_mult2                                                                                                            ;                            ; DSPMULT_X10_Y15_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_ilr:auto_generated|result[0]                                                                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X11_Y17_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_ilr:auto_generated|mac_mult2                                                                                                            ;                            ; DSPMULT_X10_Y23_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X86_Y54_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X85_Y60_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X85_Y58_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X85_Y56_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X85_Y54_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y25_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y31_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y29_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y27_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y25_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X86_Y35_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X85_Y41_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X85_Y39_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X85_Y37_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X85_Y35_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X86_Y43_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X85_Y49_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X85_Y47_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X85_Y45_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X85_Y43_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X86_Y17_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X85_Y23_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X85_Y21_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X85_Y19_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X85_Y17_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X86_Y9_N0   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X85_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X85_Y13_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X85_Y11_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X85_Y9_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X86_Y25_N0  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X85_Y31_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X85_Y29_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X85_Y27_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X85_Y25_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X86_Y1_N0   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X85_Y7_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X85_Y5_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X85_Y3_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X85_Y1_N0  ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------------+
; Interconnect Usage Summary                              ;
+-----------------------------+---------------------------+
; Interconnect Resource Type  ; Usage                     ;
+-----------------------------+---------------------------+
; C16 interconnects           ; 3,583 / 7,039 ( 51 % )    ;
; C4 interconnects            ; 33,532 / 109,820 ( 31 % ) ;
; C8 interconnects            ; 10,092 / 24,220 ( 42 % )  ;
; DIFFIOCLKs                  ; 0 / 32 ( 0 % )            ;
; DQS bus muxes               ; 0 / 76 ( 0 % )            ;
; DQS-16 I/O buses            ; 0 / 8 ( 0 % )             ;
; DQS-32 I/O buses            ; 0 / 4 ( 0 % )             ;
; DQS-8 I/O buses             ; 0 / 20 ( 0 % )            ;
; Direct links                ; 3,291 / 163,680 ( 2 % )   ;
; Fast regional clocks        ; 0 / 32 ( 0 % )            ;
; Global clocks               ; 16 / 16 ( 100 % )         ;
; I/O buses                   ; 244 / 404 ( 60 % )        ;
; LUT chains                  ; 1,917 / 37,125 ( 5 % )    ;
; Local routing interconnects ; 0 / 41,250 ( 0 % )        ;
; R24 interconnects           ; 4,181 / 7,259 ( 58 % )    ;
; R4 interconnects            ; 56,009 / 222,840 ( 25 % ) ;
; R8 interconnects            ; 14,071 / 36,138 ( 39 % )  ;
; Regional clocks             ; 0 / 16 ( 0 % )            ;
+-----------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+--------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 6.96) ; Number of LABs  (Total = 3216) ;
+--------------------------------------------+--------------------------------+
; 1                                          ; 42                             ;
; 2                                          ; 76                             ;
; 3                                          ; 108                            ;
; 4                                          ; 200                            ;
; 5                                          ; 444                            ;
; 6                                          ; 571                            ;
; 7                                          ; 481                            ;
; 8                                          ; 339                            ;
; 9                                          ; 211                            ;
; 10                                         ; 744                            ;
+--------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.46) ; Number of LABs  (Total = 3216) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 2638                           ;
; 1 Async. load                      ; 4                              ;
; 1 Clock                            ; 2630                           ;
; 1 Clock enable                     ; 1222                           ;
; 1 Invert A                         ; 28                             ;
; 1 Sync. clear                      ; 145                            ;
; 1 Sync. load                       ; 132                            ;
; 2 Clock enables                    ; 1042                           ;
; 2 Clocks                           ; 68                             ;
+------------------------------------+--------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+---------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 7.96) ; Number of LABs  (Total = 3216) ;
+---------------------------------------------+--------------------------------+
; 0                                           ; 35                             ;
; 1                                           ; 31                             ;
; 2                                           ; 74                             ;
; 3                                           ; 67                             ;
; 4                                           ; 130                            ;
; 5                                           ; 269                            ;
; 6                                           ; 432                            ;
; 7                                           ; 424                            ;
; 8                                           ; 415                            ;
; 9                                           ; 283                            ;
; 10                                          ; 690                            ;
; 11                                          ; 82                             ;
; 12                                          ; 93                             ;
; 13                                          ; 39                             ;
; 14                                          ; 48                             ;
; 15                                          ; 19                             ;
; 16                                          ; 19                             ;
; 17                                          ; 17                             ;
; 18                                          ; 10                             ;
; 19                                          ; 2                              ;
; 20                                          ; 37                             ;
+---------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 6.52) ; Number of LABs  (Total = 3216) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 43                             ;
; 1                                               ; 158                            ;
; 2                                               ; 184                            ;
; 3                                               ; 332                            ;
; 4                                               ; 357                            ;
; 5                                               ; 322                            ;
; 6                                               ; 312                            ;
; 7                                               ; 276                            ;
; 8                                               ; 296                            ;
; 9                                               ; 200                            ;
; 10                                              ; 476                            ;
; 11                                              ; 57                             ;
; 12                                              ; 55                             ;
; 13                                              ; 25                             ;
; 14                                              ; 35                             ;
; 15                                              ; 15                             ;
; 16                                              ; 17                             ;
; 17                                              ; 8                              ;
; 18                                              ; 9                              ;
; 19                                              ; 2                              ;
; 20                                              ; 37                             ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 15.85) ; Number of LABs  (Total = 3216) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 1                              ;
; 3                                            ; 9                              ;
; 4                                            ; 31                             ;
; 5                                            ; 32                             ;
; 6                                            ; 36                             ;
; 7                                            ; 47                             ;
; 8                                            ; 39                             ;
; 9                                            ; 46                             ;
; 10                                           ; 60                             ;
; 11                                           ; 149                            ;
; 12                                           ; 126                            ;
; 13                                           ; 228                            ;
; 14                                           ; 296                            ;
; 15                                           ; 306                            ;
; 16                                           ; 333                            ;
; 17                                           ; 328                            ;
; 18                                           ; 344                            ;
; 19                                           ; 243                            ;
; 20                                           ; 250                            ;
; 21                                           ; 70                             ;
; 22                                           ; 9                              ;
; 23                                           ; 56                             ;
; 24                                           ; 148                            ;
; 25                                           ; 21                             ;
; 26                                           ; 8                              ;
+----------------------------------------------+--------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Passive Serial      ;
; Error detection CRC                          ; On                  ;
; Error check frequency divisor                ; 1                   ;
; Data[0]                                      ; As input tri-stated ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 1000  ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                                  ;
+--------------------------------------------------------------------------------+---------------------------------------+
; Name                                                                           ; Value                                 ;
+--------------------------------------------------------------------------------+---------------------------------------+
; Mid Wire Use - Fit Attempt 1                                                   ; 21                                    ;
; Mid Slack - Fit Attempt 1                                                      ; -3875                                 ;
; Internal Atom Count - Fit Attempt 1                                            ; 21185                                 ;
; LE/ALM Count - Fit Attempt 1                                                   ; 21185                                 ;
; LAB Count - Fit Attempt 1                                                      ; 3299                                  ;
; Outputs per Lab - Fit Attempt 1                                                ; 7.645                                 ;
; Inputs per LAB - Fit Attempt 1                                                 ; 15.338                                ;
; Global Inputs per LAB - Fit Attempt 1                                          ; 1.523                                 ;
; LAB Constraint 'non-global clock / CE pair + async load' - Fit Attempt 1       ; 0:3285;1:14                           ;
; LAB Constraint 'ce + sync load' - Fit Attempt 1                                ; 0:1076;1:1298;2:925                   ;
; LAB Constraint 'non-global controls' - Fit Attempt 1                           ; 0:1023;1:1241;2:998;3:37              ;
; LAB Constraint 'un-route combination' - Fit Attempt 1                          ; 0:1023;1:1241;2:998;3:37              ;
; LAB Constraint 'non-global with asyn_clear' - Fit Attempt 1                    ; 0:796;1:279;2:1200;3:987;4:37         ;
; LAB Constraint 'un-route with async_clear' - Fit Attempt 1                     ; 0:796;1:279;2:1200;3:987;4:37         ;
; LAB Constraint 'non-global async clear + sync clear' - Fit Attempt 1           ; 0:3145;1:154                          ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1             ; 0:3070;1:48;2:160;3:21                ;
; LAB Constraint 'ygr_cl_ngclk_gclkce_sload_aload_constraint' - Fit Attempt 1    ; 0:1075;1:2189;2:35                    ;
; LAB Constraint 'global control signals' - Fit Attempt 1                        ; 0:771;1:82;2:2200;3:59;4:139;5:46;6:2 ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1                    ; 0:790;1:1280;2:1229                   ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1               ; 0:3285;1:14                           ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 1                               ; 0:790;1:2297;2:212                    ;
; LAB Constraint 'sload_sclear pair' - Fit Attempt 1                             ; 0:1482;1:1817                         ;
; LAB Constraint 'invert_a constraint' - Fit Attempt 1                           ; 0:218;1:3081                          ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1                      ; 0:2622;1:677                          ;
; LAB Constraint 'use of ADATA or SDATA by registers constraint' - Fit Attempt 1 ; 0:3299                                ;
; LEs in Chains - Fit Attempt 1                                                  ; 5976                                  ;
; LEs in Long Chains - Fit Attempt 1                                             ; 5727                                  ;
; LABs with Chains - Fit Attempt 1                                               ; 715                                   ;
; LABs with Multiple Chains - Fit Attempt 1                                      ; 4                                     ;
; Time - Fit Attempt 1                                                           ; 248                                   ;
; Time in tsm_tan.dll - Fit Attempt 1                                            ; 42.141                                ;
+--------------------------------------------------------------------------------+---------------------------------------+


+-------------------------------------------------+
; Advanced Data - Placement                       ;
+--------------------------------------+----------+
; Name                                 ; Value    ;
+--------------------------------------+----------+
; Early Wire Use - Fit Attempt 1       ; 20       ;
; Early Slack - Fit Attempt 1          ; -11432   ;
; Mid Wire Use - Fit Attempt 1         ; 31       ;
; Mid Slack - Fit Attempt 1            ; -2798    ;
; Late Wire Use - Fit Attempt 1        ; 34       ;
; Late Slack - Fit Attempt 1           ; -2377    ;
; Peak Regional Wire - Fit Attempt 1   ; 120.639  ;
; Time - Fit Attempt 1                 ; 6512     ;
; Time in fit_fsyn.dll - Fit Attempt 1 ; 4915.812 ;
; Time in tsm_tan.dll - Fit Attempt 1  ; 2329.278 ;
+--------------------------------------+----------+


+-----------------------------------------------+
; Advanced Data - Routing                       ;
+-------------------------------------+---------+
; Name                                ; Value   ;
+-------------------------------------+---------+
; Early Slack - Fit Attempt 1         ; -796    ;
; Early Wire Use - Fit Attempt 1      ; 37      ;
; Peak Regional Wire - Fit Attempt 1  ; 73      ;
; Mid Slack - Fit Attempt 1           ; -919    ;
; Late Slack - Fit Attempt 1          ; -890    ;
; Late Wire Use - Fit Attempt 1       ; 36      ;
; Time - Fit Attempt 1                ; 9093    ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 130.576 ;
+-------------------------------------+---------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Fri Jun 15 20:51:01 2007
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off readout_card -c readout_card
Info: Selected device EP1S40F780C6 for design "readout_card"
Info: Implemented Enhanced for PLL "rc_pll:i_rc_pll|altpll:altpll_component|pll"
Info: Implementing parameter values for PLL "rc_pll:i_rc_pll|altpll:altpll_component|pll"
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk2 port
    Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk3 port
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 180 degrees (10000 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk4 port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Fitter is using the Classic Timing Analyzer
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP1S10F780C6 is compatible
    Info: Device EP1S10F780I6 is compatible
    Info: Device EP1S10F780C6ES is compatible
    Info: Device EP1S20F780C6 is compatible
    Info: Device EP1S20F780I6 is compatible
    Info: Device EP1S25F780C6 is compatible
    Info: Device EP1S25F780I6 is compatible
    Info: Device EP1S30F780C6 is compatible
    Info: Device EP1S30F780I6 is compatible
    Info: Device EP1S30F780C6_HARDCOPY_FPGA_PROTOTYPE is compatible
    Info: Device EP1S40F780I6 is compatible
    Info: Device EP1S40F780C6_HARDCOPY_FPGA_PROTOTYPE is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~CRC_ERROR~ is reserved at location AA20
    Info: Pin ~DATA0~ is reserved at location H12
Info: Completed LVDS Placement Operation Initializations
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hho1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87"
Info: Completed User Assigned Global Signals Promotion Operation
Info: Completed Regular LVDS Placement Operation
Info: Promoted PLL clock signals
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk0" to use global clock
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk3" to use global clock
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk2" to use global clock
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk4" to use global clock
Info: Completed PLL Placement Operation
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~78" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~79" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~80" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~81" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~83" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~84" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~85" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~86" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Automatically promoted some destinations of signal "rst" to use Global clock
    Info: Destination "mictor[31]" may be non-global or may not use global clock
Info: Completed Auto Global Promotion Operation
Info: Completed Flexible LVDS Placement Operation
Warning: Design has one or more differential I/O pins that do not connect to SERDES receiver or transmitter - later changes to this connectivity will change fitting results
    Warning: Differential I/O pin adc1_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc2_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc3_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc4_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc5_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc6_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc7_clk does not connect to any SERDES receiver or transmitter
    Warning: Differential I/O pin adc8_clk does not connect to any SERDES receiver or transmitter
Info: Starting register packing
Info: Finished register packing: elapsed time is 00:02:04
Warning: Output port clk0 of PLL "rc_pll:i_rc_pll|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis type r
Info: Physical synthesis algorithm combinational resynthesis type r complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis type r
Info: Physical synthesis algorithm combinational resynthesis type r complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:11:33
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "eeprom_cs" is assigned to location or region, but does not exist in design
    Warning: Node "eeprom_sck" is assigned to location or region, but does not exist in design
    Warning: Node "eeprom_si" is assigned to location or region, but does not exist in design
    Warning: Node "eeprom_so" is assigned to location or region, but does not exist in design
    Warning: Node "mictor_clk[0]" is assigned to location or region, but does not exist in design
    Warning: Node "mictor_clk[1]" is assigned to location or region, but does not exist in design
    Warning: Node "minus7Vok" is assigned to location or region, but does not exist in design
    Warning: Node "n15Vok" is assigned to location or region, but does not exist in design
    Warning: Node "n7Vok" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[0]" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[1]" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[2]" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[3]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_in" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[0]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[1]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[2]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[3]" is assigned to location or region, but does not exist in design
    Warning: Node "rs232_rx" is assigned to location or region, but does not exist in design
    Warning: Node "rs232_tx" is assigned to location or region, but does not exist in design
    Warning: Node "rx" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[0]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[10]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[11]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[12]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[13]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[14]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[15]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[16]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[17]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[18]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[19]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[1]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[2]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[3]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[4]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[5]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[6]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[7]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[8]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[9]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[0]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[10]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[11]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[12]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[13]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[14]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[15]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[1]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[2]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[3]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[4]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[5]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[6]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[7]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[8]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[9]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_nbhe" is assigned to location or region, but does not exist in design
    Warning: Node "sram_nble" is assigned to location or region, but does not exist in design
    Warning: Node "sram_ncs" is assigned to location or region, but does not exist in design
    Warning: Node "sram_noe" is assigned to location or region, but does not exist in design
    Warning: Node "sram_nwe" is assigned to location or region, but does not exist in design
    Warning: Node "tx" is assigned to location or region, but does not exist in design
Info: Fitter placement preparation operations beginning
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9649"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9647"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9645"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9643"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9641"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~9639"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~409"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~407"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~405"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~403"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~399"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~409"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~407"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~405"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~403"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~399"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~409"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~407"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~405"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~403"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~399"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~409"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~407"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~405"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~403"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~399"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~409"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~407"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~405"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~403"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~399"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~409"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~407"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~405"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~403"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~399"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 32. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[41]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[43]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[48]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[53]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[58]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~409"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~407"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~405"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~403"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~401"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~399"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 32 logic cells and starting on logic cell "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 31. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~539"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~537"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~535"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~533"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~531"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[6]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[6]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~529"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~527"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~525"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~523"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~521"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[11]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[11]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~519"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~517"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~515"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~513"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~511"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[16]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[16]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~509"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~507"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[18]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[18]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~505"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~503"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~501"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~499"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~497"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~495"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~493"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~491"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[26]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[26]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~489"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[27]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[27]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~487"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~485"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~483"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~481"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~479"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|Add6~477"
Info: Fitter placement preparation operations ending: elapsed time is 00:04:08
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm local logic rewiring
Info: Physical synthesis algorithm local logic rewiring complete: estimated slack improvement of 308 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 27 ps
Info: Starting physical synthesis algorithm register unpacking
Info: Physical synthesis algorithm register unpacking complete: estimated slack improvement of 11 ps
Info: Starting physical synthesis algorithm combinational resynthesis type b
Info: Physical synthesis algorithm combinational resynthesis type b complete: estimated slack improvement of 3 ps
Info: Starting physical synthesis algorithm local logic rewiring
Info: Physical synthesis algorithm local logic rewiring complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm fanout splitting
Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 01:21:55
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 01:48:32
Info: Estimated most critical path is pin to register delay of 9.800 ns
    Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_H23; Fanout = 3; PIN Node = 'adc8_dat[0]'
    Info: 2: + IC(3.514 ns) + CELL(0.344 ns) = 4.999 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[0]~29'
    Info: 3: + IC(0.000 ns) + CELL(0.219 ns) = 5.218 ns; Loc. = LAB_X27_Y15; Fanout = 6; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[1]~31'
    Info: 4: + IC(0.000 ns) + CELL(0.110 ns) = 5.328 ns; Loc. = LAB_X27_Y15; Fanout = 6; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[6]~55'
    Info: 5: + IC(0.000 ns) + CELL(0.493 ns) = 5.821 ns; Loc. = LAB_X27_Y14; Fanout = 2; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|adc_dat[7]~52'
    Info: 6: + IC(1.488 ns) + CELL(0.533 ns) = 7.842 ns; Loc. = LAB_X35_Y15; Fanout = 6; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|Add1~1124'
    Info: 7: + IC(0.000 ns) + CELL(0.110 ns) = 7.952 ns; Loc. = LAB_X35_Y14; Fanout = 6; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|Add1~1106'
    Info: 8: + IC(0.000 ns) + CELL(0.110 ns) = 8.062 ns; Loc. = LAB_X35_Y14; Fanout = 6; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|Add1~1078'
    Info: 9: + IC(0.000 ns) + CELL(0.110 ns) = 8.172 ns; Loc. = LAB_X35_Y13; Fanout = 6; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|Add1~1094'
    Info: 10: + IC(0.000 ns) + CELL(0.493 ns) = 8.665 ns; Loc. = LAB_X35_Y13; Fanout = 1; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|Add1~1091'
    Info: 11: + IC(0.552 ns) + CELL(0.583 ns) = 9.800 ns; Loc. = LAB_X33_Y13; Fanout = 16; REG Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[23]'
    Info: Total cell delay = 4.246 ns ( 43.33 % )
    Info: Total interconnect delay = 5.554 ns ( 56.67 % )
Info: Fitter routing operations beginning
Info: The Fitter is enabling the conservative CRC routing mode
Info: Average interconnect usage is 33% of the available device resources. Peak interconnect usage is 72%
    Info: The peak interconnect region extends from location X72_Y25 to location X83_Y36
Info: Fitter routing operations ending: elapsed time is 02:31:33
Info: The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info: Fitter merged 60 physical RAM blocks that contain multiple logical RAM block slices into a single location
    Info: Following physical RAM blocks contain multiple logical RAM block slices
        Info: Physical RAM block M512_X26_Y18 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
        Info: Physical RAM block M512_X26_Y19 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
        Info: Physical RAM block M512_X76_Y54 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a9"
        Info: Physical RAM block M512_X49_Y34 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a9"
        Info: Physical RAM block M512_X76_Y37 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a9"
        Info: Physical RAM block M512_X92_Y49 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a9"
        Info: Physical RAM block M512_X76_Y19 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a9"
        Info: Physical RAM block M512_X76_Y14 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a9"
        Info: Physical RAM block M512_X92_Y24 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a9"
        Info: Physical RAM block M512_X76_Y13 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_aoe1:auto_generated|ram_block1a9"
        Info: Physical RAM block M4K_X39_Y31 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
        Info: Physical RAM block M4K_X39_Y30 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
        Info: Physical RAM block M4K_X39_Y14 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
        Info: Physical RAM block M4K_X39_Y13 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
        Info: Physical RAM block M4K_X39_Y12 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
        Info: Physical RAM block M4K_X39_Y11 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
        Info: Physical RAM block M4K_X39_Y17 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
        Info: Physical RAM block M4K_X39_Y18 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
        Info: Physical RAM block M4K_X39_Y19 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
        Info: Physical RAM block M4K_X39_Y20 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
        Info: Physical RAM block M4K_X39_Y21 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
        Info: Physical RAM block M4K_X39_Y22 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
        Info: Physical RAM block M4K_X39_Y36 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X39_Y35 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X39_Y23 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X39_Y24 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X39_Y25 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y26 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X15_Y31 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X15_Y30 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X39_Y32 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
        Info: Physical RAM block M4K_X39_Y33 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_meo1:auto_generated|ram_block1a1"
        Info: Physical RAM block M4K_X39_Y16 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X39_Y15 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X39_Y10 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
        Info: Physical RAM block M4K_X39_Y9 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
        Info: Physical RAM block M4K_X39_Y8 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
        Info: Physical RAM block M4K_X39_Y7 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
        Info: Physical RAM block M4K_X39_Y6 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
        Info: Physical RAM block M4K_X39_Y5 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
        Info: Physical RAM block M4K_X39_Y3 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
        Info: Physical RAM block M4K_X39_Y4 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
        Info: Physical RAM block M4K_X15_Y8 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
        Info: Physical RAM block M4K_X15_Y7 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
        Info: Physical RAM block M4K_X15_Y12 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
        Info: Physical RAM block M4K_X15_Y11 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
        Info: Physical RAM block M4K_X15_Y15 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
        Info: Physical RAM block M4K_X15_Y16 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
        Info: Physical RAM block M4K_X15_Y13 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X15_Y14 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X15_Y10 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
        Info: Physical RAM block M4K_X15_Y9 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
        Info: Physical RAM block M4K_X39_Y2 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
        Info: Physical RAM block M4K_X39_Y1 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
        Info: Physical RAM block M4K_X15_Y2 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
        Info: Physical RAM block M4K_X15_Y1 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
        Info: Physical RAM block M4K_X15_Y4 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
        Info: Physical RAM block M4K_X15_Y3 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
        Info: Physical RAM block M4K_X15_Y5 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
        Info: Physical RAM block M4K_X15_Y6 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_gho1:auto_generated|ram_block1a23"
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin lvds_txb has GND driving its datain port
    Info: Pin ttl_dir1 has GND driving its datain port
    Info: Pin ttl_out1 has GND driving its datain port
    Info: Pin ttl_dir2 has GND driving its datain port
    Info: Pin ttl_out2 has GND driving its datain port
    Info: Pin ttl_dir3 has GND driving its datain port
    Info: Pin ttl_out3 has GND driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: id_thermo:i_id_thermo|one_wire_master:master|Selector7~940 (inverted)
        Info: Type bidirectional pin card_id uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: fpga_thermo:i_fpga_thermo|smb_master:master2|WideOr2~9
        Info: Type bidirectional pin smb_data uses the 3.3-V LVTTL I/O standard
Info: Generated suppressed messages file C:/scuba2_repository/cards/readout_card/readout_card/synth/readout_card.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 141 warnings
    Info: Allocated 603 megabytes of memory during processing
    Info: Processing ended: Sat Jun 16 01:34:33 2007
    Info: Elapsed time: 04:43:32


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/scuba2_repository/cards/readout_card/readout_card/synth/readout_card.fit.smsg.


