// Seed: 1199371253
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge 1) id_7 = id_12;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    input  wire id_2
);
  wor  id_4;
  tri0 id_5;
  assign id_0 = id_4 ? id_2 - id_4 : id_1 & id_5;
  wire id_6;
  id_7 :
  assert property (@(negedge id_4) id_4 == 1 - 1'b0)
  else $display;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4,
      id_6,
      id_4,
      id_6,
      id_5,
      id_6,
      id_6,
      id_4,
      id_5,
      id_7,
      id_7
  );
endmodule
