// Seed: 36034306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  assign module_1.id_0 = 0;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  logic [7:0] id_8[1 'd0 : -1];
  assign id_1 = id_5;
  assign id_6 = 1 !== id_5;
  always @(id_8[1] or posedge id_2) #1;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire   id_1
);
  tri1 id_3, id_4;
  assign id_3 = 1;
  wire [-1 : -1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
  logic [-1 : 1] id_6;
endmodule
