Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 12:46:03 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
| Design       : fir8_test
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 36         |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'addr_fcw[0]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock virtual_clock 0.000 [get_ports {addr_fcw[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'addr_fcw[1]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock virtual_clock 0.000 [get_ports {addr_fcw[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'addr_phase[0]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock virtual_clock 0.000 [get_ports {addr_phase[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 28)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'addr_phase[1]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock virtual_clock 0.000 [get_ports {addr_phase[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 28)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'rstb' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 0.000 [get_ports rstb]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 23)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sync_reset' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock clk 0.000 [get_ports sync_reset]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 24)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[0]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[10]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[11]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[12]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[13]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[1]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[2]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[3]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[4]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[5]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[6]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[7]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[8]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_in[9]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_in[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 35)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[0]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[10]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[11]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[12]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[13]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[14]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[15]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[1]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[2]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[3]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[4]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[5]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[6]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[7]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[8]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sine_out[9]' relative to clock virtual_clock for both max and min. Make sure this reflects the design intent.
set_output_delay -clock virtual_clock 0.000 [get_ports {sine_out[*]}]
C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc (Line: 36)
Related violations: <none>


