Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:24:27 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/22bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.657ns  (logic 4.281ns (33.822%)  route 8.376ns (66.178%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  a_IBUF[2]_inst/O
                         net (fo=6, routed)           2.099     3.035    a_IBUF[2]
    SLICE_X42Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.159 r  s_OBUF[21]_inst_i_14/O
                         net (fo=1, routed)           0.670     3.829    s_OBUF[21]_inst_i_14_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124     3.953 r  s_OBUF[21]_inst_i_8/O
                         net (fo=7, routed)           1.856     5.809    s_OBUF[21]_inst_i_8_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.933 r  s_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           1.229     7.161    s_OBUF[18]_inst_i_2_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.150     7.311 r  s_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.522     9.834    s_OBUF[18]
    G17                  OBUF (Prop_obuf_I_O)         2.823    12.657 r  s_OBUF[18]_inst/O
                         net (fo=0)                   0.000    12.657    s[18]
    G17                                                               r  s[18] (OUT)
  -------------------------------------------------------------------    -------------------




