#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Dec  6 19:41:55 2017
# Process ID: 2116
# Current directory: C:/Users/User/Desktop/Final_Project/Final_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5212 C:\Users\User\Desktop\Final_Project\Final_Project\Final_Project.xpr
# Log file: C:/Users/User/Desktop/Final_Project/Final_Project/vivado.log
# Journal file: C:/Users/User/Desktop/Final_Project/Final_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 761.934 ; gain = 64.012
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/sequencer_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequencer' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/ram.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj sequencer_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/sequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cd569860a5aa4075a57f661165f85120 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequencer_behav xil_defaultlib.sequencer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port EN [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/sequencer.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port EN [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/sequencer.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port EN [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/sequencer.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port EN [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/sequencer.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/sequencer_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.runs/synth_1

exit
