Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/lab661/Documents/SzymutkoStejskal/Digital_electronics_1/LABS/04-adder/binary_adder/Full_adder_tb_isim_beh.exe -prj /home/lab661/Documents/SzymutkoStejskal/Digital_electronics_1/LABS/04-adder/binary_adder/Full_adder_tb_beh.prj work.Full_adder_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/lab661/Documents/SzymutkoStejskal/Digital_electronics_1/LABS/04-adder/binary_adder/half_adder.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/SzymutkoStejskal/Digital_electronics_1/LABS/04-adder/binary_adder/Full_adder.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/SzymutkoStejskal/Digital_electronics_1/LABS/04-adder/binary_adder/Full_adder_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99228 KB
Fuse CPU Usage: 1380 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity Full_adder [full_adder_default]
Compiling architecture behavior of entity full_adder_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/lab661/Documents/SzymutkoStejskal/Digital_electronics_1/LABS/04-adder/binary_adder/Full_adder_tb_isim_beh.exe
Fuse Memory Usage: 402812 KB
Fuse CPU Usage: 1410 ms
GCC CPU Usage: 770 ms
