Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  6 13:20:33 2022
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_drc -file vending_modify_drc_routed.rpt -pb vending_modify_drc_routed.pb -rpx vending_modify_drc_routed.rpx
| Design       : vending_modify
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net one/clk1 is a gated clock net sourced by a combinational pin one/FSM_onehot_cst[6]_i_2/O, cell one/FSM_onehot_cst[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net x_reg[6]_i_1_n_0 is a gated clock net sourced by a combinational pin x_reg[6]_i_1/O, cell x_reg[6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT one/FSM_onehot_cst[6]_i_2 is driving clock pin of 13 cells. This could lead to large hold time violations. Involved cells are:
FSM_onehot_cst_reg[0], FSM_onehot_cst_reg[1], FSM_onehot_cst_reg[2], FSM_onehot_cst_reg[3], FSM_onehot_cst_reg[4], FSM_onehot_cst_reg[5], FSM_onehot_cst_reg[6], d1/d1/Q_reg, d1/d2/Q_reg, d2/d1/Q_reg, d2/d2/Q_reg, d3/d1/Q_reg, d3/d2/Q_reg
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


