{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1651159289758 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1651159289758 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1651159289848 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1651159289848 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1651159289938 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1651159289938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651159290505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651159290505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 11:21:30 2022 " "Processing started: Thu Apr 28 11:21:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651159290505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159290505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG " "Command: quartus_map --read_settings_files=on --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159290506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651159291144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram16k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram16k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram16k-SYN " "Found design unit 1: internalram16k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303947 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam16K " "Found entity 1: InternalRam16K" {  } { { "../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303950 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m6800_figforth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m6800_figforth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M6800_figForth-struct " "Found design unit 1: M6800_figForth-struct" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303953 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6800_figForth " "Found entity 1: M6800_figForth" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_high_speed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_high_speed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303957 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutLatch-behv " "Found design unit 1: OutLatch-behv" {  } { { "../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303959 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutLatch " "Found entity 1: OutLatch" {  } { { "../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/cpu_001_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/cpu_001_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_001_Pkg " "Found design unit 1: cpu_001_Pkg" {  } { { "../../../Design_A_CPU/cpu_001_Pkg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001_Pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-beh " "Found design unit 1: Shifter-beh" {  } { { "../../../Design_A_CPU/Shifter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "../../../Design_A_CPU/Shifter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-beh " "Found design unit 1: RegisterFile-beh" {  } { { "../../../Design_A_CPU/RegisterFile.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303966 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../../Design_A_CPU/RegisterFile.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-beh " "Found design unit 1: ProgramCounter-beh" {  } { { "../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/lifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/lifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lifo-rtl " "Found design unit 1: lifo-rtl" {  } { { "../../../Design_A_CPU/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303971 ""} { "Info" "ISGN_ENTITY_NAME" "1 lifo " "Found entity 1: lifo" {  } { { "../../../Design_A_CPU/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/greycode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/greycode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GreyCode-beh " "Found design unit 1: GreyCode-beh" {  } { { "../../../Design_A_CPU/GreyCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303973 ""} { "Info" "ISGN_ENTITY_NAME" "1 GreyCode " "Found entity 1: GreyCode" {  } { { "../../../Design_A_CPU/GreyCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/cpu_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/cpu_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_001-beh " "Found design unit 1: cpu_001-beh" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303976 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_001 " "Found entity 1: cpu_001" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/design_a_cpu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Unit-beh " "Found design unit 1: ALU_Unit-beh" {  } { { "../../../Design_A_CPU/ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303979 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Unit " "Found entity 1: ALU_Unit" {  } { { "../../../Design_A_CPU/ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/baudrate6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/baudrate6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudRate6850-BaudRate6850_beh " "Found design unit 1: BaudRate6850-BaudRate6850_beh" {  } { { "../../MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303981 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudRate6850 " "Found entity 1: BaudRate6850" {  } { { "../../MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/i2c/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/i2c/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-rtc_arch " "Found design unit 1: i2c-rtc_arch" {  } { { "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303984 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/frontpanel01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/frontpanel01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrontPanel01-struct " "Found design unit 1: FrontPanel01-struct" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303986 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrontPanel01 " "Found entity 1: FrontPanel01" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/debounce32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/debounce32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer32-struct " "Found design unit 1: Debouncer32-struct" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303989 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer32 " "Found entity 1: Debouncer32" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303992 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303995 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159303995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159303995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6800/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6800/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304002 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304005 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304008 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304011 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304014 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304017 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304019 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304025 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iop_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iop_rom-SYN " "Found design unit 1: iop_rom-SYN" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304027 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP_ROM " "Found entity 1: IOP_ROM" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/m6800_mikbug_fr_pnl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/m6800_mikbug_fr_pnl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIKBUG_FRPNL-struct " "Found design unit 1: MIKBUG_FRPNL-struct" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304030 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIKBUG_FRPNL " "Found entity 1: MIKBUG_FRPNL" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "figforth_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file figforth_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 figforth_rom-SYN " "Found design unit 1: figforth_rom-SYN" {  } { { "FigForth_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304032 ""} { "Info" "ISGN_ENTITY_NAME" "1 FigForth_ROM " "Found entity 1: FigForth_ROM" {  } { { "FigForth_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M6800_figForth " "Elaborating entity \"M6800_figForth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651159304165 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamCas M6800_figForth.vhd(113) " "VHDL Signal Declaration warning at M6800_figForth.vhd(113): used explicit default value for signal \"n_sdRamCas\" because signal was never assigned a value" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 113 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651159304167 "|M6800_figForth"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamRas M6800_figForth.vhd(114) " "VHDL Signal Declaration warning at M6800_figForth.vhd(114): used explicit default value for signal \"n_sdRamRas\" because signal was never assigned a value" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 114 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651159304167 "|M6800_figForth"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamWe M6800_figForth.vhd(115) " "VHDL Signal Declaration warning at M6800_figForth.vhd(115): used explicit default value for signal \"n_sdRamWe\" because signal was never assigned a value" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 115 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651159304167 "|M6800_figForth"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamCe M6800_figForth.vhd(116) " "VHDL Signal Declaration warning at M6800_figForth.vhd(116): used explicit default value for signal \"n_sdRamCe\" because signal was never assigned a value" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651159304167 "|M6800_figForth"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamClk M6800_figForth.vhd(117) " "VHDL Signal Declaration warning at M6800_figForth.vhd(117): used explicit default value for signal \"sdRamClk\" because signal was never assigned a value" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 117 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651159304167 "|M6800_figForth"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamClkEn M6800_figForth.vhd(118) " "VHDL Signal Declaration warning at M6800_figForth.vhd(118): used explicit default value for signal \"sdRamClkEn\" because signal was never assigned a value" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 118 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651159304167 "|M6800_figForth"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamAddr M6800_figForth.vhd(119) " "VHDL Signal Declaration warning at M6800_figForth.vhd(119): used explicit default value for signal \"sdRamAddr\" because signal was never assigned a value" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651159304167 "|M6800_figForth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:DebounceFPGAResetPB " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:DebounceFPGAResetPB\"" {  } { { "M6800_figForth.vhd" "DebounceFPGAResetPB" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIKBUG_FRPNL MIKBUG_FRPNL:MIKBUG_FRPNL " "Elaborating entity \"MIKBUG_FRPNL\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\"" {  } { { "M6800_figForth.vhd" "MIKBUG_FRPNL" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_PBsRaw M6800_MIKBUG_FR_PNL.vhd(54) " "Verilog HDL or VHDL warning at M6800_MIKBUG_FR_PNL.vhd(54): object \"w_PBsRaw\" assigned a value but never read" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651159304212 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_stepPB M6800_MIKBUG_FR_PNL.vhd(67) " "Verilog HDL or VHDL warning at M6800_MIKBUG_FR_PNL.vhd(67): object \"w_stepPB\" assigned a value but never read" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651159304212 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_R1W0 M6800_MIKBUG_FR_PNL.vhd(174) " "Inferred latch for \"o_R1W0\" at M6800_MIKBUG_FR_PNL.vhd(174)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304215 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUData\[0\] M6800_MIKBUG_FR_PNL.vhd(168) " "Inferred latch for \"o_CPUData\[0\]\" at M6800_MIKBUG_FR_PNL.vhd(168)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUData\[1\] M6800_MIKBUG_FR_PNL.vhd(168) " "Inferred latch for \"o_CPUData\[1\]\" at M6800_MIKBUG_FR_PNL.vhd(168)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUData\[2\] M6800_MIKBUG_FR_PNL.vhd(168) " "Inferred latch for \"o_CPUData\[2\]\" at M6800_MIKBUG_FR_PNL.vhd(168)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUData\[3\] M6800_MIKBUG_FR_PNL.vhd(168) " "Inferred latch for \"o_CPUData\[3\]\" at M6800_MIKBUG_FR_PNL.vhd(168)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUData\[4\] M6800_MIKBUG_FR_PNL.vhd(168) " "Inferred latch for \"o_CPUData\[4\]\" at M6800_MIKBUG_FR_PNL.vhd(168)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUData\[5\] M6800_MIKBUG_FR_PNL.vhd(168) " "Inferred latch for \"o_CPUData\[5\]\" at M6800_MIKBUG_FR_PNL.vhd(168)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUData\[6\] M6800_MIKBUG_FR_PNL.vhd(168) " "Inferred latch for \"o_CPUData\[6\]\" at M6800_MIKBUG_FR_PNL.vhd(168)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUData\[7\] M6800_MIKBUG_FR_PNL.vhd(168) " "Inferred latch for \"o_CPUData\[7\]\" at M6800_MIKBUG_FR_PNL.vhd(168)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[0\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[0\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[1\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[1\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[2\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[2\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304216 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[3\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[3\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[4\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[4\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[5\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[5\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[6\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[6\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[7\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[7\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[8\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[8\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[9\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[9\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[10\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[10\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[11\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[11\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[12\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[12\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[13\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[13\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[14\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[14\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_CPUAddress\[15\] M6800_MIKBUG_FR_PNL.vhd(164) " "Inferred latch for \"o_CPUAddress\[15\]\" at M6800_MIKBUG_FR_PNL.vhd(164)" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304217 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrontPanel01 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01 " "Elaborating entity \"FrontPanel01\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\"" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "fp01" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_periphRd FrontPanel01.vhd(62) " "Verilog HDL or VHDL warning at FrontPanel01.vhd(62): object \"w_periphRd\" assigned a value but never read" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651159304234 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[0\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[0\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304241 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[1\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[1\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304241 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[2\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[2\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304241 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[3\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[3\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304241 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[4\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[4\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[5\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[5\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[6\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[6\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[7\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[7\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[8\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[8\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[9\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[9\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[10\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[10\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[11\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[11\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[12\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[12\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[13\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[13\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[14\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[14\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[15\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[15\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304242 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[16\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[16\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[17\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[17\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[18\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[18\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[19\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[19\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[20\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[20\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[21\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[21\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[22\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[22\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[23\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[23\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[24\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[24\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[25\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[25\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[26\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[26\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[27\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[27\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304243 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[28\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[28\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304244 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[29\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[29\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304244 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[30\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[30\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304244 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[31\] FrontPanel01.vhd(145) " "Inferred latch for \"w_latchedPBs\[31\]\" at FrontPanel01.vhd(145)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304244 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_001 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu " "Elaborating entity \"cpu_001\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "cpu" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ProgramCounter:progCtr " "Elaborating entity \"ProgramCounter\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ProgramCounter:progCtr\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "progCtr" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lifo MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo " "Elaborating entity \"lifo\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "\\GEN_STACK_DEEPER:lifo" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|RegisterFile:RegFile\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "RegFile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter " "Elaborating entity \"Shifter\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "Shifter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOP_ROM MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom " "Elaborating entity \"IOP_ROM\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "\\GEN_512W_INST_ROM:IopRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "IOP_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Design_A_CPU/CPU_Code/Application_Code/FP01_LOOP4/FP01_LOOP4.mif " "Parameter \"init_file\" = \"../../../Design_A_CPU/CPU_Code/Application_Code/FP01_LOOP4/FP01_LOOP4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304449 ""}  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651159304449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9b14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9b14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9b14 " "Found entity 1: altsyncram_9b14" {  } { { "db/altsyncram_9b14.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_9b14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9b14 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_9b14:auto_generated " "Elaborating entity \"altsyncram_9b14\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_9b14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304510 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 235 C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Application_Code/FP01_LOOP4/FP01_LOOP4.mif " "Memory depth (512) in the design file differs from memory depth (235) in the Memory Initialization File \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Application_Code/FP01_LOOP4/FP01_LOOP4.mif\" -- setting initial value for remaining addresses to 0" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd" 60 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651159304514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GreyCode MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter " "Elaborating entity \"GreyCode\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "GreyCodeCounter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Unit MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit " "Elaborating entity \"ALU_Unit\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "ALU_Unit" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|i2c:i2cIF " "Elaborating entity \"i2c\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|i2c:i2cIF\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "i2cIF" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer32 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS " "Elaborating entity \"Debouncer32\" for hierarchy \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "debouncePBS" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304576 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[0\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[0\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[1\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[1\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[2\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[2\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[3\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[3\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[4\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[4\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[5\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[5\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[6\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[6\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[7\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[7\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[8\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[8\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[9\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[9\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[10\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[10\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304579 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[11\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[11\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[12\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[12\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[13\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[13\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[14\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[14\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[15\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[15\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[16\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[16\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[17\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[17\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[18\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[18\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[19\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[19\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[20\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[20\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[21\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[21\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[22\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[22\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304580 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[23\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[23\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304581 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[24\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[24\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304581 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[25\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[25\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304581 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[26\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[26\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304581 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[27\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[27\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304581 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[28\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[28\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304581 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[29\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[29\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304581 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[30\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[30\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304581 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[31\] Debounce32.vhd(77) " "Inferred latch for \"o_PinsOut\[31\]\" at Debounce32.vhd(77)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304581 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu68 cpu68:cpu1 " "Elaborating entity \"cpu68\" for hierarchy \"cpu68:cpu1\"" {  } { { "M6800_figForth.vhd" "cpu1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FigForth_ROM FigForth_ROM:rom1 " "Elaborating entity \"FigForth_ROM\" for hierarchy \"FigForth_ROM:rom1\"" {  } { { "M6800_figForth.vhd" "rom1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FigForth_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "FigForth_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FigForth_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "FigForth_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FigForth_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex " "Parameter \"init_file\" = \"../../../../Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=FORT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=FORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159304803 ""}  } { { "FigForth_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651159304803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0e34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e34 " "Found entity 1: altsyncram_0e34" {  } { { "db/altsyncram_0e34.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_0e34.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0e34 FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated " "Elaborating entity \"altsyncram_0e34\" for hierarchy \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_du33.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_du33.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_du33 " "Found entity 1: altsyncram_du33" {  } { { "db/altsyncram_du33.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_du33.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159304925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159304925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_du33 FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|altsyncram_du33:altsyncram1 " "Elaborating entity \"altsyncram_du33\" for hierarchy \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|altsyncram_du33:altsyncram1\"" {  } { { "db/altsyncram_0e34.tdf" "altsyncram1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_0e34.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159304926 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "fig-FORTH_6800.hex 188 10 " "Width of data items in \"fig-FORTH_6800.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 188 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 fig-FORTH_6800.hex " "Data at line (2) of memory initialization file \"fig-FORTH_6800.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159304939 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 fig-FORTH_6800.hex " "Data at line (3) of memory initialization file \"fig-FORTH_6800.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159304939 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 fig-FORTH_6800.hex " "Data at line (4) of memory initialization file \"fig-FORTH_6800.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159304939 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 fig-FORTH_6800.hex " "Data at line (5) of memory initialization file \"fig-FORTH_6800.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159304939 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 fig-FORTH_6800.hex " "Data at line (6) of memory initialization file \"fig-FORTH_6800.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159304939 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 fig-FORTH_6800.hex " "Data at line (7) of memory initialization file \"fig-FORTH_6800.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159304939 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 fig-FORTH_6800.hex " "Data at line (8) of memory initialization file \"fig-FORTH_6800.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159304939 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 fig-FORTH_6800.hex " "Data at line (9) of memory initialization file \"fig-FORTH_6800.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159304939 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 fig-FORTH_6800.hex " "Data at line (10) of memory initialization file \"fig-FORTH_6800.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159304939 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 fig-FORTH_6800.hex " "Data at line (11) of memory initialization file \"fig-FORTH_6800.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159304939 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1651159304939 ""}
{ "Warning" "WMIO_MIO_HEX_UNSUPPORTED_RECORD_TYPE" "fig-FORTH_6800.hex 190 " "Hexadecimal (Intel-Format) File contains an unsupported record type at \"fig-FORTH_6800.hex\" line 190. Saving the file will discard the unsupported record" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" 190 -1 0 } }  } 0 12311 "Hexadecimal (Intel-Format) File contains an unsupported record type at \"%1!s!\" line %2!d!. Saving the file will discard the unsupported record" 0 0 "Analysis & Synthesis" 0 -1 1651159304940 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 5990 C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex " "Memory depth (8192) in the design file differs from memory depth (5990) in the Memory Initialization File \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex\" -- setting initial value for remaining addresses to 0" {  } { { "FigForth_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd" 60 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651159304942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0e34.tdf" "mgl_prim2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_0e34.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159305147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0e34.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_0e34.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159305170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1179603540 " "Parameter \"NODE_NAME\" = \"1179603540\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8192 " "Parameter \"NUMWORDS\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305171 ""}  } { { "db/altsyncram_0e34.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_0e34.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651159305171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159305385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159305582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"FigForth_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_0e34:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159305758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InternalRam4K InternalRam4K:sram4kb_1 " "Elaborating entity \"InternalRam4K\" for hierarchy \"InternalRam4K:sram4kb_1\"" {  } { { "M6800_figForth.vhd" "sram4kb_1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159305850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InternalRam4K:sram4kb_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InternalRam4K:sram4kb_1\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159305869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InternalRam4K:sram4kb_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InternalRam4K:sram4kb_1\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159305883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InternalRam4K:sram4kb_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"InternalRam4K:sram4kb_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159305883 ""}  } { { "../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651159305883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_12q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_12q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_12q3 " "Found entity 1: altsyncram_12q3" {  } { { "db/altsyncram_12q3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_12q3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159305956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159305956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_12q3 InternalRam4K:sram4kb_1\|altsyncram:altsyncram_component\|altsyncram_12q3:auto_generated " "Elaborating entity \"altsyncram_12q3\" for hierarchy \"InternalRam4K:sram4kb_1\|altsyncram:altsyncram_component\|altsyncram_12q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159305957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InternalRam16K InternalRam16K:sram16kb " "Elaborating entity \"InternalRam16K\" for hierarchy \"InternalRam16K:sram16kb\"" {  } { { "M6800_figForth.vhd" "sram16kb" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159305988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InternalRam16K:sram16kb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InternalRam16K:sram16kb\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InternalRam16K:sram16kb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InternalRam16K:sram16kb\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InternalRam16K:sram16kb\|altsyncram:altsyncram_component " "Instantiated megafunction \"InternalRam16K:sram16kb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306019 ""}  } { { "../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651159306019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3q3 " "Found entity 1: altsyncram_m3q3" {  } { { "db/altsyncram_m3q3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_m3q3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159306092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159306092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m3q3 InternalRam16K:sram16kb\|altsyncram:altsyncram_component\|altsyncram_m3q3:auto_generated " "Elaborating entity \"altsyncram_m3q3\" for hierarchy \"InternalRam16K:sram16kb\|altsyncram:altsyncram_component\|altsyncram_m3q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159306163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159306163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa InternalRam16K:sram16kb\|altsyncram:altsyncram_component\|altsyncram_m3q3:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"InternalRam16K:sram16kb\|altsyncram:altsyncram_component\|altsyncram_m3q3:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_m3q3.tdf" "decode3" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_m3q3.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159306237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159306237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a InternalRam16K:sram16kb\|altsyncram:altsyncram_component\|altsyncram_m3q3:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"InternalRam16K:sram16kb\|altsyncram:altsyncram_component\|altsyncram_m3q3:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_m3q3.tdf" "rden_decode" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_m3q3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/mux_3nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159306313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159306313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb InternalRam16K:sram16kb\|altsyncram:altsyncram_component\|altsyncram_m3q3:auto_generated\|mux_3nb:mux2 " "Elaborating entity \"mux_3nb\" for hierarchy \"InternalRam16K:sram16kb\|altsyncram:altsyncram_component\|altsyncram_m3q3:auto_generated\|mux_3nb:mux2\"" {  } { { "db/altsyncram_m3q3.tdf" "mux2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_m3q3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBCTextDisplayRGB SBCTextDisplayRGB:vdu " "Elaborating entity \"SBCTextDisplayRGB\" for hierarchy \"SBCTextDisplayRGB:vdu\"" {  } { { "M6800_figForth.vhd" "vdu" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306332 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dispAttRDData SBCTextDisplayRGB.vhd(147) " "VHDL Signal Declaration warning at SBCTextDisplayRGB.vhd(147): used implicit default value for signal \"dispAttRDData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 147 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651159306346 "|M6800_figForth|SBCTextDisplayRGB:vdu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CGABoldRom SBCTextDisplayRGB:vdu\|CGABoldRom:\\GEN_EXT_CHARS:fontRom " "Elaborating entity \"CGABoldRom\" for hierarchy \"SBCTextDisplayRGB:vdu\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_EXT_CHARS:fontRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:vdu\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:vdu\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:vdu\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:vdu\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:vdu\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:vdu\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Components/TERMINAL/CGAFontBold.HEX " "Parameter \"init_file\" = \"../../Components/TERMINAL/CGAFontBold.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306636 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651159306636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qqa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qqa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qqa1 " "Found entity 1: altsyncram_qqa1" {  } { { "db/altsyncram_qqa1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_qqa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159306710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159306710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qqa1 SBCTextDisplayRGB:vdu\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_qqa1:auto_generated " "Elaborating entity \"altsyncram_qqa1\" for hierarchy \"SBCTextDisplayRGB:vdu\|CGABoldRom:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_qqa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306710 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "CGAFontBold.HEX 64 10 " "Width of data items in \"CGAFontBold.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 CGAFontBold.HEX " "Data at line (1) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159306716 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 CGAFontBold.HEX " "Data at line (2) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159306716 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 CGAFontBold.HEX " "Data at line (3) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159306716 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 CGAFontBold.HEX " "Data at line (4) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159306716 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 CGAFontBold.HEX " "Data at line (5) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159306716 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 CGAFontBold.HEX " "Data at line (6) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159306716 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 CGAFontBold.HEX " "Data at line (7) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159306716 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 CGAFontBold.HEX " "Data at line (8) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159306716 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 CGAFontBold.HEX " "Data at line (9) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159306716 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 CGAFontBold.HEX " "Data at line (10) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1651159306716 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1651159306716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159306783 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651159306783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shh2 " "Found entity 1: altsyncram_shh2" {  } { { "db/altsyncram_shh2.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_shh2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159306844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159306844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shh2 SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_shh2:auto_generated " "Elaborating entity \"altsyncram_shh2\" for hierarchy \"SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_shh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:acia " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:acia\"" {  } { { "M6800_figForth.vhd" "acia" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutLatch OutLatch:MMU1 " "Elaborating entity \"OutLatch\" for hierarchy \"OutLatch:MMU1\"" {  } { { "M6800_figForth.vhd" "MMU1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:sd1 " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:sd1\"" {  } { { "M6800_figForth.vhd" "sd1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159306896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate6850 BaudRate6850:BaudRateGen " "Elaborating entity \"BaudRate6850\" for hierarchy \"BaudRate6850:BaudRateGen\"" {  } { { "M6800_figForth.vhd" "BaudRateGen" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159307029 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651159307439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.28.11:21:51 Progress: Loading sld7a317a57/alt_sld_fab_wrapper_hw.tcl " "2022.04.28.11:21:51 Progress: Loading sld7a317a57/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159311881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159314771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159314924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159317108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159317256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159317420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159317602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159317608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159317609 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651159318369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a317a57/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a317a57/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7a317a57/alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/ip/sld7a317a57/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159318678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159318678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159318781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159318781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159318784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159318784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159318890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159318890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159319023 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159319023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159319023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/ip/sld7a317a57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159319117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159319117 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[4\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[4\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[5\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[5\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[6\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[6\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[7\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[7\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[8\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[8\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[9\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[9\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[10\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[10\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[11\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[11\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[12\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[12\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[13\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[13\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[14\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[14\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[15\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[15\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[1\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[1\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[2\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[2\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[3\] " "Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUAddress\[3\]" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 164 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159320511 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[3]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1651159320511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[5\] " "LATCH primitive \"MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[5\]\" is permanently enabled" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651159320519 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[4\] " "LATCH primitive \"MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[4\]\" is permanently enabled" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651159320519 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[3\] " "LATCH primitive \"MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[3\]\" is permanently enabled" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651159320519 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[2\] " "LATCH primitive \"MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[2\]\" is permanently enabled" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651159320519 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[1\] " "LATCH primitive \"MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[1\]\" is permanently enabled" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651159320519 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[0\] " "LATCH primitive \"MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[0\]\" is permanently enabled" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651159320519 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[7\] " "LATCH primitive \"MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[7\]\" is permanently enabled" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651159320520 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[6\] " "LATCH primitive \"MIKBUG_FRPNL:MIKBUG_FRPNL\|o_CPUData\[6\]\" is permanently enabled" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 168 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651159320520 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:acia\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:acia\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651159321835 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_mem_rtl_0 " "Inferred dual-clock RAM node \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651159321835 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SBCTextDisplayRGB:vdu\|kbBuffer " "RAM logic \"SBCTextDisplayRGB:vdu\|kbBuffer\" is uninferred due to inappropriate RAM size" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "kbBuffer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 162 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651159321836 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651159321836 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector12~0 " "Found clock multiplexer cpu68:cpu1\|Selector12~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector12~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector12~1 " "Found clock multiplexer cpu68:cpu1\|Selector12~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector12~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector0~0 " "Found clock multiplexer cpu68:cpu1\|Selector0~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector0~1 " "Found clock multiplexer cpu68:cpu1\|Selector0~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector0~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector1~0 " "Found clock multiplexer cpu68:cpu1\|Selector1~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector1~1 " "Found clock multiplexer cpu68:cpu1\|Selector1~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector1~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector2~0 " "Found clock multiplexer cpu68:cpu1\|Selector2~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector2~1 " "Found clock multiplexer cpu68:cpu1\|Selector2~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector2~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector3~0 " "Found clock multiplexer cpu68:cpu1\|Selector3~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector3~1 " "Found clock multiplexer cpu68:cpu1\|Selector3~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector3~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector4~0 " "Found clock multiplexer cpu68:cpu1\|Selector4~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector4~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector4~1 " "Found clock multiplexer cpu68:cpu1\|Selector4~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector4~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector5~0 " "Found clock multiplexer cpu68:cpu1\|Selector5~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector5~1 " "Found clock multiplexer cpu68:cpu1\|Selector5~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector5~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector6~0 " "Found clock multiplexer cpu68:cpu1\|Selector6~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector6~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector6~1 " "Found clock multiplexer cpu68:cpu1\|Selector6~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector6~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector7~0 " "Found clock multiplexer cpu68:cpu1\|Selector7~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector7~1 " "Found clock multiplexer cpu68:cpu1\|Selector7~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector7~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector8~0 " "Found clock multiplexer cpu68:cpu1\|Selector8~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector8~1 " "Found clock multiplexer cpu68:cpu1\|Selector8~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector8~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector9~0 " "Found clock multiplexer cpu68:cpu1\|Selector9~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector9~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector9~1 " "Found clock multiplexer cpu68:cpu1\|Selector9~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector9~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector10~0 " "Found clock multiplexer cpu68:cpu1\|Selector10~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector10~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector10~1 " "Found clock multiplexer cpu68:cpu1\|Selector10~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector10~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector11~0 " "Found clock multiplexer cpu68:cpu1\|Selector11~0" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector11~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector11~1 " "Found clock multiplexer cpu68:cpu1\|Selector11~1" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651159325314 "|M6800_figForth|cpu68:cpu1|Selector11~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1651159325314 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:acia\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:acia\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651159325927 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651159325927 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651159325927 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:vdu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:vdu\|Mod0\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159325930 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:vdu\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:vdu\|Mod1\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 410 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159325930 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651159325930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bufferedUART:acia\|altsyncram:rxBuffer_rtl_0 " "Elaborated megafunction instantiation \"bufferedUART:acia\|altsyncram:rxBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159325967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bufferedUART:acia\|altsyncram:rxBuffer_rtl_0 " "Instantiated megafunction \"bufferedUART:acia\|altsyncram:rxBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159325967 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651159325967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ce1 " "Found entity 1: altsyncram_3ce1" {  } { { "db/altsyncram_3ce1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_3ce1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159326036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159326036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0 " "Elaborated megafunction instantiation \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159326068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0 " "Instantiated megafunction \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326068 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651159326068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pd1 " "Found entity 1: altsyncram_2pd1" {  } { { "db/altsyncram_2pd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_2pd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159326132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159326132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:vdu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:vdu\|lpm_divide:Mod0\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159326196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:vdu\|lpm_divide:Mod0 " "Instantiated megafunction \"SBCTextDisplayRGB:vdu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651159326196 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651159326196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159326252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159326252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159326279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159326279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159326313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159326313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159326403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159326403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651159326479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159326479 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[9\] " "Synthesized away node \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[9\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } } { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 109 0 0 } } { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 82 0 0 } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159326595 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[10\] " "Synthesized away node \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[10\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } } { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 109 0 0 } } { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 82 0 0 } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159326595 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[11\] " "Synthesized away node \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[11\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } } { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 109 0 0 } } { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 82 0 0 } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159326595 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[11]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651159326595 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0\|altsyncram_2pd1:auto_generated\|ram_block1a9 " "Synthesized away node \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0\|altsyncram_2pd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2pd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_2pd1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 186 0 0 } } { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 109 0 0 } } { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 82 0 0 } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159326595 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0\|altsyncram_2pd1:auto_generated\|ram_block1a10 " "Synthesized away node \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0\|altsyncram_2pd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2pd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_2pd1.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 186 0 0 } } { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 109 0 0 } } { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 82 0 0 } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159326595 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0\|altsyncram_2pd1:auto_generated\|ram_block1a11 " "Synthesized away node \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0\|altsyncram_2pd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2pd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_2pd1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../Design_A_CPU/cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 186 0 0 } } { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 109 0 0 } } { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 82 0 0 } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159326595 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651159326595 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651159326595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[8\]_333 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[8\]_333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327279 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[9\]_341 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[9\]_341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327279 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[10\]_349 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[10\]_349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327279 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[11\]_357 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[11\]_357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327279 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[12\]_365 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[12\]_365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327279 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[13\]_373 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[13\]_373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327279 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[14\]_381 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[14\]_381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327279 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[15\]_389 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[15\]_389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327279 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[16\]_397 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[16\]_397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327279 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[17\]_405 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[17\]_405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327280 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[18\]_413 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[18\]_413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327280 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[19\]_421 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[19\]_421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327280 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[20\]_429 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[20\]_429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327280 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[0\]_269 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[0\]_269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327280 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[21\]_437 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[21\]_437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327280 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[22\]_445 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[22\]_445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327280 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[23\]_453 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[23\]_453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327280 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[1\]_277 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[1\]_277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327280 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[2\]_285 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[2\]_285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327280 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[3\]_293 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[3\]_293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327281 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[4\]_301 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[4\]_301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327281 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[5\]_309 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[5\]_309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327281 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[24\]_461 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[24\]_461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327281 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[31\]_517 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[31\]_517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327281 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[6\]_317 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[6\]_317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327281 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[7\]_325 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[7\]_325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327281 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[25\]_469 " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[25\]_469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651159327281 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651159327281 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 122 -1 0 } } { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 866 -1 0 } } { "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd" 83 -1 0 } } { "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd" 84 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651159327296 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651159327296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamCas VCC " "Pin \"n_sdRamCas\" is stuck at VCC" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|n_sdRamCas"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamRas VCC " "Pin \"n_sdRamRas\" is stuck at VCC" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|n_sdRamRas"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamWe VCC " "Pin \"n_sdRamWe\" is stuck at VCC" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|n_sdRamWe"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamCe VCC " "Pin \"n_sdRamCe\" is stuck at VCC" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|n_sdRamCe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamClk VCC " "Pin \"sdRamClk\" is stuck at VCC" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamClk"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamClkEn VCC " "Pin \"sdRamClkEn\" is stuck at VCC" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamClkEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[0\] GND " "Pin \"sdRamAddr\[0\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[1\] GND " "Pin \"sdRamAddr\[1\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[2\] GND " "Pin \"sdRamAddr\[2\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[3\] GND " "Pin \"sdRamAddr\[3\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[4\] GND " "Pin \"sdRamAddr\[4\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[5\] GND " "Pin \"sdRamAddr\[5\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[6\] GND " "Pin \"sdRamAddr\[6\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[7\] GND " "Pin \"sdRamAddr\[7\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[8\] GND " "Pin \"sdRamAddr\[8\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[9\] GND " "Pin \"sdRamAddr\[9\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[10\] GND " "Pin \"sdRamAddr\[10\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[11\] GND " "Pin \"sdRamAddr\[11\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[12\] GND " "Pin \"sdRamAddr\[12\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[13\] GND " "Pin \"sdRamAddr\[13\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[14\] GND " "Pin \"sdRamAddr\[14\]\" is stuck at GND" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651159338876 "|M6800_figForth|sdRamAddr[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651159338876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159339103 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|driveLED Low " "Register sd_controller:sd1\|driveLED will power up to Low" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 127 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651159339334 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[7\] High " "Register sd_controller:sd1\|led_on_count\[7\] will power up to High" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 565 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651159339334 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[6\] High " "Register sd_controller:sd1\|led_on_count\[6\] will power up to High" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 565 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651159339334 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[3\] High " "Register sd_controller:sd1\|led_on_count\[3\] will power up to High" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 565 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651159339334 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1651159339334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651159345136 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[8\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[8\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[8\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[31\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[31\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[31\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[9\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[9\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[9\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[10\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[10\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[10\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[11\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[11\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[11\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[12\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[12\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[12\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[13\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[13\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[13\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[14\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[14\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[14\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[15\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[15\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[15\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[16\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[16\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[16\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[17\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[17\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[17\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[18\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[18\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[18\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[19\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[19\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[19\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[20\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[20\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[20\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[0\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[0\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[0\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[22\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[22\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[22\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[23\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[23\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[23\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[21\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[21\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[21\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[1\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[1\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[1\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[2\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[2\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[2\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[3\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[3\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[3\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[4\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[4\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[4\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[5\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[5\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[5\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[24\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[24\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[24\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[27\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[27\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[27\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[6\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[6\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[6\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[7\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[7\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[7\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[25\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[25\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[25\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|i_n_reset~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|i_n_reset~buf0\"" {  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "i_n_reset~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 31 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[26\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[26\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[26\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[8\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[8\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[8\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[31\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[31\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[31\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[9\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[9\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[9\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[10\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[10\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[10\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[11\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[11\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[11\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[12\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[12\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[12\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[13\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[13\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[13\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[14\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[14\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[14\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[15\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[15\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[15\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[16\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[16\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[16\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[17\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[17\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[17\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[18\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[18\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[18\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[19\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[19\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[19\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[20\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[20\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[20\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[0\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[0\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[0\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[22\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[22\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[22\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[23\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[23\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[23\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[21\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[21\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[21\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[1\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[1\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[1\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[2\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[2\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[2\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[3\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[3\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[3\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[4\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[4\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[4\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[5\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[5\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[5\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[8\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[8\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[8\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[9\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[9\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[9\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[10\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[10\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[10\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[11\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[11\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[11\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[12\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[12\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[12\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[13\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[13\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[13\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[14\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[14\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[14\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[15\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[15\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[15\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[2\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[2\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[2\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[7\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[7\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[7\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[6\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[6\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[6\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[5\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[5\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[5\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[4\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[4\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[4\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[1\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[1\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[1\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[3\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[3\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[3\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[0\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_romData\[0\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_romData\[0\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[29\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[29\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[29\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[28\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[28\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[28\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[25\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[25\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[25\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[24\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[24\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[24\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[7\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[7\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[7\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[6\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|w_latchedPBs\[6\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "w_latchedPBs\[6\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[1\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[1\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[1\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[2\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[2\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[2\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[3\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[3\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[3\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[4\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[4\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[4\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[5\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[5\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[5\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[6\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[6\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[6\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[7\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[7\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[7\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[8\] " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|w_ProgCtr\[8\]\"" {  } { { "../../../Design_A_CPU/cpu_001.vhd" "w_ProgCtr\[8\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\|i_Shift0Rot1~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\|i_Shift0Rot1~buf0\"" {  } { { "../../../Design_A_CPU/Shifter.vhd" "i_Shift0Rot1~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 21 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\|i_ShiftL0R1~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\|i_ShiftL0R1~buf0\"" {  } { { "../../../Design_A_CPU/Shifter.vhd" "i_ShiftL0R1~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 22 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\|i_ShiftCount\[0\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\|i_ShiftCount\[0\]~buf0\"" {  } { { "../../../Design_A_CPU/Shifter.vhd" "i_ShiftCount\[0\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 23 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\|i_ShiftCount\[2\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\|i_ShiftCount\[2\]~buf0\"" {  } { { "../../../Design_A_CPU/Shifter.vhd" "i_ShiftCount\[2\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 23 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\|i_ShiftCount\[1\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|Shifter:Shifter\|i_ShiftCount\[1\]~buf0\"" {  } { { "../../../Design_A_CPU/Shifter.vhd" "i_ShiftCount\[1\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd" 23 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[0\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[0\]~buf0\"" {  } { { "../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[0\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[1\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[1\]~buf0\"" {  } { { "../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[1\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[7\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[7\]~buf0\"" {  } { { "../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[7\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[6\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[6\]~buf0\"" {  } { { "../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[6\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[5\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[5\]~buf0\"" {  } { { "../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[5\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[4\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[4\]~buf0\"" {  } { { "../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[4\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[3\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[3\]~buf0\"" {  } { { "../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[3\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[2\]~buf0 " "Logic cell \"MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[2\]~buf0\"" {  } { { "../../../Design_A_CPU/ALU.vhd" "i_ALU_B_In\[2\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159345178 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651159345178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651159346820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651159346820 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[0\] " "No output dependent on input pin \"w_sdRamData\[0\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[1\] " "No output dependent on input pin \"w_sdRamData\[1\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[2\] " "No output dependent on input pin \"w_sdRamData\[2\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[3\] " "No output dependent on input pin \"w_sdRamData\[3\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[4\] " "No output dependent on input pin \"w_sdRamData\[4\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[5\] " "No output dependent on input pin \"w_sdRamData\[5\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[6\] " "No output dependent on input pin \"w_sdRamData\[6\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[7\] " "No output dependent on input pin \"w_sdRamData\[7\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[8\] " "No output dependent on input pin \"w_sdRamData\[8\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[9\] " "No output dependent on input pin \"w_sdRamData\[9\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[10\] " "No output dependent on input pin \"w_sdRamData\[10\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[11\] " "No output dependent on input pin \"w_sdRamData\[11\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[12\] " "No output dependent on input pin \"w_sdRamData\[12\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[13\] " "No output dependent on input pin \"w_sdRamData\[13\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[14\] " "No output dependent on input pin \"w_sdRamData\[14\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_sdRamData\[15\] " "No output dependent on input pin \"w_sdRamData\[15\]\"" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651159347299 "|M6800_figForth|w_sdRamData[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651159347299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4592 " "Implemented 4592 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651159347300 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651159347300 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651159347300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4405 " "Implemented 4405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651159347300 ""} { "Info" "ICUT_CUT_TM_RAMS" "89 " "Implemented 89 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651159347300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651159347300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 196 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 196 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651159347391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 11:22:27 2022 " "Processing ended: Thu Apr 28 11:22:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651159347391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651159347391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651159347391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651159347391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651159349098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651159349099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 11:22:28 2022 " "Processing started: Thu Apr 28 11:22:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651159349099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651159349099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG " "Command: quartus_fit --read_settings_files=off --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651159349099 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651159349279 ""}
{ "Info" "0" "" "Project  = M6800_MIKBUG" {  } {  } 0 0 "Project  = M6800_MIKBUG" 0 0 "Fitter" 0 0 1651159349280 ""}
{ "Info" "0" "" "Revision = M6800_MIKBUG" {  } {  } 0 0 "Revision = M6800_MIKBUG" 0 0 "Fitter" 0 0 1651159349280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651159349473 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "M6800_MIKBUG EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"M6800_MIKBUG\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651159349516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651159349574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651159349574 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651159349749 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651159349757 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651159350039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651159350039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651159350039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651159350039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651159350039 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651159350039 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 9469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651159350076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 9471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651159350076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 9473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651159350076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 9475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651159350076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 9477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651159350076 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651159350076 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651159350088 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651159350306 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "59 " "The Timing Analyzer is analyzing 59 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651159351984 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651159351993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651159351993 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651159351993 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1651159351993 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651159352011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1651159352013 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "w_cpuClock " "Node: w_cpuClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu68:cpu1\|state.write16_state w_cpuClock " "Register cpu68:cpu1\|state.write16_state is being clocked by w_cpuClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159352038 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651159352038 "|M6800_figForth|w_cpuClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register w_cpuClock i_CLOCK_50 " "Register w_cpuClock is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159352038 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651159352038 "|M6800_figForth|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159352039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651159352039 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serSelect " "Node: serSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SBCTextDisplayRGB:vdu\|dataOut\[5\] serSelect " "Register SBCTextDisplayRGB:vdu\|dataOut\[5\] is being clocked by serSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159352039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651159352039 "|M6800_figForth|serSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|host_read_flag MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Register sd_controller:sd1\|host_read_flag is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159352039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651159352039 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|io_run0Halt1~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[6\]_317 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[6\]_317 is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159352039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651159352039 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1651159352062 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "(i_CLOCK_50) " "Virtual clock (i_CLOCK_50) is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1651159352065 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651159352066 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651159352066 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651159352066 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 (i_CLOCK_50) " "  20.000 (i_CLOCK_50)" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651159352066 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651159352066 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651159352066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLOCK_50~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node i_CLOCK_50~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352605 ""}  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 9453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_cpuClock  " "Automatically promoted node w_cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_n_extSRamWE~0 " "Destination node io_n_extSRamWE~0" {  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 3250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~6 " "Destination node comb~6" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 4181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~9 " "Destination node comb~9" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 5091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352606 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651159352606 ""}  } { { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 169 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352606 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 8997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352606 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|i_slowClk~buf0  " "Automatically promoted node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|i_slowClk~buf0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352606 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 11 0 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|i_slowClk~buf0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[1\]~1  " "Automatically promoted node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[1\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352606 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 6340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~2  " "Automatically promoted node comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352606 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~3  " "Automatically promoted node comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|process_1~0 " "Destination node bufferedUART:acia\|process_1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 4983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352606 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651159352606 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~4  " "Automatically promoted node comb~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352607 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352607 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~5  " "Automatically promoted node comb~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|process_2~0 " "Destination node SBCTextDisplayRGB:vdu\|process_2~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 6141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651159352607 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352607 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debouncer:DebounceFPGAResetPB\|o_PinOut  " "Automatically promoted node Debouncer:DebounceFPGAResetPB\|o_PinOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|cursorVert\[4\] " "Destination node SBCTextDisplayRGB:vdu\|cursorVert\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 866 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|cursorVert\[1\] " "Destination node SBCTextDisplayRGB:vdu\|cursorVert\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 866 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|cursorVert\[0\] " "Destination node SBCTextDisplayRGB:vdu\|cursorVert\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 866 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_controller:sd1\|\\fsm:byte_counter\[0\]~0 " "Destination node sd_controller:sd1\|\\fsm:byte_counter\[0\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 4317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_controller:sd1\|return_state.write_block_wait~0 " "Destination node sd_controller:sd1\|return_state.write_block_wait~0" {  } { { "../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 4325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dispState.idle " "Destination node SBCTextDisplayRGB:vdu\|dispState.idle" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 173 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dispState.ins2 " "Destination node SBCTextDisplayRGB:vdu\|dispState.ins2" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 173 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 1297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dispState.del2 " "Destination node SBCTextDisplayRGB:vdu\|dispState.del2" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 173 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 1300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dispState.insertLine " "Destination node SBCTextDisplayRGB:vdu\|dispState.insertLine" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 173 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dispState.deleteLine " "Destination node SBCTextDisplayRGB:vdu\|dispState.deleteLine" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 173 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 1299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651159352607 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651159352607 ""}  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352607 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bufferedUART:acia\|func_reset  " "Automatically promoted node bufferedUART:acia\|func_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|dataOut\[0\] " "Destination node bufferedUART:acia\|dataOut\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|dataOut\[1\] " "Destination node bufferedUART:acia\|dataOut\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|dataOut\[3\] " "Destination node bufferedUART:acia\|dataOut\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|dataOut\[7\] " "Destination node bufferedUART:acia\|dataOut\[7\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|txBuffer\[3\]~0 " "Destination node bufferedUART:acia\|txBuffer\[3\]~0" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 282 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 3294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|dataOut\[2\] " "Destination node bufferedUART:acia\|dataOut\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|dataOut\[4\] " "Destination node bufferedUART:acia\|dataOut\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|dataOut\[5\] " "Destination node bufferedUART:acia\|dataOut\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|dataOut\[6\] " "Destination node bufferedUART:acia\|dataOut\[6\]" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:acia\|rxBuffer~23 " "Destination node bufferedUART:acia\|rxBuffer~23" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 6161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651159352607 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651159352607 ""}  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352607 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIKBUG_FRPNL:MIKBUG_FRPNL\|i_n_reset~buf0  " "Automatically promoted node MIKBUG_FRPNL:MIKBUG_FRPNL\|i_n_reset~buf0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_wr_index\[0\] " "Destination node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_wr_index\[0\]" {  } { { "../../../Design_A_CPU/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_wr_index\[1\] " "Destination node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_wr_index\[1\]" {  } { { "../../../Design_A_CPU/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_wr_index\[2\] " "Destination node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_wr_index\[2\]" {  } { { "../../../Design_A_CPU/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_wr_index\[3\] " "Destination node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|lifo:\\GEN_STACK_DEEPER:lifo\|r_wr_index\[3\]" {  } { { "../../../Design_A_CPU/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0 " "Destination node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[1\]~reg0" {  } { { "../../../Design_A_CPU/GreyCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Destination node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0" {  } { { "../../../Design_A_CPU/GreyCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ProgramCounter:progCtr\|w_progCtr\[0\] " "Destination node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ProgramCounter:progCtr\|w_progCtr\[0\]" {  } { { "../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ProgramCounter:progCtr\|w_progCtr\[1\] " "Destination node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ProgramCounter:progCtr\|w_progCtr\[1\]" {  } { { "../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ProgramCounter:progCtr\|w_progCtr\[2\] " "Destination node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ProgramCounter:progCtr\|w_progCtr\[2\]" {  } { { "../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ProgramCounter:progCtr\|w_progCtr\[3\] " "Destination node MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|ProgramCounter:progCtr\|w_progCtr\[3\]" {  } { { "../../../Design_A_CPU/ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651159352608 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651159352608 ""}  } { { "output_files/M6800_MIKBUG_FR_PNL.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd" 31 0 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIKBUG_FRPNL:MIKBUG_FRPNL\|i_n_reset~buf0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 2589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352608 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_controller:sd1\|ctl_led~0  " "Automatically promoted node sd_controller:sd1\|ctl_led~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352610 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 4340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SBCTextDisplayRGB:vdu\|func_reset  " "Automatically promoted node SBCTextDisplayRGB:vdu\|func_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dataOut\[7\] " "Destination node SBCTextDisplayRGB:vdu\|dataOut\[7\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dataOut\[6\] " "Destination node SBCTextDisplayRGB:vdu\|dataOut\[6\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dataOut\[5\] " "Destination node SBCTextDisplayRGB:vdu\|dataOut\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dataOut\[4\] " "Destination node SBCTextDisplayRGB:vdu\|dataOut\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dataOut\[3\] " "Destination node SBCTextDisplayRGB:vdu\|dataOut\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dataOut\[2\] " "Destination node SBCTextDisplayRGB:vdu\|dataOut\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dataOut\[0\] " "Destination node SBCTextDisplayRGB:vdu\|dataOut\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|dataOut\[1\] " "Destination node SBCTextDisplayRGB:vdu\|dataOut\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 601 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:vdu\|kbInPointer\[2\]~15 " "Destination node SBCTextDisplayRGB:vdu\|kbInPointer\[2\]~15" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 664 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 7349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651159352610 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651159352610 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352610 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_controller:sd1\|wr_cmd_reg~3  " "Automatically promoted node sd_controller:sd1\|wr_cmd_reg~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651159352611 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 6224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651159352611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651159353332 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651159353338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651159353339 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651159353347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651159353359 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651159353377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651159353377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651159353383 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651159353609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651159353623 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651159353623 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651159353990 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651159354001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651159355071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651159355991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651159356076 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651159357158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651159357158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651159358314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651159360465 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651159360465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651159360791 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651159360791 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651159360791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651159360794 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651159361101 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651159361149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651159361908 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651159361910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651159362896 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651159364251 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "35 Cyclone IV E " "35 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[0\] 3.3-V LVTTL AA10 " "Pin w_sdRamData\[0\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[0\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[1\] 3.3-V LVTTL AB9 " "Pin w_sdRamData\[1\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[1\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[2\] 3.3-V LVTTL AA9 " "Pin w_sdRamData\[2\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[2\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[3\] 3.3-V LVTTL AB8 " "Pin w_sdRamData\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[3\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[4\] 3.3-V LVTTL AA8 " "Pin w_sdRamData\[4\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[4\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[5\] 3.3-V LVTTL AB7 " "Pin w_sdRamData\[5\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[5\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[6\] 3.3-V LVTTL AA7 " "Pin w_sdRamData\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[6\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[7\] 3.3-V LVTTL AB5 " "Pin w_sdRamData\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[7\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[8\] 3.3-V LVTTL Y7 " "Pin w_sdRamData\[8\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[8\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[9\] 3.3-V LVTTL W8 " "Pin w_sdRamData\[9\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[9\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[10\] 3.3-V LVTTL Y8 " "Pin w_sdRamData\[10\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[10\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[11\] 3.3-V LVTTL V9 " "Pin w_sdRamData\[11\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[11\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[12\] 3.3-V LVTTL V10 " "Pin w_sdRamData\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[12\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[13\] 3.3-V LVTTL Y10 " "Pin w_sdRamData\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[13\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[14\] 3.3-V LVTTL W10 " "Pin w_sdRamData\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[14\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "w_sdRamData\[15\] 3.3-V LVTTL V11 " "Pin w_sdRamData\[15\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { w_sdRamData[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "w_sdRamData\[15\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_ps2Clk 3.3-V LVTTL R1 " "Pin io_ps2Clk uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_ps2Clk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ps2Clk" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_ps2Data 3.3-V LVTTL R2 " "Pin io_ps2Data uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_ps2Data } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ps2Data" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_I2C_SCL 3.3-V LVTTL C22 " "Pin io_I2C_SCL uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_I2C_SCL } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_I2C_SCL" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_I2C_SDA 3.3-V LVTTL C21 " "Pin io_I2C_SDA uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_I2C_SDA } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_I2C_SDA" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_extSRamData\[0\] 3.3-V LVTTL E1 " "Pin io_extSRamData\[0\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_extSRamData[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_extSRamData\[0\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_extSRamData\[1\] 3.3-V LVTTL C1 " "Pin io_extSRamData\[1\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_extSRamData[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_extSRamData\[1\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_extSRamData\[2\] 3.3-V LVTTL B1 " "Pin io_extSRamData\[2\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_extSRamData[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_extSRamData\[2\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_extSRamData\[3\] 3.3-V LVTTL B3 " "Pin io_extSRamData\[3\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_extSRamData[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_extSRamData\[3\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_extSRamData\[4\] 3.3-V LVTTL B2 " "Pin io_extSRamData\[4\] uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_extSRamData[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_extSRamData\[4\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_extSRamData\[5\] 3.3-V LVTTL C2 " "Pin io_extSRamData\[5\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_extSRamData[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_extSRamData\[5\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_extSRamData\[6\] 3.3-V LVTTL D2 " "Pin io_extSRamData\[6\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_extSRamData[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_extSRamData\[6\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_extSRamData\[7\] 3.3-V LVTTL F2 " "Pin io_extSRamData\[7\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_extSRamData[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_extSRamData\[7\]" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_CLOCK_50 3.3-V LVTTL T2 " "Pin i_CLOCK_50 uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_CLOCK_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_CLOCK_50" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cts1 3.3-V LVTTL A13 " "Pin cts1 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { cts1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cts1" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serSelect 3.3-V LVTTL B22 " "Pin serSelect uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { serSelect } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "serSelect" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sdMISO 3.3-V LVTTL D15 " "Pin i_sdMISO uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_sdMISO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sdMISO" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd1 3.3-V LVTTL B13 " "Pin rxd1 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { rxd1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd1" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_n_reset 3.3-V LVTTL W13 " "Pin i_n_reset uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_n_reset } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_n_reset" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_I2C_INTn 3.3-V LVTTL D22 " "Pin i_I2C_INTn uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_I2C_INTn } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_I2C_INTn" } } } } { "M6800_figForth.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1651159364981 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1651159364981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651159365354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5564 " "Peak virtual memory: 5564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651159366883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 11:22:46 2022 " "Processing ended: Thu Apr 28 11:22:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651159366883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651159366883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651159366883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651159366883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651159368226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651159368227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 11:22:48 2022 " "Processing started: Thu Apr 28 11:22:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651159368227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651159368227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG " "Command: quartus_asm --read_settings_files=off --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651159368227 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651159370556 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651159370583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651159370824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 11:22:50 2022 " "Processing ended: Thu Apr 28 11:22:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651159370824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651159370824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651159370824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651159370824 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651159371528 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651159372575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651159372577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 11:22:52 2022 " "Processing started: Thu Apr 28 11:22:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651159372577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651159372577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta M6800_MIKBUG -c M6800_MIKBUG " "Command: quartus_sta M6800_MIKBUG -c M6800_MIKBUG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651159372577 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651159372769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651159373168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159373248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159373248 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "59 " "The Timing Analyzer is analyzing 59 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651159373687 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651159373795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651159373795 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651159373795 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1651159373795 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1651159373805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1651159373807 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "w_cpuClock " "Node: w_cpuClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu68:cpu1\|state.write16_state w_cpuClock " "Register cpu68:cpu1\|state.write16_state is being clocked by w_cpuClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159373825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159373825 "|M6800_figForth|w_cpuClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register w_cpuClock i_CLOCK_50 " "Register w_cpuClock is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159373825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159373825 "|M6800_figForth|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159373825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159373825 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[3\]_293 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[3\]_293 is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159373825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159373825 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serSelect " "Node: serSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] serSelect " "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] is being clocked by serSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159373825 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159373825 "|M6800_figForth|serSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|host_read_flag MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Register sd_controller:sd1\|host_read_flag is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159373826 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159373826 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|io_run0Halt1~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651159373834 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "(i_CLOCK_50) " "Virtual clock (i_CLOCK_50) is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1651159373837 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651159373838 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651159374244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.821 " "Worst-case setup slack is 45.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.821               0.000 altera_reserved_tck  " "   45.821               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159374285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 altera_reserved_tck  " "    0.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159374291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.097 " "Worst-case recovery slack is 97.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.097               0.000 altera_reserved_tck  " "   97.097               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159374299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.761 " "Worst-case removal slack is 1.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.761               0.000 altera_reserved_tck  " "    1.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159374304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.415 " "Worst-case minimum pulse width slack is 49.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.415               0.000 altera_reserved_tck  " "   49.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159374309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159374309 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159374377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159374377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159374377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159374377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.639 ns " "Worst Case Available Settling Time: 343.639 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159374377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159374377 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651159374377 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651159374383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651159374426 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651159375479 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "w_cpuClock " "Node: w_cpuClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu68:cpu1\|state.write16_state w_cpuClock " "Register cpu68:cpu1\|state.write16_state is being clocked by w_cpuClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159375844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159375844 "|M6800_figForth|w_cpuClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register w_cpuClock i_CLOCK_50 " "Register w_cpuClock is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159375844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159375844 "|M6800_figForth|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159375844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159375844 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[3\]_293 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[3\]_293 is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159375844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159375844 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serSelect " "Node: serSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] serSelect " "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] is being clocked by serSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159375844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159375844 "|M6800_figForth|serSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|host_read_flag MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Register sd_controller:sd1\|host_read_flag is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159375844 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159375844 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|io_run0Halt1~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651159375845 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "(i_CLOCK_50) " "Virtual clock (i_CLOCK_50) is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1651159375847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.218 " "Worst-case setup slack is 46.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.218               0.000 altera_reserved_tck  " "   46.218               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159375867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159375877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.275 " "Worst-case recovery slack is 97.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.275               0.000 altera_reserved_tck  " "   97.275               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159375886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.633 " "Worst-case removal slack is 1.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.633               0.000 altera_reserved_tck  " "    1.633               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159375892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.266 " "Worst-case minimum pulse width slack is 49.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.266               0.000 altera_reserved_tck  " "   49.266               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159375898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159375898 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159375955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159375955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159375955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159375955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.199 ns " "Worst Case Available Settling Time: 344.199 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159375955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159375955 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651159375955 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651159375960 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "w_cpuClock " "Node: w_cpuClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu68:cpu1\|state.write16_state w_cpuClock " "Register cpu68:cpu1\|state.write16_state is being clocked by w_cpuClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159376233 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159376233 "|M6800_figForth|w_cpuClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_CLOCK_50 " "Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register w_cpuClock i_CLOCK_50 " "Register w_cpuClock is being clocked by i_CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159376233 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159376233 "|M6800_figForth|i_CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0 " "Register MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|cpu_001:cpu\|GreyCode:GreyCodeCounter\|o_GreyCode\[0\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159376233 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159376233 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[3\]_293 MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount " "Latch MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|o_PinsOut\[3\]_293 is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|FrontPanel01:fp01\|Debouncer32:debouncePBS\|w_termCount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159376233 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159376233 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serSelect " "Node: serSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] serSelect " "Register SBCTextDisplayRGB:vdu\|dataOut\[2\] is being clocked by serSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159376234 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159376234 "|M6800_figForth|serSelect"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Node: MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|host_read_flag MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0 " "Register sd_controller:sd1\|host_read_flag is being clocked by MIKBUG_FRPNL:MIKBUG_FRPNL\|io_run0Halt1~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651159376234 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1651159376234 "|M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|io_run0Halt1~reg0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651159376234 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "(i_CLOCK_50) " "Virtual clock (i_CLOCK_50) is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1651159376237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.477 " "Worst-case setup slack is 48.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.477               0.000 altera_reserved_tck  " "   48.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159376251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159376288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.627 " "Worst-case recovery slack is 98.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.627               0.000 altera_reserved_tck  " "   98.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159376294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.738 " "Worst-case removal slack is 0.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.738               0.000 altera_reserved_tck  " "    0.738               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159376304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.295 " "Worst-case minimum pulse width slack is 49.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.295               0.000 altera_reserved_tck  " "   49.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651159376310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651159376310 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159376371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159376371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159376371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159376371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.576 ns " "Worst Case Available Settling Time: 347.576 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159376371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651159376371 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651159376371 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651159376833 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651159376840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651159376984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 11:22:56 2022 " "Processing ended: Thu Apr 28 11:22:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651159376984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651159376984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651159376984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651159376984 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1651159377781 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 229 s " "Quartus Prime Full Compilation was successful. 0 errors, 229 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651159377781 ""}
