
---------- Begin Simulation Statistics ----------
simSeconds                                   0.135812                       # Number of seconds simulated (Second)
simTicks                                 135812313000                       # Number of ticks simulated (Tick)
finalTick                                138677992000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    111.43                       # Real time elapsed on the host (Second)
hostTickRate                               1218841362                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     707720                       # Number of bytes of host memory used (Byte)
simInsts                                     34730610                       # Number of instructions simulated (Count)
simOps                                       48379642                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   311688                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     434180                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        135812313                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.910450                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.255725                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             34730610                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               48379642                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.910450                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.255725                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          48379642                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         17832123                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2163242                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     27384277     56.60%     56.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1000000      2.07%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     58.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     17832123     36.86%     95.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2163242      4.47%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     48379642                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2175264                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2175263                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2133641                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        41623                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       19969893                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19969893                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      19969893                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19969893                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        25472                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           25472                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        25472                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          25472                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1494007000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1494007000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1494007000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1494007000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19995365                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19995365                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19995365                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19995365                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001274                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001274                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001274                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001274                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 58652.913003                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 58652.913003                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 58652.913003                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 58652.913003                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         8070                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              8070                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        25472                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        25472                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        25472                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        25472                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1443063000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1443063000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1443063000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1443063000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001274                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001274                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001274                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001274                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 56652.913003                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 56652.913003                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 56652.913003                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 56652.913003                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  25472                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     17806651                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        17806651                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        25472                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         25472                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1494007000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1494007000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     17832123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     17832123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001428                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001428                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 58652.913003                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 58652.913003                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        25472                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        25472                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1443063000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1443063000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001428                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001428                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 56652.913003                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 56652.913003                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2163242                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2163242                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      2163242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2163242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 138677992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               824356                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              25472                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              32.363222                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          896                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          159988392                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         159988392                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138677992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            2                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles    135812313                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       19995365                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     48379642                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      63902858                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     41907495                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          19995365                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     24345892                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              34730610                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                48379642                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.255725                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2175264                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.016017                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       47189088                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          47189088                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      47189088                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         47189088                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            6                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               6                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            6                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              6                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       332000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       332000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       332000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       332000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     47189094                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      47189094                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     47189094                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     47189094                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 55333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 55333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 55333.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 55333.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            6                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       320000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       320000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       320000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       320000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 53333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 53333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 53333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 53333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      6                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     47189088                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        47189088                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            6                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             6                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       332000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       332000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     47189094                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     47189094                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 55333.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 55333.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            6                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       320000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       320000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 53333.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 53333.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 138677992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 7650                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  6                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                   1275                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          255                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           94378194                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          94378194                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138677992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                17832123                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2163242                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 138677992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                47189094                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 138677992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 138677992000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      4262.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     21156.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.008317400500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           237                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           237                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                85273                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                4027                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        25478                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        8070                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      25478                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      8070                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    4316                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   3808                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  25478                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  8070                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    21162                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     235                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     235                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          237                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       89.219409                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      61.816225                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      84.464128                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31              80     33.76%     33.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63             41     17.30%     51.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95             29     12.24%     63.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127            37     15.61%     78.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159           16      6.75%     85.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191           11      4.64%     90.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223            6      2.53%     92.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255            3      1.27%     94.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287            5      2.11%     96.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            4      1.69%     97.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351            1      0.42%     98.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383            3      1.27%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::608-639            1      0.42%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            237                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          237                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.983122                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.982118                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.183336                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 2      0.84%      0.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               235     99.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            237                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   276224                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1630592                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                516480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               12006216.25522275                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               3802895.25000579                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   135812579000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     4048306.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1353984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       272768                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2827.431412643713                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 9969523.160981729627                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 2008418.780114583671                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        25472                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         8070                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst       126250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    662861500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 3199450584500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     21041.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26023.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 396462278.13                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1630208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1630592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       516480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       516480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst             6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         25472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            25478                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         8070                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            8070                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            2827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        12003389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           12006216                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         2827                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           2827                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      3802895                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           3802895                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      3802895                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           2827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       12003389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          15809112                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 21162                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4262                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           983                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1039                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1456                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1056                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1784                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1915                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2326                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1704                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1974                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          925                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          512                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          975                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           285                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           260                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           246                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           272                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          311                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          305                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                266200250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              105810000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           662987750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12579.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31329.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8907                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                3313                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             42.09                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            77.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        13203                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   123.235022                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   104.119089                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    93.460633                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         6214     47.07%     47.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         6075     46.01%     93.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          527      3.99%     97.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          202      1.53%     98.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           78      0.59%     99.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           57      0.43%     99.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           33      0.25%     99.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           12      0.09%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            5      0.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        13203                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            1354368                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          272768                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 9.972351                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 2.008419                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                48.06                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 138677992000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         46160100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         24530880                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        69243720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       11557080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 10720550880.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  11950773330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  42088144320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    64910960310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    477.946063                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 109300315500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4534920000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  21977142750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         48123600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         25574505                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        81860100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       10690560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 10720550880.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  12214616640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  41865935040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    64967351325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    478.361276                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 108721943000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4534920000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  22555515250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 138677992000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               25478                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          8070                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             17408                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          25478                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port        76416                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total        76416                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   76434                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port      2146688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total      2146688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2147072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              25478                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    25478    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                25478                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 138677992000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            83236000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy              31750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          135617500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          50956                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        25478                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.136857                       # Number of seconds simulated (Second)
simTicks                                 136856637000                       # Number of ticks simulated (Tick)
finalTick                                139722316000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    112.40                       # Real time elapsed on the host (Second)
hostTickRate                               1217623578                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     709768                       # Number of bytes of host memory used (Byte)
simInsts                                     34964745                       # Number of instructions simulated (Count)
simOps                                       48757285                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   311084                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     433797                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        136856637                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.914132                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.255484                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             34964747                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               48757288                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.914132                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.255484                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               5419                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          48754431                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         17942812                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2192030                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          382      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     27619913     56.65%     56.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1000011      2.05%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          593      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          616      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           20      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          911      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     58.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     17942201     36.80%     95.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2190540      4.49%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          611      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1490      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     48757288                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2200514                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2199077                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1437                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2155804                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        44710                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1095                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1094                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       20107583                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          20107583                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      20107583                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         20107583                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        27215                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           27215                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        27215                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          27215                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1597449000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1597449000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1597449000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1597449000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20134798                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20134798                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20134798                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20134798                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001352                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001352                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001352                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001352                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 58697.372772                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 58697.372772                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 58697.372772                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 58697.372772                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         8326                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              8326                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        27215                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        27215                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        27215                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        27215                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1543019000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1543019000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1543019000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1543019000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001352                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001352                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001352                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001352                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 56697.372772                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 56697.372772                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 56697.372772                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 56697.372772                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  27217                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       134000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       134000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.090909                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.090909                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        67000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        67000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       304000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       304000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.090909                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.090909                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       152000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       152000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     17915595                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        17915595                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        27194                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         27194                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1596512000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1596512000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     17942789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     17942789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001516                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001516                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 58708.244466                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 58708.244466                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        27194                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        27194                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1542124000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1542124000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001516                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 56708.244466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 56708.244466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2191988                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2191988                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           21                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       937000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       937000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2192009                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2192009                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000010                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000010                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 44619.047619                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 44619.047619                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       895000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       895000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000010                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000010                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 42619.047619                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 42619.047619                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 139722316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             20434237                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              28241                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             723.566340                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           45                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          896                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          161105953                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         161105953                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139722316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         2189                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 136856636.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       20134842                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses         5419                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads           6065                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          3621                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     48754431                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      64352238                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     42205520                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          20134842                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     24538405                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              34964747                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                48757288                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.255484                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2200514                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.016079                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       47516842                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          47516842                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      47516842                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         47516842                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          158                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             158                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          158                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            158                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      9732000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      9732000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      9732000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      9732000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     47517000                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      47517000                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     47517000                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     47517000                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000003                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 61594.936709                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 61594.936709                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 61594.936709                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 61594.936709                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          158                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          158                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          158                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          158                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      9416000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      9416000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      9416000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      9416000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 59594.936709                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 59594.936709                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 59594.936709                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 59594.936709                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    158                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     47516842                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        47516842                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          158                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           158                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      9732000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      9732000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     47517000                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     47517000                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 61594.936709                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 61594.936709                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          158                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          158                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      9416000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      9416000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 59594.936709                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 59594.936709                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 139722316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             48287957                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                414                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           116637.577295                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          124                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           95034158                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          95034158                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139722316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                17942812                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2192031                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         4                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139722316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                47517005                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        13                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139722316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 139722316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      4510.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       158.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     22831.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.008317400500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           252                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           252                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                89443                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                4270                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        27375                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        8326                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      27375                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      8326                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    4386                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   3816                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  27375                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  8326                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    22989                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       91.190476                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      62.829673                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      88.966372                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-31              81     32.14%     32.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-63             47     18.65%     50.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-95             31     12.30%     63.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-127            40     15.87%     78.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-159           16      6.35%     85.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-191           12      4.76%     90.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-223            6      2.38%     92.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-255            3      1.19%     93.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-287            5      1.98%     95.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::288-319            4      1.59%     97.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-351            2      0.79%     98.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::352-383            3      1.19%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::544-575            1      0.40%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::608-639            1      0.40%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            252                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.928571                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.924441                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.371892                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 9      3.57%      3.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               243     96.43%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            252                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   280704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1752000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                532864                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               12801717.46438574                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               3893592.67976167                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   136856956000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     3833420.80                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        10112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1461184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       289152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 73887.538241934148                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 10676749.275959484279                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 2112809.479601636063                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          158                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        27217                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         8326                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      4301750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    707291250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 3232539981750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27226.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25987.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 388246454.69                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        10112                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1741888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1752000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        10112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        10112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       532864                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       532864                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           158                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         27217                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            27375                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         8326                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            8326                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           73888                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        12727830                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           12801717                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        73888                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          73888                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      3893593                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           3893593                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      3893593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          73888                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       12727830                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          16695310                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 22989                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4518                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1228                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1525                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2007                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2442                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1767                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          999                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          854                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1203                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1065                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           303                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          322                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          205                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          325                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                280549250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              114945000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           711593000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12203.63                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30953.63                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                10363                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                3484                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             45.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            77.11                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        13650                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   128.801758                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   106.747117                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   102.647949                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         6314     46.26%     46.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         6171     45.21%     91.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          595      4.36%     95.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          298      2.18%     98.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          154      1.13%     99.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           61      0.45%     99.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           38      0.28%     99.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           13      0.10%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            6      0.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        13650                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            1471296                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          289152                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                10.750637                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 2.112809                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                50.34                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 139722316000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         47873700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         25426500                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        75769680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       12256560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 10802912640.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  12258952380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  42229645440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    65452836900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    478.258405                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 109665543250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4569760000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  22621399000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         49665840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         26375250                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        88378920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       11327400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 10802912640.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  12511012650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  42017358720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    65507031420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    478.654400                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 109113170000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4569760000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  23173772250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 139722316000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               27352                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          8326                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             19049                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 23                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                23                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          27352                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port          474                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total          474                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port        81651                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total        81651                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   82125                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port        10112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total        10112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port      2274752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total      2274752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2284864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27375                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27375    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27375                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 139722316000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            88054000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy             841250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          144854750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          54750                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        27375                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
