# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../comparator_1bit.srcs/sources_1/new/comp_1bit.vhd" \
"../../../../comparator_1bit.srcs/sim_1/new/sim_comp.vhd" \

# Do not sort compile order
nosort
