 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : IOTDF
Version: P-2019.03
Date   : Sun Mar  7 00:19:21 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cnt_record_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: even_flag_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  cnt_record_reg[0]/CK (DFFSX1)            0.00       1.00 r
  cnt_record_reg[0]/Q (DFFSX1)             0.56       1.56 r
  U577/Y (NOR2X1)                          0.20       1.76 f
  U875/Y (AO22X1)                          0.36       2.11 f
  U876/Y (AOI221XL)                        0.18       2.29 r
  U877/Y (OA22X1)                          0.23       2.52 r
  U878/Y (OAI221XL)                        0.18       2.70 f
  U953/Y (NAND2BX1)                        0.24       2.94 f
  U957/Y (OA21XL)                          0.27       3.21 f
  U958/Y (AOI211X1)                        0.17       3.38 r
  U526/Y (CLKINVX1)                        0.08       3.46 f
  U961/Y (AOI31X1)                         0.12       3.58 r
  U525/Y (CLKINVX1)                        0.07       3.66 f
  U963/Y (OAI211X1)                        0.18       3.83 r
  U966/Y (AOI32X1)                         0.14       3.97 f
  U579/Y (CLKINVX1)                        0.06       4.03 r
  U968/Y (AO21X1)                          0.17       4.19 r
  U518/Y (AOI22X1)                         0.06       4.25 f
  U517/Y (OAI31XL)                         0.31       4.56 r
  U522/Y (OAI21XL)                         0.15       4.71 f
  U521/Y (OAI2BB2XL)                       0.17       4.88 r
  even_flag_reg/D (DFFRX1)                 0.00       4.88 r
  data arrival time                                   4.88

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              1.00      11.00
  clock uncertainty                       -0.10      10.90
  even_flag_reg/CK (DFFRX1)                0.00      10.90 r
  library setup time                      -0.24      10.66
  data required time                                 10.66
  -----------------------------------------------------------
  data required time                                 10.66
  data arrival time                                  -4.88
  -----------------------------------------------------------
  slack (MET)                                         5.78


1
