Simulator report for MIC1
Fri Dec 20 15:42:25 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ALTSYNCRAM
  6. |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 5.0 us       ;
; Simulation Netlist Size     ; 1067 nodes   ;
; Simulation Coverage         ;      58.62 % ;
; Total Number of Transitions ; 14261        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F484I8 ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                             ; Timing        ;
; Start time                                                                                 ; 0 ns                                                               ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                ;               ;
; Vector input source                                                                        ; C:/Users/dudat/OneDrive/Documentos/AOCII/MIC-1/MIC1_iload_iadd.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                 ; On            ;
; Check outputs                                                                              ; Off                                                                ; Off           ;
; Report simulation coverage                                                                 ; On                                                                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                ; Off           ;
; Detect glitches                                                                            ; Off                                                                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------------------------+
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-------------------------------------------------------------------------------------------+
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      58.62 % ;
; Total nodes checked                                 ; 1067         ;
; Total output ports checked                          ; 1131         ;
; Total output ports with complete 1/0-value coverage ; 663          ;
; Total output ports with no 1/0-value coverage       ; 439          ;
; Total output ports with no 1-value coverage         ; 440          ;
; Total output ports with no 0-value coverage         ; 467          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                        ; Output Port Name                                                                                                           ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[0]  ; portadataout0    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[1]  ; portadataout1    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[2]  ; portadataout2    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[17] ; portadataout4    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[18] ; portadataout5    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[19] ; portadataout6    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[20] ; portadataout7    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[21] ; portadataout8    ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2                       ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[16] ; portadataout0    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[23] ; portadataout2    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[30] ; portadataout3    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[31] ; portadataout4    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[32] ; portadataout5    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[33] ; portadataout6    ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst3~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst~0                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst~0                       ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~0                     ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[7]  ; portadataout0    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[8]  ; portadataout1    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[9]  ; portadataout2    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[10] ; portadataout3    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[13] ; portadataout6    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[15] ; portadataout8    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[4]  ; portadataout0    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[5]  ; portadataout1    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[6]  ; portadataout2    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[26] ; portadataout5    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[27] ; portadataout6    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[28] ; portadataout7    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[29] ; portadataout8    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[6]                                      ; portadataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[5]                                      ; portadataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[4]                                      ; portadataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[12]                                     ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[3]                                      ; portadataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[11]                                     ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[19]                                     ; portbdataout2    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[27]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[2]                                      ; portadataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[2]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[10]                                     ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[18]                                     ; portbdataout2    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[26]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[1]                                      ; portadataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[1]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[9]                                      ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[17]                                     ; portbdataout2    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[0]                                      ; portadataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[0]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[16]                                     ; portbdataout2    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst1                                                                                          ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst1                                                                                    ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst3|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~1                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~1                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~3                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~3                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~4                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~4                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~6                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~6                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~8                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~8                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~9                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~9                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~11                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~11                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst8~2                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst8~2                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|decoder2_4:inst6|inst1~0                             ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|decoder2_4:inst6|inst1~0                       ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~24                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~24                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~0                    ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~0              ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[27]~25                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[27]~25                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[27]~26                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[27]~26                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[27]~28                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[27]~28                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[26]~29                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[26]~29                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[26]~30                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[26]~30                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[26]~32                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[26]~32                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~56                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~56                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst2                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst2                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[19]~57                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[19]~57                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[19]~58                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[19]~58                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[19]~60                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[19]~60                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[18]~61                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[18]~61                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[18]~62                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[18]~62                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[18]~64                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[18]~64                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[17]~65                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[17]~65                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[17]~66                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[17]~66                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[17]~68                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[17]~68                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[16]~69                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[16]~69                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[16]~70                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[16]~70                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[16]~72                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[16]~72                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~88                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~88                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst2                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst2                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[11]~89                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[11]~89                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[11]~90                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[11]~90                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[11]~92                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[11]~92                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[10]~93                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[10]~93                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[10]~94                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[10]~94                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[10]~96                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[10]~96                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~98                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~98                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~100                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~100                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~101                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~101                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~102                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~102                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~103                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~103                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst2                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst2                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~107                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~107                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~110                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~110                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~111                                                                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~111                                                                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst2                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst2                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~113                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~113                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~114                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~114                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~116                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~116                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst1                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst1                      ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst2                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst2                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~118                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~118                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~121                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~121                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst2                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst2                      ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst2                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst2                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst3~0                    ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst3~0              ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~123                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~123                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~124                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~124                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~126                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~126                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst3                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst3                      ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst                                                   ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst                                             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst3~0                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst3~0               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~129                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~129                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~130                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~130                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~131                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~131                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst2                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst2                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~132                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~132                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~134                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~134                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~135                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~135                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~136                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~136                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst1                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst1                      ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst2                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst2                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~137                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~137                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~139                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~139                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~140                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~140                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~141                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~141                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst2                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst2                      ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst2                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst2                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~142                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~142                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~144                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~144                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst3|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~145                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~145                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~146                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~146                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst3                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst3|inst3                      ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst2                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst2                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~0                    ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~0              ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst3                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst3                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~0                    ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~0              ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~1                    ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4~1              ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~2                   ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst3~2             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~2                   ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~2             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~1                    ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~1              ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~2                    ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4~2              ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst1~0                   ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst1~0             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst1                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst1               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[31]~0                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[31]~0                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst12~0                                                             ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst12~0                                                       ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[30]~1                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[30]~1                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[30]                                                           ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[30]                                                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[29]~2                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[29]~2                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst2                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst2                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~0                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~0                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~1                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|inst8~1                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~0                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~0                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~1                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|inst8~1                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[28]~3                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[28]~3                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[27]~4                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[27]~4                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[26]~5                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[26]~5                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[25]~6                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[25]~6                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[24]~7                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[24]~7                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[23]~8                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[23]~8                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[22]~9                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[22]~9                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[21]~10                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[21]~10                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst8~0                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst8~0                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst8~1                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|inst8~1                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[20]~11                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[20]~11                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4                     ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst4               ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[19]~12                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[19]~12                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[18]~13                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[18]~13                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst5|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[17]~14                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[17]~14                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~0                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~0                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~1                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|inst8~1                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[16]~15                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[16]~15                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst8~0                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst8~0                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst8~1                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|inst8~1                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[15]~16                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[15]~16                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst8~0                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst8~0                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst8~1                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|inst8~1                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[14]~17                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[14]~17                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst8~0                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst8~0                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst2                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst2                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst4                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst8~1                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|inst8~1                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[13]~18                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[13]~18                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst8~0                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst8~0                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst8~1                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst8~1                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[12]~19                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[12]~19                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst2                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst2                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst8~0                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst8~0                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst8~1                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst8~1                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[11]~20                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[11]~20                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst8~0                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst8~0                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst8~1                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|inst8~1                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[10]~21                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[10]~21                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst8~0                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst8~0                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst8~1                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|inst8~1                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[9]~22                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[9]~22                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst8~0                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst8~0                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst8~1                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst8~1                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst8~2                                               ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst6|inst8~2                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[8]~23                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[8]~23                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[7]                                                            ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[7]                                                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[6]                                                            ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[6]                                                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[5]                                                            ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[5]                                                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[4]                                                            ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[4]                                                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[3]                                                            ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[3]                                                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[2]                                                            ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[2]                                                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[1]                                                            ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[1]                                                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[0]                                                            ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst18[0]                                                      ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst1                                                                      ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst1                                                                ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[6]                                                                                       ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[6]                                                                                 ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[6]                                                                   ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[6]                                                             ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[5]                                                                                       ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[5]                                                                                 ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[5]                                                                   ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[5]                                                             ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[4]                                                                                       ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[4]                                                                                 ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[4]                                                                   ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[4]                                                             ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[3]                                                                                       ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[3]                                                                                 ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[3]                                                                   ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[3]                                                             ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[2]                                                                                       ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[2]                                                                                 ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[2]                                                                   ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[2]                                                             ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[1]                                                                                       ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[1]                                                                                 ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[1]                                                                   ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[1]                                                             ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[0]                                                                                       ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[0]                                                                                 ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[0]                                                                   ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[0]                                                             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6                                                                     ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6                                                               ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[30]~0                                          ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[30]~0                                    ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[7]~1                                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[7]~1                                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[6]~2                                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[6]~2                                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[5]~3                                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[5]~3                                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[4]~4                                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[4]~4                                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[3]~5                                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[3]~5                                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[2]~6                                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[2]~6                                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[1]~7                                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[1]~7                                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[0]~8                                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst11[0]~8                                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~0                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~0                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~1                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~1                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~2                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~2                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~3                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~3                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~4                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~4                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~5                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~5                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~6                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~6                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~7                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~7                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~8                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~8                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~9                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~9                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~10                                                             ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~10                                                       ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~11                                                             ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9~11                                                       ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9                                                                ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|shifter:inst1|inst9                                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|inst12                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|inst12                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12                                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst15                                                                    ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|inst15                                                              ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst12                                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst12                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12                                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~3                   ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst4~3             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst8~3                                              ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst8~3                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst6|full_adder_1bit_ula:inst10|inst                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst3|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst4|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                        ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst8|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst5|full_adder_1bit_ula:inst10|inst                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~2                   ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~2             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~3                   ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst7|full_adder_1bit_ula:inst10|inst3~3             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1~0                            ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1~0                      ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3~0                           ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3~0                     ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst12                                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst12                                          ; combout          ;
; |MIC1|DATA_MEM_write_enable                                                                                                      ; |MIC1|DATA_MEM_write_enable                                                                                                ; padio            ;
; |MIC1|PC[3]                                                                                                                      ; |MIC1|PC[3]                                                                                                                ; padio            ;
; |MIC1|PC[2]                                                                                                                      ; |MIC1|PC[2]                                                                                                                ; padio            ;
; |MIC1|PC[1]                                                                                                                      ; |MIC1|PC[1]                                                                                                                ; padio            ;
; |MIC1|PC[0]                                                                                                                      ; |MIC1|PC[0]                                                                                                                ; padio            ;
; |MIC1|DATA_MEM_ADDR[9]                                                                                                           ; |MIC1|DATA_MEM_ADDR[9]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_ADDR[8]                                                                                                           ; |MIC1|DATA_MEM_ADDR[8]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_ADDR[7]                                                                                                           ; |MIC1|DATA_MEM_ADDR[7]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_ADDR[5]                                                                                                           ; |MIC1|DATA_MEM_ADDR[5]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_ADDR[4]                                                                                                           ; |MIC1|DATA_MEM_ADDR[4]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_ADDR[2]                                                                                                           ; |MIC1|DATA_MEM_ADDR[2]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_ADDR[1]                                                                                                           ; |MIC1|DATA_MEM_ADDR[1]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_ADDR[0]                                                                                                           ; |MIC1|DATA_MEM_ADDR[0]                                                                                                     ; padio            ;
; |MIC1|C_BUS[31]                                                                                                                  ; |MIC1|C_BUS[31]                                                                                                            ; padio            ;
; |MIC1|C_BUS[30]                                                                                                                  ; |MIC1|C_BUS[30]                                                                                                            ; padio            ;
; |MIC1|C_BUS[29]                                                                                                                  ; |MIC1|C_BUS[29]                                                                                                            ; padio            ;
; |MIC1|C_BUS[28]                                                                                                                  ; |MIC1|C_BUS[28]                                                                                                            ; padio            ;
; |MIC1|C_BUS[27]                                                                                                                  ; |MIC1|C_BUS[27]                                                                                                            ; padio            ;
; |MIC1|C_BUS[26]                                                                                                                  ; |MIC1|C_BUS[26]                                                                                                            ; padio            ;
; |MIC1|C_BUS[25]                                                                                                                  ; |MIC1|C_BUS[25]                                                                                                            ; padio            ;
; |MIC1|C_BUS[24]                                                                                                                  ; |MIC1|C_BUS[24]                                                                                                            ; padio            ;
; |MIC1|C_BUS[23]                                                                                                                  ; |MIC1|C_BUS[23]                                                                                                            ; padio            ;
; |MIC1|C_BUS[22]                                                                                                                  ; |MIC1|C_BUS[22]                                                                                                            ; padio            ;
; |MIC1|C_BUS[21]                                                                                                                  ; |MIC1|C_BUS[21]                                                                                                            ; padio            ;
; |MIC1|C_BUS[20]                                                                                                                  ; |MIC1|C_BUS[20]                                                                                                            ; padio            ;
; |MIC1|C_BUS[19]                                                                                                                  ; |MIC1|C_BUS[19]                                                                                                            ; padio            ;
; |MIC1|C_BUS[18]                                                                                                                  ; |MIC1|C_BUS[18]                                                                                                            ; padio            ;
; |MIC1|C_BUS[17]                                                                                                                  ; |MIC1|C_BUS[17]                                                                                                            ; padio            ;
; |MIC1|C_BUS[16]                                                                                                                  ; |MIC1|C_BUS[16]                                                                                                            ; padio            ;
; |MIC1|C_BUS[15]                                                                                                                  ; |MIC1|C_BUS[15]                                                                                                            ; padio            ;
; |MIC1|C_BUS[14]                                                                                                                  ; |MIC1|C_BUS[14]                                                                                                            ; padio            ;
; |MIC1|C_BUS[13]                                                                                                                  ; |MIC1|C_BUS[13]                                                                                                            ; padio            ;
; |MIC1|C_BUS[12]                                                                                                                  ; |MIC1|C_BUS[12]                                                                                                            ; padio            ;
; |MIC1|C_BUS[11]                                                                                                                  ; |MIC1|C_BUS[11]                                                                                                            ; padio            ;
; |MIC1|C_BUS[10]                                                                                                                  ; |MIC1|C_BUS[10]                                                                                                            ; padio            ;
; |MIC1|C_BUS[9]                                                                                                                   ; |MIC1|C_BUS[9]                                                                                                             ; padio            ;
; |MIC1|C_BUS[8]                                                                                                                   ; |MIC1|C_BUS[8]                                                                                                             ; padio            ;
; |MIC1|C_BUS[7]                                                                                                                   ; |MIC1|C_BUS[7]                                                                                                             ; padio            ;
; |MIC1|C_BUS[6]                                                                                                                   ; |MIC1|C_BUS[6]                                                                                                             ; padio            ;
; |MIC1|C_BUS[5]                                                                                                                   ; |MIC1|C_BUS[5]                                                                                                             ; padio            ;
; |MIC1|C_BUS[4]                                                                                                                   ; |MIC1|C_BUS[4]                                                                                                             ; padio            ;
; |MIC1|C_BUS[3]                                                                                                                   ; |MIC1|C_BUS[3]                                                                                                             ; padio            ;
; |MIC1|C_BUS[2]                                                                                                                   ; |MIC1|C_BUS[2]                                                                                                             ; padio            ;
; |MIC1|C_BUS[1]                                                                                                                   ; |MIC1|C_BUS[1]                                                                                                             ; padio            ;
; |MIC1|C_BUS[0]                                                                                                                   ; |MIC1|C_BUS[0]                                                                                                             ; padio            ;
; |MIC1|DATA_MEM_OUT[27]                                                                                                           ; |MIC1|DATA_MEM_OUT[27]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[26]                                                                                                           ; |MIC1|DATA_MEM_OUT[26]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[19]                                                                                                           ; |MIC1|DATA_MEM_OUT[19]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[18]                                                                                                           ; |MIC1|DATA_MEM_OUT[18]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[17]                                                                                                           ; |MIC1|DATA_MEM_OUT[17]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[16]                                                                                                           ; |MIC1|DATA_MEM_OUT[16]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[11]                                                                                                           ; |MIC1|DATA_MEM_OUT[11]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[10]                                                                                                           ; |MIC1|DATA_MEM_OUT[10]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[9]                                                                                                            ; |MIC1|DATA_MEM_OUT[9]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[2]                                                                                                            ; |MIC1|DATA_MEM_OUT[2]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[1]                                                                                                            ; |MIC1|DATA_MEM_OUT[1]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[0]                                                                                                            ; |MIC1|DATA_MEM_OUT[0]                                                                                                      ; padio            ;
; |MIC1|MBR_OUT[6]                                                                                                                 ; |MIC1|MBR_OUT[6]                                                                                                           ; padio            ;
; |MIC1|MBR_OUT[5]                                                                                                                 ; |MIC1|MBR_OUT[5]                                                                                                           ; padio            ;
; |MIC1|MBR_OUT[4]                                                                                                                 ; |MIC1|MBR_OUT[4]                                                                                                           ; padio            ;
; |MIC1|MBR_OUT[3]                                                                                                                 ; |MIC1|MBR_OUT[3]                                                                                                           ; padio            ;
; |MIC1|MBR_OUT[2]                                                                                                                 ; |MIC1|MBR_OUT[2]                                                                                                           ; padio            ;
; |MIC1|MBR_OUT[1]                                                                                                                 ; |MIC1|MBR_OUT[1]                                                                                                           ; padio            ;
; |MIC1|MBR_OUT[0]                                                                                                                 ; |MIC1|MBR_OUT[0]                                                                                                           ; padio            ;
; |MIC1|MIR[33]                                                                                                                    ; |MIC1|MIR[33]                                                                                                              ; padio            ;
; |MIC1|MIR[32]                                                                                                                    ; |MIC1|MIR[32]                                                                                                              ; padio            ;
; |MIC1|MIR[31]                                                                                                                    ; |MIC1|MIR[31]                                                                                                              ; padio            ;
; |MIC1|MIR[30]                                                                                                                    ; |MIC1|MIR[30]                                                                                                              ; padio            ;
; |MIC1|MIR[29]                                                                                                                    ; |MIC1|MIR[29]                                                                                                              ; padio            ;
; |MIC1|MIR[28]                                                                                                                    ; |MIC1|MIR[28]                                                                                                              ; padio            ;
; |MIC1|MIR[27]                                                                                                                    ; |MIC1|MIR[27]                                                                                                              ; padio            ;
; |MIC1|MIR[26]                                                                                                                    ; |MIC1|MIR[26]                                                                                                              ; padio            ;
; |MIC1|MIR[23]                                                                                                                    ; |MIC1|MIR[23]                                                                                                              ; padio            ;
; |MIC1|MIR[21]                                                                                                                    ; |MIC1|MIR[21]                                                                                                              ; padio            ;
; |MIC1|MIR[20]                                                                                                                    ; |MIC1|MIR[20]                                                                                                              ; padio            ;
; |MIC1|MIR[19]                                                                                                                    ; |MIC1|MIR[19]                                                                                                              ; padio            ;
; |MIC1|MIR[18]                                                                                                                    ; |MIC1|MIR[18]                                                                                                              ; padio            ;
; |MIC1|MIR[17]                                                                                                                    ; |MIC1|MIR[17]                                                                                                              ; padio            ;
; |MIC1|MIR[16]                                                                                                                    ; |MIC1|MIR[16]                                                                                                              ; padio            ;
; |MIC1|MIR[15]                                                                                                                    ; |MIC1|MIR[15]                                                                                                              ; padio            ;
; |MIC1|MIR[13]                                                                                                                    ; |MIC1|MIR[13]                                                                                                              ; padio            ;
; |MIC1|MIR[10]                                                                                                                    ; |MIC1|MIR[10]                                                                                                              ; padio            ;
; |MIC1|MIR[9]                                                                                                                     ; |MIC1|MIR[9]                                                                                                               ; padio            ;
; |MIC1|MIR[8]                                                                                                                     ; |MIC1|MIR[8]                                                                                                               ; padio            ;
; |MIC1|MIR[7]                                                                                                                     ; |MIC1|MIR[7]                                                                                                               ; padio            ;
; |MIC1|MIR[6]                                                                                                                     ; |MIC1|MIR[6]                                                                                                               ; padio            ;
; |MIC1|MIR[5]                                                                                                                     ; |MIC1|MIR[5]                                                                                                               ; padio            ;
; |MIC1|MIR[4]                                                                                                                     ; |MIC1|MIR[4]                                                                                                               ; padio            ;
; |MIC1|MIR[2]                                                                                                                     ; |MIC1|MIR[2]                                                                                                               ; padio            ;
; |MIC1|MIR[1]                                                                                                                     ; |MIC1|MIR[1]                                                                                                               ; padio            ;
; |MIC1|MIR[0]                                                                                                                     ; |MIC1|MIR[0]                                                                                                               ; padio            ;
; |MIC1|MPC[6]                                                                                                                     ; |MIC1|MPC[6]                                                                                                               ; padio            ;
; |MIC1|MPC[5]                                                                                                                     ; |MIC1|MPC[5]                                                                                                               ; padio            ;
; |MIC1|MPC[4]                                                                                                                     ; |MIC1|MPC[4]                                                                                                               ; padio            ;
; |MIC1|MPC[3]                                                                                                                     ; |MIC1|MPC[3]                                                                                                               ; padio            ;
; |MIC1|MPC[2]                                                                                                                     ; |MIC1|MPC[2]                                                                                                               ; padio            ;
; |MIC1|MPC[1]                                                                                                                     ; |MIC1|MPC[1]                                                                                                               ; padio            ;
; |MIC1|MPC[0]                                                                                                                     ; |MIC1|MPC[0]                                                                                                               ; padio            ;
; |MIC1|CLOCK                                                                                                                      ; |MIC1|CLOCK~corein                                                                                                         ; combout          ;
; |MIC1|CLOCK~clkctrl                                                                                                              ; |MIC1|CLOCK~clkctrl                                                                                                        ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12~clkctrl                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12~clkctrl                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12~clkctrl                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst12~clkctrl                                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst12~clkctrl                                 ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|inst12~clkctrl                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12~clkctrl                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst12~clkctrl                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12~clkctrl                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst1~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst1~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst1~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst3~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst3~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst1~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst7|inst2~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst2~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst7|inst2~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst3~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst3~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst~feeder                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst~feeder                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst~feeder                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst~feeder                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst1~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst2~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3~feeder                ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst1~feeder                                                                                   ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst1~feeder                                                                             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6~feeder                                                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6~feeder                                                        ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst~feeder                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst~feeder                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst1~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst1~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst1~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst1~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst1~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst1~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst2~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst2~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst2~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst2~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst2~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst2~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst3~feeder                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst3~feeder                      ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst3~feeder                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3~feeder                       ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3~feeder                 ; combout          ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                        ; Output Port Name                                                                                                           ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[3]  ; portadataout3    ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3                       ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[22] ; portadataout1    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[34] ; portadataout7    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[35] ; portadataout8    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[11] ; portadataout4    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[12] ; portadataout5    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[14] ; portadataout7    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[24] ; portadataout3    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[25] ; portadataout4    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[7]                                      ; portadataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[7]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[15]                                     ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[23]                                     ; portbdataout2    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[31]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[6]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[14]                                     ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[22]                                     ; portbdataout2    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[30]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[5]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[13]                                     ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[21]                                     ; portbdataout2    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[29]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[4]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[25]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[8]                                      ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[24]                                     ; portbdataout3    ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst                          ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst2                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst2                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst3                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst3                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst                          ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~0                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~0                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~2                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~2                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~5                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~5                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~7                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~7                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~10                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~10                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~12                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~12                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~13                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~13                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~14                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~14                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~15                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~15                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~16                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~16                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~17                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~17                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~18                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~18                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~19                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~19                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~20                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~20                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~21                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~21                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~22                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~22                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~23                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~23                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[27]~27                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[27]~27                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[26]~31                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[26]~31                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~33                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~33                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~34                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~34                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~35                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~35                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~36                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~36                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~37                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~37                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~38                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~38                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~39                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~39                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~40                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~40                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~41                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~41                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~42                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~42                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~43                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~43                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~44                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~44                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~45                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~45                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~46                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~46                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~47                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~47                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~48                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~48                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~49                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~49                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~50                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~50                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~51                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~51                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~52                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~52                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~53                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~53                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~54                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~54                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~55                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~55                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[19]~59                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[19]~59                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[18]~63                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[18]~63                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[17]~67                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[17]~67                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[16]~71                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[16]~71                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~73                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~73                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~74                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~74                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst                          ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst                          ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~75                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~75                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~76                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~76                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst                          ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~77                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~77                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~78                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~78                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst1                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst1                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst1                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst1                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~79                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~79                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~80                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~80                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst1                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst1                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~81                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~81                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~82                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~82                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst2                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst2                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst2                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst2                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~83                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~83                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~84                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~84                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst2                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst2                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~85                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~85                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~86                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~86                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst3                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst3                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst3                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst3                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~87                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~87                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst3                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst3                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[11]~91                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[11]~91                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[10]~95                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[10]~95                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~97                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~97                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~99                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~99                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~104                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~104                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~105                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~105                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~106                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~106                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~108                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~108                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~109                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~109                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~112                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~112                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~115                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~115                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~117                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~117                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~119                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~119                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~120                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~120                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~122                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~122                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~125                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~125                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst3                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst3                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst2                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst2                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst2                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst2                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~127                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~127                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~128                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~128                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst3                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst3                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~133                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~133                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~138                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~138                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~143                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~143                                                                  ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst8                                                                      ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst8                                                                ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6~0                                                                    ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6~0                                                              ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6                                                                      ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6                                                                ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[7]                                                                                       ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[7]                                                                                 ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[7]                                                                   ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[7]                                                             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12                                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12                                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12                                          ; combout          ;
; |MIC1|PC[31]                                                                                                                     ; |MIC1|PC[31]                                                                                                               ; padio            ;
; |MIC1|PC[30]                                                                                                                     ; |MIC1|PC[30]                                                                                                               ; padio            ;
; |MIC1|PC[29]                                                                                                                     ; |MIC1|PC[29]                                                                                                               ; padio            ;
; |MIC1|PC[28]                                                                                                                     ; |MIC1|PC[28]                                                                                                               ; padio            ;
; |MIC1|PC[27]                                                                                                                     ; |MIC1|PC[27]                                                                                                               ; padio            ;
; |MIC1|PC[26]                                                                                                                     ; |MIC1|PC[26]                                                                                                               ; padio            ;
; |MIC1|PC[25]                                                                                                                     ; |MIC1|PC[25]                                                                                                               ; padio            ;
; |MIC1|PC[24]                                                                                                                     ; |MIC1|PC[24]                                                                                                               ; padio            ;
; |MIC1|PC[23]                                                                                                                     ; |MIC1|PC[23]                                                                                                               ; padio            ;
; |MIC1|PC[22]                                                                                                                     ; |MIC1|PC[22]                                                                                                               ; padio            ;
; |MIC1|PC[21]                                                                                                                     ; |MIC1|PC[21]                                                                                                               ; padio            ;
; |MIC1|PC[20]                                                                                                                     ; |MIC1|PC[20]                                                                                                               ; padio            ;
; |MIC1|PC[19]                                                                                                                     ; |MIC1|PC[19]                                                                                                               ; padio            ;
; |MIC1|PC[18]                                                                                                                     ; |MIC1|PC[18]                                                                                                               ; padio            ;
; |MIC1|PC[17]                                                                                                                     ; |MIC1|PC[17]                                                                                                               ; padio            ;
; |MIC1|PC[16]                                                                                                                     ; |MIC1|PC[16]                                                                                                               ; padio            ;
; |MIC1|PC[15]                                                                                                                     ; |MIC1|PC[15]                                                                                                               ; padio            ;
; |MIC1|PC[14]                                                                                                                     ; |MIC1|PC[14]                                                                                                               ; padio            ;
; |MIC1|PC[13]                                                                                                                     ; |MIC1|PC[13]                                                                                                               ; padio            ;
; |MIC1|PC[12]                                                                                                                     ; |MIC1|PC[12]                                                                                                               ; padio            ;
; |MIC1|PC[11]                                                                                                                     ; |MIC1|PC[11]                                                                                                               ; padio            ;
; |MIC1|PC[10]                                                                                                                     ; |MIC1|PC[10]                                                                                                               ; padio            ;
; |MIC1|PC[9]                                                                                                                      ; |MIC1|PC[9]                                                                                                                ; padio            ;
; |MIC1|PC[8]                                                                                                                      ; |MIC1|PC[8]                                                                                                                ; padio            ;
; |MIC1|PC[7]                                                                                                                      ; |MIC1|PC[7]                                                                                                                ; padio            ;
; |MIC1|PC[6]                                                                                                                      ; |MIC1|PC[6]                                                                                                                ; padio            ;
; |MIC1|PC[5]                                                                                                                      ; |MIC1|PC[5]                                                                                                                ; padio            ;
; |MIC1|DATA_MEM_ADDR[31]                                                                                                          ; |MIC1|DATA_MEM_ADDR[31]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[30]                                                                                                          ; |MIC1|DATA_MEM_ADDR[30]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[29]                                                                                                          ; |MIC1|DATA_MEM_ADDR[29]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[28]                                                                                                          ; |MIC1|DATA_MEM_ADDR[28]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[27]                                                                                                          ; |MIC1|DATA_MEM_ADDR[27]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[26]                                                                                                          ; |MIC1|DATA_MEM_ADDR[26]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[25]                                                                                                          ; |MIC1|DATA_MEM_ADDR[25]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[24]                                                                                                          ; |MIC1|DATA_MEM_ADDR[24]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[23]                                                                                                          ; |MIC1|DATA_MEM_ADDR[23]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[22]                                                                                                          ; |MIC1|DATA_MEM_ADDR[22]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[21]                                                                                                          ; |MIC1|DATA_MEM_ADDR[21]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[20]                                                                                                          ; |MIC1|DATA_MEM_ADDR[20]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[19]                                                                                                          ; |MIC1|DATA_MEM_ADDR[19]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[18]                                                                                                          ; |MIC1|DATA_MEM_ADDR[18]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[17]                                                                                                          ; |MIC1|DATA_MEM_ADDR[17]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[16]                                                                                                          ; |MIC1|DATA_MEM_ADDR[16]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[15]                                                                                                          ; |MIC1|DATA_MEM_ADDR[15]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[14]                                                                                                          ; |MIC1|DATA_MEM_ADDR[14]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[13]                                                                                                          ; |MIC1|DATA_MEM_ADDR[13]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[12]                                                                                                          ; |MIC1|DATA_MEM_ADDR[12]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[11]                                                                                                          ; |MIC1|DATA_MEM_ADDR[11]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[10]                                                                                                          ; |MIC1|DATA_MEM_ADDR[10]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[3]                                                                                                           ; |MIC1|DATA_MEM_ADDR[3]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[31]                                                                                                           ; |MIC1|DATA_MEM_OUT[31]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[30]                                                                                                           ; |MIC1|DATA_MEM_OUT[30]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[29]                                                                                                           ; |MIC1|DATA_MEM_OUT[29]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[25]                                                                                                           ; |MIC1|DATA_MEM_OUT[25]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[24]                                                                                                           ; |MIC1|DATA_MEM_OUT[24]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[23]                                                                                                           ; |MIC1|DATA_MEM_OUT[23]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[22]                                                                                                           ; |MIC1|DATA_MEM_OUT[22]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[21]                                                                                                           ; |MIC1|DATA_MEM_OUT[21]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[15]                                                                                                           ; |MIC1|DATA_MEM_OUT[15]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[14]                                                                                                           ; |MIC1|DATA_MEM_OUT[14]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[13]                                                                                                           ; |MIC1|DATA_MEM_OUT[13]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[8]                                                                                                            ; |MIC1|DATA_MEM_OUT[8]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[7]                                                                                                            ; |MIC1|DATA_MEM_OUT[7]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[6]                                                                                                            ; |MIC1|DATA_MEM_OUT[6]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[5]                                                                                                            ; |MIC1|DATA_MEM_OUT[5]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[4]                                                                                                            ; |MIC1|DATA_MEM_OUT[4]                                                                                                      ; padio            ;
; |MIC1|MBR_OUT[7]                                                                                                                 ; |MIC1|MBR_OUT[7]                                                                                                           ; padio            ;
; |MIC1|MIR[35]                                                                                                                    ; |MIC1|MIR[35]                                                                                                              ; padio            ;
; |MIC1|MIR[34]                                                                                                                    ; |MIC1|MIR[34]                                                                                                              ; padio            ;
; |MIC1|MIR[25]                                                                                                                    ; |MIC1|MIR[25]                                                                                                              ; padio            ;
; |MIC1|MIR[24]                                                                                                                    ; |MIC1|MIR[24]                                                                                                              ; padio            ;
; |MIC1|MIR[22]                                                                                                                    ; |MIC1|MIR[22]                                                                                                              ; padio            ;
; |MIC1|MIR[14]                                                                                                                    ; |MIC1|MIR[14]                                                                                                              ; padio            ;
; |MIC1|MIR[12]                                                                                                                    ; |MIC1|MIR[12]                                                                                                              ; padio            ;
; |MIC1|MIR[11]                                                                                                                    ; |MIC1|MIR[11]                                                                                                              ; padio            ;
; |MIC1|MIR[3]                                                                                                                     ; |MIC1|MIR[3]                                                                                                               ; padio            ;
; |MIC1|MPC[8]                                                                                                                     ; |MIC1|MPC[8]                                                                                                               ; padio            ;
; |MIC1|MPC[7]                                                                                                                     ; |MIC1|MPC[7]                                                                                                               ; padio            ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12~clkctrl                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12~clkctrl                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12~clkctrl                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                        ; Output Port Name                                                                                                           ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a0  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[3]  ; portadataout3    ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst4|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst6|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst1|inst3                       ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[22] ; portadataout1    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[34] ; portadataout7    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a16 ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[35] ; portadataout8    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[11] ; portadataout4    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[12] ; portadataout5    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a7  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[14] ; portadataout7    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[24] ; portadataout3    ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|ram_block1a4  ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[25] ; portadataout4    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[7]                                      ; portadataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[7]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[15]                                     ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[23]                                     ; portbdataout2    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[31]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[6]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[14]                                     ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[22]                                     ; portbdataout2    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[30]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[5]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[13]                                     ; portbdataout1    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[21]                                     ; portbdataout2    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[29]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[4]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[20]                                     ; portbdataout2    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[28]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[3]                                      ; portbdataout0    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[25]                                     ; portbdataout3    ;
; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                                      ; |MIC1|RAM:inst1|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[24]                                     ; portbdataout3    ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst5|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst4|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst6|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst7|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst                          ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst1                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst2                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst2                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst3                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst|inst3                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst1|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|register_4bit:inst2|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst5|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst4|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst6|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst7|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst                          ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst1                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst2                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst|inst3                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst1|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst2|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|register_4bit:inst3|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~0                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~0                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~2                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~2                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~5                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~5                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|register_4bit:inst2|inst                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~7                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~7                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~10                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~10                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~12                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[31]~12                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst3|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~13                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~13                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~14                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~14                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~15                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~15                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst5|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~16                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[30]~16                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst4|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~17                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~17                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~18                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~18                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~19                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~19                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~20                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[29]~20                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst2|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst5|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst5|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~21                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~21                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst5|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~22                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~22                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst5|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst5|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~23                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[28]~23                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst5|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[27]~27                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[27]~27                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[26]~31                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[26]~31                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~33                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~33                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~34                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~34                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~35                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~35                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~36                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[25]~36                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst5|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst4|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst4|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~37                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~37                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst4|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~38                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~38                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst4|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst4|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~39                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~39                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~40                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[24]~40                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst4|ula_1bit:inst6|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst4|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~41                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~41                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~42                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~42                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~43                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~43                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~44                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[23]~44                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst3|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~45                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~45                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~46                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~46                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~47                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~47                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~48                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[22]~48                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst4|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~49                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~49                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~50                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~50                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~51                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~51                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~52                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[21]~52                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst3|ula_1bit:inst2|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst6|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst6|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~53                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~53                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst6|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~54                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~54                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst6|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst6|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~55                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[20]~55                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst6|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[19]~59                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[19]~59                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[18]~63                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[18]~63                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[17]~67                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[17]~67                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst7|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst7|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst7|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst7|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst7|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[16]~71                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[16]~71                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~73                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~73                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~74                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~74                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst                          ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst                          ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~75                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~75                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~76                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[15]~76                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst3|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst                          ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~77                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~77                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~78                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~78                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst1                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst1                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst1                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst1                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~79                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~79                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~80                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[14]~80                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst4|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst1                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst1                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~81                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~81                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~82                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~82                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst2                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst2                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst2                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst2                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~83                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~83                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~84                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[13]~84                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst2|ula_1bit:inst2|inst                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst2                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst2                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~85                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~85                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~86                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~86                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst3                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst|inst3                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst3                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst|inst3                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~87                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[12]~87                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst3                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst|inst3                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[11]~91                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[11]~91                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[10]~95                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[10]~95                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~97                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~97                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~99                                                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[9]~99                                                                   ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst1|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst1|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst1|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst1|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~104                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~104                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~105                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[8]~105                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst1|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~106                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~106                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~108                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~108                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~109                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[7]~109                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|register_4bit:inst2|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~112                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~112                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~115                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[6]~115                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~117                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~117                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~119                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~119                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~120                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[5]~120                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst2|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst2|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~122                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~122                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst2|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~125                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[4]~125                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst2|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst3                                                  ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|inst3                                            ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst2                       ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst|full_adder_1bit_ula:inst10|inst2                 ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst2                      ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst2|full_adder_1bit_ula:inst10|inst2                ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|register_4bit:inst3|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~127                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~127                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~128                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[3]~128                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst3|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|register_4bit:inst3|inst                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst                               ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst                         ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst3                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|ula_32bit:inst2|ula_8bit:inst|ula_1bit:inst7|inst3                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst1                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst1                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~133                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[2]~133                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst1                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst1                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst2                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst2                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~138                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[1]~138                                                                  ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst2                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|register_4bit:inst3|inst2                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|register_4bit:inst3|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3                              ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst3|inst3                        ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst3                             ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst3|inst3                       ; regout           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~143                                                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OUT_B[0]~143                                                                  ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst8                                                                      ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst8                                                                ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6~0                                                                    ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6~0                                                              ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6                                                                      ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst6                                                                ; combout          ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[7]                                                                                       ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|inst3[7]                                                                                 ; regout           ;
; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[7]                                                                   ; |MIC1|CPU:inst|CONTROL_UNIT:inst2|MPC_GENERATOR:inst2|inst9[7]                                                             ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12                                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12                                          ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12                                                 ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12                                           ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12                                                ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12                                          ; combout          ;
; |MIC1|PC[31]                                                                                                                     ; |MIC1|PC[31]                                                                                                               ; padio            ;
; |MIC1|PC[30]                                                                                                                     ; |MIC1|PC[30]                                                                                                               ; padio            ;
; |MIC1|PC[29]                                                                                                                     ; |MIC1|PC[29]                                                                                                               ; padio            ;
; |MIC1|PC[28]                                                                                                                     ; |MIC1|PC[28]                                                                                                               ; padio            ;
; |MIC1|PC[27]                                                                                                                     ; |MIC1|PC[27]                                                                                                               ; padio            ;
; |MIC1|PC[26]                                                                                                                     ; |MIC1|PC[26]                                                                                                               ; padio            ;
; |MIC1|PC[25]                                                                                                                     ; |MIC1|PC[25]                                                                                                               ; padio            ;
; |MIC1|PC[24]                                                                                                                     ; |MIC1|PC[24]                                                                                                               ; padio            ;
; |MIC1|PC[23]                                                                                                                     ; |MIC1|PC[23]                                                                                                               ; padio            ;
; |MIC1|PC[22]                                                                                                                     ; |MIC1|PC[22]                                                                                                               ; padio            ;
; |MIC1|PC[21]                                                                                                                     ; |MIC1|PC[21]                                                                                                               ; padio            ;
; |MIC1|PC[20]                                                                                                                     ; |MIC1|PC[20]                                                                                                               ; padio            ;
; |MIC1|PC[19]                                                                                                                     ; |MIC1|PC[19]                                                                                                               ; padio            ;
; |MIC1|PC[18]                                                                                                                     ; |MIC1|PC[18]                                                                                                               ; padio            ;
; |MIC1|PC[17]                                                                                                                     ; |MIC1|PC[17]                                                                                                               ; padio            ;
; |MIC1|PC[16]                                                                                                                     ; |MIC1|PC[16]                                                                                                               ; padio            ;
; |MIC1|PC[15]                                                                                                                     ; |MIC1|PC[15]                                                                                                               ; padio            ;
; |MIC1|PC[14]                                                                                                                     ; |MIC1|PC[14]                                                                                                               ; padio            ;
; |MIC1|PC[13]                                                                                                                     ; |MIC1|PC[13]                                                                                                               ; padio            ;
; |MIC1|PC[12]                                                                                                                     ; |MIC1|PC[12]                                                                                                               ; padio            ;
; |MIC1|PC[11]                                                                                                                     ; |MIC1|PC[11]                                                                                                               ; padio            ;
; |MIC1|PC[10]                                                                                                                     ; |MIC1|PC[10]                                                                                                               ; padio            ;
; |MIC1|PC[9]                                                                                                                      ; |MIC1|PC[9]                                                                                                                ; padio            ;
; |MIC1|PC[8]                                                                                                                      ; |MIC1|PC[8]                                                                                                                ; padio            ;
; |MIC1|PC[7]                                                                                                                      ; |MIC1|PC[7]                                                                                                                ; padio            ;
; |MIC1|PC[6]                                                                                                                      ; |MIC1|PC[6]                                                                                                                ; padio            ;
; |MIC1|PC[5]                                                                                                                      ; |MIC1|PC[5]                                                                                                                ; padio            ;
; |MIC1|PC[4]                                                                                                                      ; |MIC1|PC[4]                                                                                                                ; padio            ;
; |MIC1|DATA_MEM_ADDR[31]                                                                                                          ; |MIC1|DATA_MEM_ADDR[31]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[30]                                                                                                          ; |MIC1|DATA_MEM_ADDR[30]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[29]                                                                                                          ; |MIC1|DATA_MEM_ADDR[29]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[28]                                                                                                          ; |MIC1|DATA_MEM_ADDR[28]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[27]                                                                                                          ; |MIC1|DATA_MEM_ADDR[27]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[26]                                                                                                          ; |MIC1|DATA_MEM_ADDR[26]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[25]                                                                                                          ; |MIC1|DATA_MEM_ADDR[25]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[24]                                                                                                          ; |MIC1|DATA_MEM_ADDR[24]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[23]                                                                                                          ; |MIC1|DATA_MEM_ADDR[23]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[22]                                                                                                          ; |MIC1|DATA_MEM_ADDR[22]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[21]                                                                                                          ; |MIC1|DATA_MEM_ADDR[21]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[20]                                                                                                          ; |MIC1|DATA_MEM_ADDR[20]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[19]                                                                                                          ; |MIC1|DATA_MEM_ADDR[19]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[18]                                                                                                          ; |MIC1|DATA_MEM_ADDR[18]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[17]                                                                                                          ; |MIC1|DATA_MEM_ADDR[17]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[16]                                                                                                          ; |MIC1|DATA_MEM_ADDR[16]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[15]                                                                                                          ; |MIC1|DATA_MEM_ADDR[15]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[14]                                                                                                          ; |MIC1|DATA_MEM_ADDR[14]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[13]                                                                                                          ; |MIC1|DATA_MEM_ADDR[13]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[12]                                                                                                          ; |MIC1|DATA_MEM_ADDR[12]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[11]                                                                                                          ; |MIC1|DATA_MEM_ADDR[11]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[10]                                                                                                          ; |MIC1|DATA_MEM_ADDR[10]                                                                                                    ; padio            ;
; |MIC1|DATA_MEM_ADDR[6]                                                                                                           ; |MIC1|DATA_MEM_ADDR[6]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_ADDR[3]                                                                                                           ; |MIC1|DATA_MEM_ADDR[3]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[31]                                                                                                           ; |MIC1|DATA_MEM_OUT[31]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[30]                                                                                                           ; |MIC1|DATA_MEM_OUT[30]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[29]                                                                                                           ; |MIC1|DATA_MEM_OUT[29]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[28]                                                                                                           ; |MIC1|DATA_MEM_OUT[28]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[25]                                                                                                           ; |MIC1|DATA_MEM_OUT[25]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[24]                                                                                                           ; |MIC1|DATA_MEM_OUT[24]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[23]                                                                                                           ; |MIC1|DATA_MEM_OUT[23]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[22]                                                                                                           ; |MIC1|DATA_MEM_OUT[22]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[21]                                                                                                           ; |MIC1|DATA_MEM_OUT[21]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[20]                                                                                                           ; |MIC1|DATA_MEM_OUT[20]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[15]                                                                                                           ; |MIC1|DATA_MEM_OUT[15]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[14]                                                                                                           ; |MIC1|DATA_MEM_OUT[14]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[13]                                                                                                           ; |MIC1|DATA_MEM_OUT[13]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[12]                                                                                                           ; |MIC1|DATA_MEM_OUT[12]                                                                                                     ; padio            ;
; |MIC1|DATA_MEM_OUT[8]                                                                                                            ; |MIC1|DATA_MEM_OUT[8]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[7]                                                                                                            ; |MIC1|DATA_MEM_OUT[7]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[6]                                                                                                            ; |MIC1|DATA_MEM_OUT[6]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[5]                                                                                                            ; |MIC1|DATA_MEM_OUT[5]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[4]                                                                                                            ; |MIC1|DATA_MEM_OUT[4]                                                                                                      ; padio            ;
; |MIC1|DATA_MEM_OUT[3]                                                                                                            ; |MIC1|DATA_MEM_OUT[3]                                                                                                      ; padio            ;
; |MIC1|MBR_OUT[7]                                                                                                                 ; |MIC1|MBR_OUT[7]                                                                                                           ; padio            ;
; |MIC1|MIR[35]                                                                                                                    ; |MIC1|MIR[35]                                                                                                              ; padio            ;
; |MIC1|MIR[34]                                                                                                                    ; |MIC1|MIR[34]                                                                                                              ; padio            ;
; |MIC1|MIR[25]                                                                                                                    ; |MIC1|MIR[25]                                                                                                              ; padio            ;
; |MIC1|MIR[24]                                                                                                                    ; |MIC1|MIR[24]                                                                                                              ; padio            ;
; |MIC1|MIR[22]                                                                                                                    ; |MIC1|MIR[22]                                                                                                              ; padio            ;
; |MIC1|MIR[14]                                                                                                                    ; |MIC1|MIR[14]                                                                                                              ; padio            ;
; |MIC1|MIR[12]                                                                                                                    ; |MIC1|MIR[12]                                                                                                              ; padio            ;
; |MIC1|MIR[11]                                                                                                                    ; |MIC1|MIR[11]                                                                                                              ; padio            ;
; |MIC1|MIR[3]                                                                                                                     ; |MIC1|MIR[3]                                                                                                               ; padio            ;
; |MIC1|MPC[8]                                                                                                                     ; |MIC1|MPC[8]                                                                                                               ; padio            ;
; |MIC1|MPC[7]                                                                                                                     ; |MIC1|MPC[7]                                                                                                               ; padio            ;
; |MIC1|LOADN                                                                                                                      ; |MIC1|LOADN~corein                                                                                                         ; combout          ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12~clkctrl                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12~clkctrl                                         ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12~clkctrl                                   ; outclk           ;
; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12~clkctrl                                        ; |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12~clkctrl                                  ; outclk           ;
; |MIC1|LOADN~clkctrl                                                                                                              ; |MIC1|LOADN~clkctrl                                                                                                        ; outclk           ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 20 15:42:25 2024
Info: Command: quartus_sim --simulation_results_format=VWF MIC1 -c MIC1
Info (324025): Using vector source file "C:/Users/dudat/OneDrive/Documentos/AOCII/MIC-1/MIC1_iload_iadd.vwf"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst2
    Info (328055): Register: |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst1|inst3
    Info (328055): Register: |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst
    Info (328055): Register: |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst1
    Info (328055): Register: |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|register_4bit:inst2|inst1
    Info (328055): Register: |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|register_4bit:inst2|inst1
    Info (328055): Register: |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst2
    Info (328055): Register: |MIC1|CPU:inst|DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|register_4bit:inst2|inst3
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      58.62 %
Info (328052): Number of transitions in simulation is 14261
Info (324045): Vector file MIC1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4500 megabytes
    Info: Processing ended: Fri Dec 20 15:42:25 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


