INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/labs/lab1/lab1.srcs/sim_1/new/lab 1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/labs/lab1/lab1.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tester
