$comment
	File created using the following command:
		vcd file lab5.msim.vcd -direction
$end
$date
	Sat Nov 20 21:31:49 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab5circuit_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " data_in $end
$var reg 1 # reset $end
$var wire 1 $ led [0] $end
$var wire 1 % led [1] $end
$var wire 1 & led [2] $end
$var wire 1 ' led [3] $end
$var wire 1 ( led [4] $end
$var wire 1 ) led [5] $end
$var wire 1 * led [6] $end
$var wire 1 + ledss [0] $end
$var wire 1 , ledss [1] $end
$var wire 1 - ledss [2] $end
$var wire 1 . ledss [3] $end
$var wire 1 / ledss [4] $end
$var wire 1 0 ledss [5] $end
$var wire 1 1 ledss [6] $end
$var wire 1 2 States [0] $end
$var wire 1 3 States [1] $end
$var wire 1 4 States [2] $end
$var wire 1 5 States [3] $end
$var wire 1 6 States [4] $end
$var wire 1 7 States [5] $end
$var wire 1 8 States [6] $end
$var wire 1 9 States_neg [0] $end
$var wire 1 : States_neg [1] $end
$var wire 1 ; States_neg [2] $end
$var wire 1 < States_neg [3] $end
$var wire 1 = States_neg [4] $end
$var wire 1 > States_neg [5] $end
$var wire 1 ? States_neg [6] $end
$var wire 1 @ sampler $end
$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var tri1 1 D devclrn $end
$var tri1 1 E devpor $end
$var tri1 1 F devoe $end
$var wire 1 G clk~combout $end
$var wire 1 H clk~clkctrl_outclk $end
$var wire 1 I inst|yfsm.s1~feeder_combout $end
$var wire 1 J reset~combout $end
$var wire 1 K reset~clkctrl_outclk $end
$var wire 1 L data_in~combout $end
$var wire 1 M inst|yfsm.s1~regout $end
$var wire 1 N inst|yfsm.s8~regout $end
$var wire 1 O inst|yfsm.s0~0_combout $end
$var wire 1 P inst|yfsm.s0~regout $end
$var wire 1 Q inst|yfsm.s4~0_combout $end
$var wire 1 R inst|yfsm.s4~regout $end
$var wire 1 S inst|yfsm.s5~regout $end
$var wire 1 T inst|yfsm.s3~feeder_combout $end
$var wire 1 U inst|yfsm.s3~regout $end
$var wire 1 V inst|yfsm.s6~regout $end
$var wire 1 W inst|yfsm.s2~regout $end
$var wire 1 X inst|yfsm.s7~regout $end
$var wire 1 Y inst|WideOr9~combout $end
$var wire 1 Z inst2|Mux0~0_combout $end
$var wire 1 [ inst2|Mux1~0_combout $end
$var wire 1 \ inst2|Mux4~0_combout $end
$var wire 1 ] inst2|Mux5~4_combout $end
$var wire 1 ^ inst2|Mux6~0_combout $end
$var wire 1 _ inst|WideOr11~0_combout $end
$var wire 1 ` inst|WideOr10~0_combout $end
$var wire 1 a inst|WideOr12~0_combout $end
$var wire 1 b inst3|Mux0~0_combout $end
$var wire 1 c inst3|Mux1~0_combout $end
$var wire 1 d inst3|Mux2~0_combout $end
$var wire 1 e inst3|Mux3~0_combout $end
$var wire 1 f inst3|Mux4~0_combout $end
$var wire 1 g inst3|Mux5~0_combout $end
$var wire 1 h inst3|Mux6~0_combout $end
$var wire 1 i inst|student_id [3] $end
$var wire 1 j inst|student_id [2] $end
$var wire 1 k inst|student_id [1] $end
$var wire 1 l inst|student_id [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1*
1)
0(
1'
1&
0%
1$
01
00
0/
0.
0-
0,
0+
08
17
16
15
14
13
12
0?
0>
0=
0<
0;
0:
09
x@
0A
1B
xC
1D
1E
1F
0G
0H
0I
0J
0K
1L
0M
0N
1O
0P
1Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
1[
0\
0]
0^
0_
0`
0a
1b
1c
0d
0e
0f
0g
0h
zl
zk
1j
zi
$end
#20000
1!
1G
1H
0@
1R
1P
1`
0[
1Y
1^
0j
0Q
1h
1f
1e
0b
1\
1%
0*
18
02
1(
06
05
#40000
0!
0G
0H
1@
#60000
1!
1G
1H
0@
1S
0R
1a
1T
1]
0Y
0e
0c
1b
0\
0Z
0)
03
12
0(
0'
0$
15
#80000
0!
0G
0H
1@
#100000
1!
1G
1H
0@
1U
0S
1_
0]
1Y
0`
0T
1g
1c
1\
1Z
1)
13
1(
1'
1$
07
#120000
0!
0G
0H
1@
#140000
1!
1G
1H
0@
1V
0U
1`
0a
1]
0Y
0g
0f
0c
0\
0Z
0)
03
0(
0'
0$
17
16
#160000
0!
0G
0H
1@
#180000
1!
1G
1H
0@
1W
0V
0`
1g
1d
1c
13
07
04
#200000
0!
0G
0H
1@
#220000
1!
1G
1H
0@
1X
0W
1a
1`
0^
0]
1\
1Z
1I
0h
1f
1e
0d
1(
1'
1$
1*
1)
08
06
05
14
#240000
0!
0G
0H
1@
#260000
1!
1G
1H
0@
0X
1M
0`
0_
1]
0\
0Z
0I
1[
1j
0b
0]
1Z
0(
0'
0$
0)
0%
02
1'
1$
1)
#280000
0!
0G
0H
1@
#300000
1!
1G
1H
0@
1N
0M
1h
1\
0O
0a
0[
0j
0&
0g
0f
0e
1b
1]
18
1(
1%
12
17
16
15
0)
#320000
0!
0G
0H
1@
#340000
1!
1G
1H
0@
0P
0N
1[
1j
1Q
0h
0\
0Z
1O
1&
0]
1Z
08
0(
0'
0$
0%
1'
1$
1)
#360000
0!
0G
0H
1@
#380000
1!
1G
1H
0@
1R
1P
1`
0[
1Y
1^
0j
0Q
1h
1f
1e
0b
1\
1%
0*
18
02
1(
06
05
#400000
0!
0G
0H
1@
#420000
1!
1G
1H
0@
1S
0R
1a
1T
1]
0Y
0e
0c
1b
0\
0Z
0)
03
12
0(
0'
0$
15
#440000
0!
0G
0H
1@
#460000
1!
1G
1H
0@
1U
0S
1_
0]
1Y
0`
0T
1g
1c
1\
1Z
1)
13
1(
1'
1$
07
#480000
0!
0G
0H
1@
#500000
1!
1G
1H
0@
1V
0U
1`
0a
1]
0Y
0g
0f
0c
0\
0Z
0)
03
0(
0'
0$
17
16
#520000
0!
0G
0H
1@
#540000
1!
1G
1H
0@
1W
0V
0`
1g
1d
1c
13
07
04
#560000
0!
0G
0H
1@
#580000
1!
1G
1H
0@
1X
0W
1a
1`
0^
0]
1\
1Z
1I
0h
1f
1e
0d
1(
1'
1$
1*
1)
08
06
05
14
#600000
0!
0G
0H
1@
#620000
1!
1G
1H
0@
0X
1M
0`
0_
1]
0\
0Z
0I
1[
1j
0b
0]
1Z
0(
0'
0$
0)
0%
02
1'
1$
1)
#640000
0!
0G
0H
1@
#660000
1!
1G
1H
0@
1N
0M
1h
1\
0O
0a
0[
0j
0&
0g
0f
0e
1b
1]
18
1(
1%
12
17
16
15
0)
#680000
0!
0G
0H
1@
#700000
1!
1G
1H
0@
0P
0N
1[
1j
1Q
0h
0\
0Z
1O
1&
0]
1Z
08
0(
0'
0$
0%
1'
1$
1)
#720000
0!
0G
0H
1@
#740000
1!
1G
1H
0@
1R
1P
1`
0[
1Y
1^
0j
0Q
1h
1f
1e
0b
1\
1%
0*
18
02
1(
06
05
#760000
0!
0G
0H
1@
#780000
1!
1G
1H
0@
1S
0R
1a
1T
1]
0Y
0e
0c
1b
0\
0Z
0)
03
12
0(
0'
0$
15
#800000
0!
0G
0H
1@
#820000
1!
1G
1H
0@
1U
0S
1_
0]
1Y
0`
0T
1g
1c
1\
1Z
1)
13
1(
1'
1$
07
#840000
0!
0G
0H
1@
#860000
1!
1G
1H
0@
1V
0U
1`
0a
1]
0Y
0g
0f
0c
0\
0Z
0)
03
0(
0'
0$
17
16
#880000
0!
0G
0H
1@
#900000
1!
1G
1H
0@
1W
0V
0`
1g
1d
1c
13
07
04
#920000
0!
0G
0H
1@
#940000
1!
1G
1H
0@
1X
0W
1a
1`
0^
0]
1\
1Z
1I
0h
1f
1e
0d
1(
1'
1$
1*
1)
08
06
05
14
#960000
0!
0G
0H
1@
#980000
1!
1G
1H
0@
0X
1M
0`
0_
1]
0\
0Z
0I
1[
1j
0b
0]
1Z
0(
0'
0$
0)
0%
02
1'
1$
1)
#1000000
