Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: FPGADevice.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPGADevice.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPGADevice"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : FPGADevice
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Temp/MIPS-Parts.V" in library work
Module <DMemory_IO> compiled
Module <RegFile> compiled
Module <ALU> compiled
Module <MUX2_3bit> compiled
Module <MUX2> compiled
Module <MUX_PC> compiled
Module <MUX4> compiled
Compiling verilog file "../Temp/Control.V" in library work
Module <SignExt> compiled
Module <ALUControl> compiled
Compiling verilog file "../Temp/PMIPSL0.V" in library work
Module <Control> compiled
Compiling verilog file "../Temp/IM3.V" in library work
Module <PMIPSL0> compiled
Compiling verilog file "../Temp/SubProject3FPGA.V" in library work
Module <IM3> compiled
Module <FPGADevice> compiled
No errors in compilation
Analysis of file <"FPGADevice.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FPGADevice> in library <work>.

Analyzing hierarchy for module <PMIPSL0> in library <work>.

Analyzing hierarchy for module <IM3> in library <work>.

Analyzing hierarchy for module <DMemory_IO> in library <work>.

Analyzing hierarchy for module <MUX_PC> in library <work>.

Analyzing hierarchy for module <RegFile> in library <work>.

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <MUX2_3bit> in library <work>.

Analyzing hierarchy for module <MUX2> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <ALUControl> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FPGADevice>.
Module <FPGADevice> is correct for synthesis.
 
Analyzing module <PMIPSL0> in library <work>.
Module <PMIPSL0> is correct for synthesis.
 
Analyzing module <MUX_PC> in library <work>.
Module <MUX_PC> is correct for synthesis.
 
Analyzing module <RegFile> in library <work>.
WARNING:Xst:905 - "../Temp/MIPS-Parts.V" line 162: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regcell>
WARNING:Xst:905 - "../Temp/MIPS-Parts.V" line 167: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regcell>
Module <RegFile> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <MUX2_3bit> in library <work>.
Module <MUX2_3bit> is correct for synthesis.
 
Analyzing module <MUX2> in library <work>.
Module <MUX2> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <ALUControl> in library <work>.
Module <ALUControl> is correct for synthesis.
 
Analyzing module <IM3> in library <work>.
Module <IM3> is correct for synthesis.
 
Analyzing module <DMemory_IO> in library <work>.
Module <DMemory_IO> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <IM3>.
    Related source file is "../Temp/IM3.V".
WARNING:Xst:647 - Input <iaddr<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iaddr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <IM3> synthesized.


Synthesizing Unit <DMemory_IO>.
    Related source file is "../Temp/MIPS-Parts.V".
    Found 64x16-bit single-port RAM <Mram_memcell> for signal <memcell>.
    Found 7-bit register for signal <n_io_display>.
    Found 7-bit register for signal <io_display>.
    Found 16-bit comparator greatequal for signal <rdata$cmp_ge0000> created at line 103.
    Found 16-bit comparator lessequal for signal <rdata$cmp_le0000> created at line 103.
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <DMemory_IO> synthesized.


Synthesizing Unit <MUX_PC>.
    Related source file is "../Temp/MIPS-Parts.V".
Unit <MUX_PC> synthesized.


Synthesizing Unit <RegFile>.
    Related source file is "../Temp/MIPS-Parts.V".
    Found 8x16-bit dual-port RAM <Mram_regcell> for signal <regcell>.
    Found 8x16-bit dual-port RAM <Mram_regcell_ren> for signal <regcell>.
    Summary:
	inferred   2 RAM(s).
Unit <RegFile> synthesized.


Synthesizing Unit <Control>.
    Related source file is "../Temp/Control.V".
WARNING:Xst:647 - Input <IDEX<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IFID<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXMEM<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <Hazard> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <ControlCode>.
    Found 2-bit register for signal <ControlCode>.
    Found 3-bit comparator equal for signal <ControlCode$cmp_eq0004> created at line 294.
    Found 3-bit comparator equal for signal <ControlCode$cmp_eq0005> created at line 294.
    Found 3-bit comparator equal for signal <ControlCode$cmp_eq0008> created at line 375.
    Found 3-bit comparator equal for signal <ControlCode$cmp_eq0009> created at line 375.
    Found 3-bit comparator equal for signal <ControlCode$cmp_eq0011> created at line 396.
    Found 3-bit comparator equal for signal <ControlCode$cmp_eq0012> created at line 396.
    Found 3-bit comparator equal for signal <ControlCode$cmp_eq0013> created at line 417.
    Found 3-bit comparator equal for signal <ControlCode$cmp_eq0014> created at line 417.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <Control> synthesized.


Synthesizing Unit <MUX2_3bit>.
    Related source file is "../Temp/MIPS-Parts.V".
Unit <MUX2_3bit> synthesized.


Synthesizing Unit <MUX2>.
    Related source file is "../Temp/MIPS-Parts.V".
Unit <MUX2> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../Temp/MIPS-Parts.V".
    Found 16-bit adder for signal <result$addsub0000> created at line 204.
    Found 16-bit subtractor for signal <result$sub0001> created at line 206.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <ALUControl>.
    Related source file is "../Temp/Control.V".
    Found 3-bit 4-to-1 multiplexer for signal <ALUSelect>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <ALUControl> synthesized.


Synthesizing Unit <PMIPSL0>.
    Related source file is "../Temp/PMIPSL0.V".
WARNING:Xst:1780 - Signal <regf7<15:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <regf7<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <regf6<15:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <regf6<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <regf5<15:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <regf5<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <regf4<15:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <regf4<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <regf3<15:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <regf3<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <regf2<15:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <regf2<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <regf1<15:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <regf1<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <regf0<15:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <regf0<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <reg7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe24> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe23> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe21> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe20> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe19> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe18> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe17> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe16> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe15> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe14> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe13> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <probe1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ccode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IFIDConst<6:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EXMEMBranchAddr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit adder for signal <EXBranchAddr>.
    Found 16-bit register for signal <EXMEMALUOut>.
    Found 1-bit register for signal <EXMEMALUZero>.
    Found 1-bit register for signal <EXMEMBranch>.
    Found 16-bit register for signal <EXMEMInstr>.
    Found 1-bit register for signal <EXMEMMemRead>.
    Found 1-bit register for signal <EXMEMMemtoReg>.
    Found 1-bit register for signal <EXMEMMemWrite>.
    Found 16-bit register for signal <EXMEMPCPlus2>.
    Found 16-bit register for signal <EXMEMRegRead2>.
    Found 1-bit register for signal <EXMEMRegWrite>.
    Found 3-bit register for signal <EXMEMWriteAddr>.
    Found 2-bit register for signal <IDEXALUOp>.
    Found 1-bit register for signal <IDEXALUSrc>.
    Found 1-bit register for signal <IDEXBranch>.
    Found 16-bit register for signal <IDEXInstr>.
    Found 1-bit register for signal <IDEXMemRead>.
    Found 1-bit register for signal <IDEXMemtoReg>.
    Found 1-bit register for signal <IDEXMemWrite>.
    Found 16-bit register for signal <IDEXPCPlus2>.
    Found 1-bit register for signal <IDEXRegDst>.
    Found 3-bit register for signal <IDEXRegfield2>.
    Found 3-bit register for signal <IDEXRegfield3>.
    Found 16-bit register for signal <IDEXRegRead1>.
    Found 16-bit register for signal <IDEXRegRead2>.
    Found 1-bit register for signal <IDEXRegWrite>.
    Found 16-bit register for signal <IDEXSignExtend>.
    Found 16-bit register for signal <IFIDInstr>.
    Found 16-bit register for signal <IFIDPCPlus2>.
    Found 16-bit register for signal <MEMWBALUOut>.
    Found 16-bit register for signal <MEMWBMemReadData>.
    Found 1-bit register for signal <MEMWBMemtoReg>.
    Found 1-bit register for signal <MEMWBRegWrite>.
    Found 3-bit register for signal <MEMWBWriteAddr>.
    Found 16-bit register for signal <PC>.
    Found 16-bit adder for signal <PCPlus2>.
    Summary:
	inferred 253 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <PMIPSL0> synthesized.


Synthesizing Unit <FPGADevice>.
    Related source file is "../Temp/SubProject3FPGA.V".
WARNING:Xst:646 - Signal <aluresult> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <aluout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <FPGADevice> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 64x16-bit single-port RAM                             : 1
 8x16-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
# Registers                                            : 37
 1-bit register                                        : 15
 16-bit register                                       : 14
 2-bit register                                        : 2
 3-bit register                                        : 4
 7-bit register                                        : 2
# Comparators                                          : 10
 16-bit comparator greatequal                          : 1
 16-bit comparator lessequal                           : 1
 3-bit comparator equal                                : 8
# Multiplexers                                         : 1
 3-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <IDEXInstr_9> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXRegfield2_2> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_3> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXSignExtend_3> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_8> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXRegfield2_1> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_2> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXSignExtend_2> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_7> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXRegfield2_0> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_1> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXSignExtend_1> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_6> in Unit <comp> is equivalent to the following 11 FFs/Latches, which will be removed : <IDEXRegfield3_2> <IDEXSignExtend_6> <IDEXSignExtend_7> <IDEXSignExtend_8> <IDEXSignExtend_9> <IDEXSignExtend_10> <IDEXSignExtend_11> <IDEXSignExtend_12> <IDEXSignExtend_13> <IDEXSignExtend_14> <IDEXSignExtend_15> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_0> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXSignExtend_0> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_5> in Unit <comp> is equivalent to the following 2 FFs/Latches, which will be removed : <IDEXRegfield3_1> <IDEXSignExtend_5> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_4> in Unit <comp> is equivalent to the following 2 FFs/Latches, which will be removed : <IDEXRegfield3_0> <IDEXSignExtend_4> 
WARNING:Xst:2677 - Node <ControlCode_1> of sequential type is unconnected in block <cntrol1>.
WARNING:Xst:2677 - Node <EXMEMInstr_0> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_1> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_2> of sequential type is unconnected in block <comp>.

Synthesizing (advanced) Unit <FPGADevice>.
INFO:Xst:3225 - The RAM <datamemdevice/Mram_memcell> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <datamemdevice/_and0000> | high     |
    |     addrA          | connected to signal <dmemaddr>      |          |
    |     diA            | connected to signal <dmemwdata>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clock>         | rise     |
    |     addrB          | connected to signal <comp/aluout1>  |          |
    |     doB            | connected to signal <datamemdevice/mem_rdata> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FPGADevice> synthesized (advanced).

Synthesizing (advanced) Unit <RegFile>.
INFO:Xst:3231 - The small RAM <Mram_regcell> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <raddr1>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_regcell_ren> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <raddr2>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RegFile> synthesized (advanced).
WARNING:Xst:2677 - Node <ControlCode_1> of sequential type is unconnected in block <Control>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 64x16-bit dual-port block RAM                         : 1
 8x16-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
# Registers                                            : 268
 Flip-Flops                                            : 268
# Comparators                                          : 10
 16-bit comparator greatequal                          : 1
 16-bit comparator lessequal                           : 1
 3-bit comparator equal                                : 8
# Multiplexers                                         : 1
 3-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_7> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXRegfield2_0> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_5> in Unit <FPGADevice> is equivalent to the following 2 FFs/Latches, which will be removed : <comp/IDEXSignExtend_5> <comp/IDEXRegfield3_1> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_3> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXSignExtend_3> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_1> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXSignExtend_1> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_4> in Unit <FPGADevice> is equivalent to the following 2 FFs/Latches, which will be removed : <comp/IDEXSignExtend_4> <comp/IDEXRegfield3_0> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_2> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXSignExtend_2> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_0> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXSignExtend_0> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_8> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXRegfield2_1> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_6> in Unit <FPGADevice> is equivalent to the following 11 FFs/Latches, which will be removed : <comp/IDEXSignExtend_6> <comp/IDEXSignExtend_7> <comp/IDEXSignExtend_8> <comp/IDEXSignExtend_9> <comp/IDEXSignExtend_10> <comp/IDEXSignExtend_11> <comp/IDEXSignExtend_12> <comp/IDEXSignExtend_13> <comp/IDEXSignExtend_14> <comp/IDEXSignExtend_15> <comp/IDEXRegfield3_2> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_9> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXRegfield2_2> 
INFO:Xst:2261 - The FF/Latch <comp/IFIDInstr_11> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IFIDInstr_15> 
INFO:Xst:2261 - The FF/Latch <comp/IFIDInstr_4> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IFIDInstr_5> 
INFO:Xst:2261 - The FF/Latch <comp/IFIDInstr_1> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IFIDInstr_3> 
INFO:Xst:2261 - The FF/Latch <comp/IFIDInstr_0> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IFIDInstr_12> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_1> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXInstr_3> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_4> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXInstr_5> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_0> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXInstr_12> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXInstr_11> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXInstr_15> 
INFO:Xst:2261 - The FF/Latch <comp/EXMEMInstr_0> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/EXMEMInstr_12> 
INFO:Xst:2261 - The FF/Latch <comp/EXMEMInstr_1> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/EXMEMInstr_3> 
INFO:Xst:2261 - The FF/Latch <comp/EXMEMInstr_4> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/EXMEMInstr_5> 
INFO:Xst:2261 - The FF/Latch <comp/EXMEMInstr_11> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/EXMEMInstr_15> 
WARNING:Xst:2677 - Node <comp/PC_0> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/PC_6> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/PC_7> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/PC_8> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/PC_9> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/PC_10> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/PC_11> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/PC_12> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/PC_13> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/PC_14> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/PC_15> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_0> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_6> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_7> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_8> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_9> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_10> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_11> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_12> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_13> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_14> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IFIDPCPlus2_15> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_0> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_6> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_7> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_8> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_9> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_10> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_11> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_12> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_13> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_14> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/IDEXPCPlus2_15> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_0> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_6> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_7> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_8> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_9> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_10> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_11> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_12> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_13> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_14> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMPCPlus2_15> of sequential type is unconnected in block <FPGADevice>.

Optimizing unit <FPGADevice> ...

Optimizing unit <RegFile> ...

Optimizing unit <Control> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <comp/EXMEMInstr_2> of sequential type is unconnected in block <FPGADevice>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <comp/IDEXBranch> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXALUOp_0> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXRegDst> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXALUOp_1> 
INFO:Xst:2261 - The FF/Latch <comp/IDEXMemtoReg> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/IDEXMemRead> 
INFO:Xst:2261 - The FF/Latch <comp/EXMEMMemRead> in Unit <FPGADevice> is equivalent to the following FF/Latch, which will be removed : <comp/EXMEMMemtoReg> 
Found area constraint ratio of 100 (+ 5) on block FPGADevice, actual ratio is 8.

Final Macro Processing ...

Processing Unit <FPGADevice> :
	Found 2-bit shift register for signal <comp/MEMWBRegWrite>.
Unit <FPGADevice> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 183
 Flip-Flops                                            : 183
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FPGADevice.ngr
Top Level Output File Name         : FPGADevice
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 373
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 4
#      LUT2                        : 43
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 59
#      LUT3_D                      : 2
#      LUT3_L                      : 7
#      LUT4                        : 128
#      LUT4_D                      : 10
#      LUT4_L                      : 19
#      MUXCY                       : 44
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 184
#      FD                          : 92
#      FDE                         : 7
#      FDR                         : 78
#      FDRS                        : 6
#      FDSE                        : 1
# RAMS                             : 33
#      RAM16X1D                    : 32
#      RAMB16_S18_S18              : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 3
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                      204  out of   2448     8%  
 Number of Slice Flip Flops:            184  out of   4896     3%  
 Number of 4 input LUTs:                345  out of   4896     7%  
    Number used as logic:               280
    Number used as Shift registers:       1
    Number used as RAMs:                 64
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of     92    11%  
 Number of BRAMs:                         1  out of     12     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 218   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.303ns (Maximum Frequency: 107.489MHz)
   Minimum input arrival time before clock: 4.490ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 9.303ns (frequency: 107.489MHz)
  Total number of paths / destination ports: 5700 / 539
-------------------------------------------------------------------------
Delay:               9.303ns (Levels of Logic = 22)
  Source:            comp/IDEXALUSrc (FF)
  Destination:       comp/EXMEMALUZero (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: comp/IDEXALUSrc to comp/EXMEMALUZero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             48   0.591   1.271  comp/IDEXALUSrc (comp/IDEXALUSrc)
     LUT4:I3->O            1   0.704   0.000  comp/alu1/Msub_result_sub0001_lut<0> (comp/alu1/Msub_result_sub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  comp/alu1/Msub_result_sub0001_cy<0> (comp/alu1/Msub_result_sub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<1> (comp/alu1/Msub_result_sub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<2> (comp/alu1/Msub_result_sub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<3> (comp/alu1/Msub_result_sub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<4> (comp/alu1/Msub_result_sub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<5> (comp/alu1/Msub_result_sub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<6> (comp/alu1/Msub_result_sub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<7> (comp/alu1/Msub_result_sub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<8> (comp/alu1/Msub_result_sub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<9> (comp/alu1/Msub_result_sub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<10> (comp/alu1/Msub_result_sub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<11> (comp/alu1/Msub_result_sub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<12> (comp/alu1/Msub_result_sub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<13> (comp/alu1/Msub_result_sub0001_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  comp/alu1/Msub_result_sub0001_cy<14> (comp/alu1/Msub_result_sub0001_cy<14>)
     XORCY:CI->O           2   0.804   0.451  comp/alu1/Msub_result_sub0001_xor<15> (comp/alu1/result_sub0001<15>)
     LUT4:I3->O            1   0.704   0.000  comp/alu1/result<0>1 (comp/alu1/result<0>)
     MUXF5:I1->O           3   0.321   0.535  comp/alu1/result<0>_f5 (comp/aluout1<0>)
     LUT4:I3->O            1   0.704   0.000  comp/alu1/zero_result_cmp_eq000081_SW0_G (N67)
     MUXF5:I1->O           1   0.321   0.595  comp/alu1/zero_result_cmp_eq000081_SW0 (N50)
     LUT4:I0->O            1   0.704   0.000  comp/alu1/zero_result_cmp_eq000085 (comp/aluzero)
     FD:D                      0.308          comp/EXMEMALUZero
    ----------------------------------------
    Total                      9.303ns (6.451ns logic, 2.852ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.490ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       comp/cntrol1/ControlCode_0 (FF)
  Destination Clock: clock rising

  Data Path: reset to comp/cntrol1/ControlCode_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.218   1.237  reset_IBUF (reset_IBUF)
     LUT4:I2->O            1   0.704   0.420  comp/cntrol1/ControlCode_or0000 (comp/cntrol1/ControlCode_or0000)
     FDSE:S                    0.911          comp/cntrol1/ControlCode_0
    ----------------------------------------
    Total                      4.490ns (2.833ns logic, 1.657ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            datamemdevice/n_io_display_6 (FF)
  Destination:       io_display<6> (PAD)
  Source Clock:      clock rising

  Data Path: datamemdevice/n_io_display_6 to io_display<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  datamemdevice/n_io_display_6 (datamemdevice/n_io_display_6)
     OBUF:I->O                 3.272          io_display_6_OBUF (io_display<6>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.55 secs
 
--> 

Total memory usage is 248372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  112 (   0 filtered)
Number of infos    :   39 (   0 filtered)

