timestamp=1722987195123

[~A]
LastVerilogToplevel=tb_risingedge_detector
ModifyID=1
Version=74
design.sv_testbench.sv=0*2652*3466

[~MFT]
0=5|0work.mgf|3466|0
1=3|1work.mgf|1550|0
3=6|3work.mgf|2339|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|c73a565f2ade592f8ac1c68f484c9216ca7cd621a41c459dc0df6763ee3185a9

[rising_edge_detector]
A/rising_edge_detector=22|../design.sv|1|1*390
BinL64/rising_edge_detector=3*174
R=../design.sv|1
SLP=3*729
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|b485136d630df5ef2a5c3529a91f171487c33845c7153715be600560b8595f387dcf75557fdaa82476e4910b04ed2966

[tb_risingedge_detector]
A/tb_risingedge_detector=22|../testbench.sv|1|1*1550
BinL64/tb_risingedge_detector=3*1177
R=../testbench.sv|1
SLP=3*2339
Version=2023.04.112 (Linux64)|0000004d789c0dc7310ac0200c00c0af649734e8475afc80581b68401d929af7d7e186c34f065bab9d214ea30d82ccf688065aa6646f55a62c2eac15af7c9277b969f9c07824326d801d764b2ce90712c61a1b|697c9c90cc3f80209f33411cb5dece66f77a2dcc26fcd32f045130fe0a81f234ee8bddf209984de28acbf22361b8f94c

[~U]
$root=12|0*0|
rising_edge_detector=12|0*2214|
tb_risingedge_detector=12|0*2455||0x10
