#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  4 18:37:35 2025
# Process ID: 11788
# Current directory: C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.runs/synth_1
# Command line: vivado.exe -log fpga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl
# Log file: C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.runs/synth_1/fpga_top.vds
# Journal file: C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fpga_top.tcl -notrace
Command: synth_design -top fpga_top -part xczu7ev-fbvb900-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.566 ; gain = 119.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.runs/synth_1/.Xil/Vivado-11788-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.runs/synth_1/.Xil/Vivado-11788-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cos_in_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cos_in_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cos_cu' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cos_in_gen.sv:38]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnt_6b' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cos_in_gen.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'cnt_6b' (2#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cos_in_gen.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'cos_cu' (3#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cos_in_gen.sv:38]
INFO: [Synth 8-6157] synthesizing module 'cos_rom' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cos_in_gen.sv:107]
	Parameter OFFSET bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cos_rom' (4#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cos_in_gen.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'cos_in_gen' (5#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cos_in_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'FFT_TOP' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FFT_TOP.sv:3]
INFO: [Synth 8-6157] synthesizing module 'module0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/module0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod0_0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod0_0.sv:95]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cu_mod0_0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod0_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'cnt_5b' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_5b.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'cnt_5b' (6#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_5b.sv:21]
INFO: [Synth 8-6157] synthesizing module 'ctrl_mod0_fac8_0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod0_fac8_0.sv:3]
	Parameter CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ctrl_mod0_fac8_0' (7#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod0_fac8_0.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cu_mod0_0' (8#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod0_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'shift_reg' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
	Parameter REG_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg' (9#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BF2I' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:3]
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF2I' (10#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mul_fac8_0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_0.sv:3]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_fac8_0' (11#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_0.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod0_0' (12#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod0_0.sv:95]
INFO: [Synth 8-6157] synthesizing module 'mod0_1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod0_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cu_mod0_1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod0_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cnt_4b_fsm' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_4b_fsm.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CNT_1CYCLE bound to: 1 - type: integer 
	Parameter CNT_2CYCLE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_4b_fsm.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'cnt_4b_fsm' (13#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_4b_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ctrl_mux_shift_reg' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mux_shift_reg.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ADD_SEL bound to: 1 - type: integer 
	Parameter SUB_SEL bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mux_shift_reg.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_mux_shift_reg' (14#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mux_shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ctrl_mod0_fac8_1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod0_fac8_1.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MUL_13 bound to: 1 - type: integer 
	Parameter MUL_24 bound to: 2 - type: integer 
	Parameter WAIT bound to: 3 - type: integer 
	Parameter MUL_57 bound to: 4 - type: integer 
	Parameter MUL_68 bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod0_fac8_1.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_mod0_fac8_1' (15#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod0_fac8_1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cu_mod0_1' (16#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod0_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
	Parameter REG_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized0' (16#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_32_to_16' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_32_to_16.sv:3]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_32_to_16' (17#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_32_to_16.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
	Parameter REG_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized1' (17#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BF2I__parameterized0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:3]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF2I__parameterized0' (17#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mul_fac8_1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_1.sv:3]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter TWF_WIDTH bound to: 10 - type: integer 
	Parameter MUL_WIDTH bound to: 21 - type: integer 
	Parameter DOUT_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_fac8_1' (18#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod0_1' (19#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod0_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod0_2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod0_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cu_mod0_2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod0_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cnt_3b_fsm' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_3b_fsm.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CNT_1CYCLE bound to: 1 - type: integer 
	Parameter CNT_2CYCLE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_3b_fsm.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'cnt_3b_fsm' (20#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_3b_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_sel_ctrl_02' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_sel_ctrl_02.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ADD_SEL bound to: 1 - type: integer 
	Parameter SUB_SEL bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_sel_ctrl_02.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'mux_sel_ctrl_02' (21#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_sel_ctrl_02.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mul_twf_ctrl' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_twf_ctrl.sv:3]
	Parameter OFFSET bound to: 128 - type: integer 
	Parameter GROUP_SIZE bound to: 4 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DATA_NUM bound to: 16 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter OUT_CTRL_SIGNAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_twf_ctrl' (22#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_twf_ctrl.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cu_mod0_2' (23#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod0_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
	Parameter REG_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized2' (23#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_32_to_16__parameterized0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_32_to_16.sv:3]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_32_to_16__parameterized0' (23#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_32_to_16.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized3' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
	Parameter REG_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized3' (23#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BF2I__parameterized1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:3]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF2I__parameterized1' (23#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mul_fac8_2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:3]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter TWF_WIDTH bound to: 9 - type: integer 
	Parameter DOUT_WIDTH bound to: 23 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/rom_twf_gen.sv:2101]
	Parameter ROM_DEPTH bound to: 512 - type: integer 
	Parameter TWF_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_twf_gen' (24#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/rom_twf_gen.sv:2101]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'rom_twf_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'mul_fac8_2' (25#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod0_2' (26#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod0_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cbfp0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cbfp0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cu_cbfp0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_cbfp0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_sel_cbfp0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_sel_cbfp0.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ADD_SEL bound to: 1 - type: integer 
	Parameter SUB_SEL bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_sel_cbfp0.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'mux_sel_cbfp0' (27#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_sel_cbfp0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mag_ctrl_cbfp0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mag_ctrl_cbfp0.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MAG_EN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mag_ctrl_cbfp0' (28#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mag_ctrl_cbfp0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'min_4s_ctrl_cbfp0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_4s_ctrl_cbfp0.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MIN_4S_EN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'min_4s_ctrl_cbfp0' (29#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_4s_ctrl_cbfp0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'min_fin_ctrl_cbfp0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_fin_ctrl_cbfp0.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WAIT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'min_fin_ctrl_cbfp0' (30#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_fin_ctrl_cbfp0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bit_shift_ctrl' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/bit_shift_ctrl.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter EN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bit_shift_ctrl' (31#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/bit_shift_ctrl.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cu_cbfp0' (32#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_cbfp0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized4' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
	Parameter REG_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized4' (32#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_32_to_16__parameterized1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_32_to_16.sv:3]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_32_to_16__parameterized1' (32#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_32_to_16.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized5' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
	Parameter REG_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized5' (32#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mag_detect' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mag_detect.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mag_detect' (33#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mag_detect.sv:1]
INFO: [Synth 8-6157] synthesizing module 'min_detect_16in' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_detect_16in.sv:1]
	Parameter LZC_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'min_2in' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_2in.sv:3]
	Parameter LZC_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'min_2in' (34#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_2in.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'min_detect_16in' (35#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_detect_16in.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_reg_cbfp' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg_cbfp.sv:3]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter REG_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg_cbfp' (36#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg_cbfp.sv:3]
INFO: [Synth 8-6157] synthesizing module 'min_detect_4in' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_detect_4in.sv:3]
	Parameter LZC_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'min_detect_4in' (37#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_detect_4in.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_bit_shift' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/top_bit_shift.sv:3]
	Parameter INPUT_WIDTH bound to: 23 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 11 - type: integer 
	Parameter BLOCK_SIZE bound to: 16 - type: integer 
	Parameter SHIFT_WIDTH bound to: 5 - type: integer 
	Parameter SHIFT_TARGET bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bit_shift' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/bit_shift.sv:3]
	Parameter INPUT_WIDTH bound to: 23 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 11 - type: integer 
	Parameter SHIFT_WIDTH bound to: 5 - type: integer 
	Parameter SHIFT_TARGET bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bit_shift' (38#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/bit_shift.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_bit_shift' (39#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/top_bit_shift.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cbfp0' (40#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cbfp0.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'module0' (41#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/module0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'module1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/module1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod1_0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod1_0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cu_mod1_0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod1_0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cnt_2b' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_2b.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cnt_2b' (42#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_2b.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ctrl_mod1_fac8_0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod1_fac8_0.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ALERT bound to: 1 - type: integer 
	Parameter EN bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod1_fac8_0.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_mod1_fac8_0' (43#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod1_fac8_0.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cu_mod1_0' (44#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod1_0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized6' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
	Parameter REG_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized6' (44#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BF2I__parameterized2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:3]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF2I__parameterized2' (44#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mul_fac8_0__parameterized0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_0.sv:3]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_fac8_0__parameterized0' (44#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_0.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod1_0' (45#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod1_0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod1_1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod1_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cu_mod1_1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod1_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cnt_1b_fsm' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_1b_fsm.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CNT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnt_1b_fsm' (46#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cnt_1b_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ctrl_mod1_fac8_1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod1_fac8_1.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MUL_1234 bound to: 1 - type: integer 
	Parameter MUL_5678 bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod1_fac8_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_mod1_fac8_1' (47#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/ctrl_mod1_fac8_1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cu_mod1_1' (48#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod1_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized7' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
	Parameter REG_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized7' (48#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux_32_to_16__parameterized2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_32_to_16.sv:3]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_32_to_16__parameterized2' (48#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mux_32_to_16.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg16_mod11' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg16_mod11.sv:3]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter NUM_IN_OUT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg16_mod11' (49#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg16_mod11.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BF2I__parameterized3' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:3]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF2I__parameterized3' (49#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mul_fac8_1_mod11' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_1_mod11.sv:3]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter TWF_WIDTH bound to: 10 - type: integer 
	Parameter MUL_WIDTH bound to: 23 - type: integer 
	Parameter DOUT_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mul_fac8_1_mod11' (50#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_1_mod11.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod1_1' (51#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod1_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod1_2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod1_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cu_mod1_2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod1_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'addr_gen' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/addr_gen_mod12.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'addr_gen' (52#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/addr_gen_mod12.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cu_mod1_2' (53#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_mod1_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BF2I_8bundle' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_8bundle.sv:3]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF2I_8bundle' (54#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_8bundle.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mul_fac8_2_mod12' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:3]
INFO: [Synth 8-6157] synthesizing module 'twf_rom_mod12' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/twf_rom_mod12.sv:3]
	Parameter ROM_DEPTH bound to: 512 - type: integer 
	Parameter TWF_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter OFFSET bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'twf_rom_mod12' (55#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/twf_rom_mod12.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'twf_rom_mod12' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'twf_rom_mod12' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'twf_rom_mod12' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'twf_rom_mod12' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'twf_rom_mod12' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'twf_rom_mod12' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'twf_rom_mod12' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (9) of module 'twf_rom_mod12' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'mul_fac8_2_mod12' (56#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod1_2' (57#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod1_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cbfp1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cbfp1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cu_cbfp1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_cbfp1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cu_cbfp1' (58#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cu_cbfp1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized8' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
	Parameter DATA_WIDTH bound to: 25 - type: integer 
	Parameter NUM_IN_OUT bound to: 8 - type: integer 
	Parameter REG_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized8' (58#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mag_detect_cbfp1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mag_detect_cbf1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mag_detect_cbfp1' (59#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mag_detect_cbf1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'min_detect_cbfp1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_detect_cbfp1.sv:1]
	Parameter LZC_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'min_8in_cbfp1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_8in_cbfp1.sv:1]
	Parameter LZC_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'min_8in_cbfp1' (60#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_8in_cbfp1.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'min_detect_cbfp1' (61#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/min_detect_cbfp1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'top_bit_shift_cbfp1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/top_bit_shift_cbfp1.sv:3]
	Parameter INPUT_WIDTH bound to: 25 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter BLOCK_SIZE bound to: 8 - type: integer 
	Parameter SHIFT_WIDTH bound to: 5 - type: integer 
	Parameter SHIFT_TARGET bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bit_shift_cbfp1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/bit_shift_cbfp1.sv:3]
	Parameter INPUT_WIDTH bound to: 25 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter SHIFT_WIDTH bound to: 5 - type: integer 
	Parameter SHIFT_TARGET bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bit_shift_cbfp1' (62#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/bit_shift_cbfp1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_bit_shift_cbfp1' (63#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/top_bit_shift_cbfp1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cbfp1' (64#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cbfp1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'module1' (65#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/module1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'module2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/module2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod2_0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod2_0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fac8_0_mod20' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_0_mod20.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fac8_0_mod20' (66#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_0_mod20.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BF2I_4bundle' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_4bundle.sv:3]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF2I_4bundle' (67#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_4bundle.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod2_0' (68#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod2_0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod2_1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod2_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BF2I_2bundle' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_2bundle.sv:3]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF2I_2bundle' (69#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_2bundle.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fac8_1_mj' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_1_mj.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fac8_1_mj' (70#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_1_mj.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fac8_1_181j' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_1_181j.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fac8_1_181j' (71#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_1_181j.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fac8_1_m181j' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_1_m181j.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fac8_1_m181j' (72#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/fac8_1_m181j.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mod2_1' (73#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod2_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod2_2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod2_2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BF2I_1bundle' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_1bundle.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF2I_1bundle' (74#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I_1bundle.sv:3]
INFO: [Synth 8-6157] synthesizing module 'saturation' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/saturate_16b.sv:3]
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter DOUT_WIDTH bound to: 16 - type: integer 
	Parameter SAT_MAX_VAL bound to: 32767 - type: integer 
	Parameter SAT_MIN_VAL bound to: -32768 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'saturation' (75#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/saturate_16b.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod2_2' (76#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mod2_2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'module2' (77#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/module2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'top_cbfp2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/TOP_cbfp2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cbfp2' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cbfp2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mem_cbfp0' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mem_cbfp0.sv:3]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter FACTOR_WIDTH bound to: 5 - type: integer 
	Parameter IN1_OFFSET bound to: 64 - type: integer 
	Parameter DATA_OUT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_cbfp0' (78#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mem_cbfp0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mem_cbfp1' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mem_cbfp1.sv:3]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter FACTOR_WIDTH bound to: 5 - type: integer 
	Parameter IN2_OFFSET bound to: 8 - type: integer 
	Parameter DATA_OUT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_cbfp1' (79#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mem_cbfp1.sv:3]
	Parameter FACTOR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_OUT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'index_sum' (80#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/index_sum.sv:3]
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 13 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bit_shift_cbfp2' (81#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cbfp2.sv:923]
INFO: [Synth 8-6155] done synthesizing module 'cbfp2' (82#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/cbfp2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'full_512_mem_ctrl' (83#1) [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/full_512_mem_ctrl.sv:3]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter REG_IN bound to: 32 - type: integer 
	Parameter REG_OUT bound to: 512 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_VIO'. This will prevent further optimization [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:70]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_REG_OUT'. This will prevent further optimization [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:49 ; elapsed = 00:02:55 . Memory (MB): peak = 5794.062 ; gain = 4211.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:03:07 . Memory (MB): peak = 5806.348 ; gain = 4223.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:00 ; elapsed = 00:03:07 . Memory (MB): peak = 5806.348 ; gain = 4223.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5806.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_CLK_WIZARD'
Finished Parsing XDC File [c:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_CLK_WIZARD'
Parsing XDC File [c:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.gen/sources_1/ip/vio_1/vio_1/vio_1_in_context.xdc] for cell 'U_VIO'
Finished Parsing XDC File [c:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.gen/sources_1/ip/vio_1/vio_1/vio_1_in_context.xdc] for cell 'U_VIO'
Parsing XDC File [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/constrs_1/imports/Desktop/UltraZed-EV-CC-Master-XDC.xdc]
Finished Parsing XDC File [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/constrs_1/imports/Desktop/UltraZed-EV-CC-Master-XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/constrs_1/imports/Desktop/UltraZed-EV-CC-Master-XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 5823.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.603 . Memory (MB): peak = 5823.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:47 ; elapsed = 00:03:53 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-fbvb900-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:47 ; elapsed = 00:03:53 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  c:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_n. (constraint file  c:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  c:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_p. (constraint file  c:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for U_CLK_WIZARD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U_VIO. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:47 ; elapsed = 00:03:53 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnt_4b_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ctrl_mux_shift_reg'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ctrl_mod0_fac8_1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnt_3b_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mux_sel_ctrl_02'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mux_sel_cbfp0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ctrl_mod1_fac8_0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ctrl_mod1_fac8_1'
DSP Debug: swapped A/B pins for adder 000001BEFE19C850
DSP Debug: swapped A/B pins for adder 000001BE9520DBE0
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              CNT_1CYCLE |                              010 |                               01
              CNT_2CYCLE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cnt_4b_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 ADD_SEL |                              010 |                               01
                 SUB_SEL |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ctrl_mux_shift_reg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                  MUL_13 |                              001 |                              001
                  MUL_24 |                              010 |                              010
                    WAIT |                              011 |                              011
                  MUL_57 |                              100 |                              100
                  MUL_68 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ctrl_mod0_fac8_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              CNT_1CYCLE |                              010 |                               01
              CNT_2CYCLE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cnt_3b_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 ADD_SEL |                              010 |                               01
                 SUB_SEL |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mux_sel_ctrl_02'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 ADD_SEL |                              010 |                               01
                 SUB_SEL |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mux_sel_cbfp0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                   ALERT |                              010 |                               01
                      EN |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ctrl_mod1_fac8_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                MUL_1234 |                               01 |                               01
                MUL_5678 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ctrl_mod1_fac8_1'
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[0][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[1][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[2][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[3][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[4][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[5][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[6][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[7][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[8][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[9][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[10][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[11][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[12][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[13][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[14][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[15][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[16][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[17][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[18][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[19][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[20][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[21][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[22][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[23][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[24][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[25][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[26][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[27][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[28][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[29][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[30][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[31][0]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[0][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[1][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[2][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[3][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[4][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[5][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[6][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[7][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[8][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[9][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[10][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[11][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[12][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[13][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[14][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[15][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[16][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[17][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[18][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[19][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[20][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[21][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[22][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[23][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[24][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[25][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[26][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[27][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[28][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[29][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[30][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[31][1]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[0][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[1][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[2][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[3][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[4][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[5][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[6][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[7][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[8][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[9][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[10][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[11][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[12][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[13][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[14][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[15][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[16][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[17][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[18][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[19][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[20][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[21][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[22][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[23][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[24][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[25][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[26][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[27][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[28][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[29][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[30][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[31][2]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[0][3]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[1][3]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[2][3]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_R_reg[3][3]' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/FPGA_TOP.sv:153]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:28 ; elapsed = 00:05:39 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 176   
	   2 Input   24 Bit       Adders := 64    
	   2 Input   22 Bit       Adders := 64    
	   2 Input   17 Bit       Adders := 32    
	   3 Input   17 Bit       Adders := 32    
	   2 Input   16 Bit       Adders := 32    
	   3 Input   16 Bit       Adders := 32    
	   2 Input   14 Bit       Adders := 64    
	   3 Input   14 Bit       Adders := 64    
	   2 Input   13 Bit       Adders := 64    
	   3 Input   13 Bit       Adders := 64    
	   2 Input   12 Bit       Adders := 48    
	   3 Input   12 Bit       Adders := 32    
	   2 Input   11 Bit       Adders := 32    
	   3 Input   11 Bit       Adders := 32    
	   2 Input   10 Bit       Adders := 80    
	   3 Input   10 Bit       Adders := 32    
	   2 Input    9 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 98    
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 5     
+---Registers : 
	               25 Bit    Registers := 256   
	               23 Bit    Registers := 480   
	               21 Bit    Registers := 64    
	               17 Bit    Registers := 64    
	               16 Bit    Registers := 192   
	               14 Bit    Registers := 128   
	               13 Bit    Registers := 1568  
	               12 Bit    Registers := 224   
	               11 Bit    Registers := 128   
	               10 Bit    Registers := 896   
	                9 Bit    Registers := 521   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1227  
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input   23 Bit        Muxes := 32    
	   2 Input   16 Bit        Muxes := 128   
	   2 Input   13 Bit        Muxes := 2240  
	   2 Input   12 Bit        Muxes := 128   
	   2 Input   11 Bit        Muxes := 32    
	   2 Input   10 Bit        Muxes := 65    
	   4 Input   10 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 20    
	   2 Input    6 Bit        Muxes := 34    
	   2 Input    5 Bit        Muxes := 605   
	  45 Input    5 Bit        Muxes := 32    
	  49 Input    5 Bit        Muxes := 64    
	  28 Input    5 Bit        Muxes := 481   
	   3 Input    5 Bit        Muxes := 7     
	   8 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 383   
	  10 Input    5 Bit        Muxes := 1     
	  14 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	  27 Input    5 Bit        Muxes := 1     
	  26 Input    5 Bit        Muxes := 1     
	  25 Input    5 Bit        Muxes := 1     
	  24 Input    5 Bit        Muxes := 1     
	  23 Input    5 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 1     
	  21 Input    5 Bit        Muxes := 2     
	  20 Input    5 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	  17 Input    5 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 1     
	  15 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 381   
	   2 Input    1 Bit        Muxes := 1682  
	   3 Input    1 Bit        Muxes := 34    
	   6 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 15    
	  13 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 5     
	  25 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 2     
	  64 Input    1 Bit        Muxes := 325   
	  32 Input    1 Bit        Muxes := 2     
	  62 Input    1 Bit        Muxes := 1     
	  61 Input    1 Bit        Muxes := 1     
	  60 Input    1 Bit        Muxes := 1     
	  59 Input    1 Bit        Muxes := 1     
	  58 Input    1 Bit        Muxes := 1     
	  56 Input    1 Bit        Muxes := 1     
	  54 Input    1 Bit        Muxes := 1     
	  52 Input    1 Bit        Muxes := 1     
	  50 Input    1 Bit        Muxes := 1     
	  48 Input    1 Bit        Muxes := 1     
	  46 Input    1 Bit        Muxes := 1     
	  44 Input    1 Bit        Muxes := 1     
	  42 Input    1 Bit        Muxes := 1     
	  41 Input    1 Bit        Muxes := 1     
	  40 Input    1 Bit        Muxes := 1     
	  38 Input    1 Bit        Muxes := 1     
	  37 Input    1 Bit        Muxes := 1     
	  36 Input    1 Bit        Muxes := 1     
	  35 Input    1 Bit        Muxes := 1     
	  34 Input    1 Bit        Muxes := 1     
	  31 Input    1 Bit        Muxes := 1     
	  30 Input    1 Bit        Muxes := 1     
	  29 Input    1 Bit        Muxes := 1     
	  28 Input    1 Bit        Muxes := 482   
	  27 Input    1 Bit        Muxes := 2     
	  26 Input    1 Bit        Muxes := 2     
	  24 Input    1 Bit        Muxes := 2     
	  23 Input    1 Bit        Muxes := 2     
	  22 Input    1 Bit        Muxes := 2     
	  21 Input    1 Bit        Muxes := 3     
	  20 Input    1 Bit        Muxes := 2     
	  19 Input    1 Bit        Muxes := 2     
	  18 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 3     
	  15 Input    1 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 3     
	  12 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 488   
	  17 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port clk in module top_bit_shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstn in module top_bit_shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module top_bit_shift is either unconnected or has no load
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-7129] Port en in module rom_twf_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module rom_twf_gen__1 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CU_02/\MUL_TWF_CTRL_02/addr_next0_inferred__0 /\MUL_TWF_CTRL_02/n_step_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CU_02/\MUL_TWF_CTRL_02/addr_next0_inferred__0 /\MUL_TWF_CTRL_02/n_step_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CU_02/\MUL_TWF_CTRL_02/addr_next0_inferred__0 /\MUL_TWF_CTRL_02/n_step_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CU_02/\MUL_TWF_CTRL_02/addr_next0_inferred__0 /\MUL_TWF_CTRL_02/n_step_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CU_02/\MUL_TWF_CTRL_02/addr_next0_inferred__0 /\MUL_TWF_CTRL_02/n_step_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CU_02/\MUL_TWF_CTRL_02/addr_next0_inferred__0 /\MUL_TWF_CTRL_02/n_step_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CU_02/\MUL_TWF_CTRL_02/addr_next0_inferred__0 /\MUL_TWF_CTRL_02/n_step_reg_reg[3] )
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-7129] Port clk in module top_bit_shift_cbfp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstn in module top_bit_shift_cbfp1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module top_bit_shift_cbfp1 is either unconnected or has no load
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_CU_MOD11/U_FAC8_1_MOD1_CTRL/cnt_reg_reg[0]' (FDCE) to 'MOD1_1/U_CU_MOD11/U_FAC8_1_MOD1_CTRL/cnt_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_CU_MOD11/U_FAC8_1_MOD1_CTRL/cnt_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[0][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[0][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[0][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[1][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[1][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[1][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[2][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[2][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[2][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[2][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[3][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[3][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[3][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[3][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[3][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[4][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[4][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[4][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[4][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[4][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[5][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[5][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[5][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[5][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[5][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[6][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[6][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[6][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[6][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[6][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[7][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[7][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[7][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[7][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_sub_1_reg[7][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[0][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[0][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[0][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[1][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[1][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[1][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[2][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[2][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[2][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[2][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[3][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[3][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[3][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[3][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[3][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[4][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[4][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[4][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[4][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[4][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[5][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[5][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[5][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[5][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[5][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[6][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[6][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[6][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[6][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[6][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[7][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[7][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[7][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[7][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_Q_add_1_reg[7][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[0][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[0][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[0][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[1][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[1][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[1][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[2][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[2][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[2][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[2][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[3][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[3][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[3][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[3][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[3][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[4][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[4][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[4][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[4][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[4][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[5][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[5][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[5][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[5][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[5][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[6][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[6][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[6][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[6][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[6][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[7][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[7][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[7][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[7][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_sub_1_reg[7][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[0][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[0][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[0][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[1][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[1][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[1][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[2][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[2][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[2][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[2][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[3][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[3][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[3][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[3][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[3][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[4][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[4][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[4][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[4][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[4][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[5][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[5][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[5][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[5][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[5][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[6][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[6][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[6][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[6][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[6][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[7][7] )
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[7][20]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[7][21]'
INFO: [Synth 8-3886] merging instance 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[7][21]' (FDCE) to 'MOD1_1/U_MUL_FAC8_1_MOD11/mul_R_add_1_reg[7][22]'
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-7129] Port en in module saturation is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module saturation__1 is either unconnected or has no load
DSP Report: Generating DSP MUL8_1_6TH/mul_R0, operation Mode is: A*(B:0xb5).
DSP Report: operator MUL8_1_6TH/mul_R0 is absorbed into DSP MUL8_1_6TH/mul_R0.
DSP Report: Generating DSP MUL8_1_6TH/mul_R, operation Mode is: PCIN+A*(B:0xb5).
DSP Report: operator MUL8_1_6TH/mul_R is absorbed into DSP MUL8_1_6TH/mul_R.
DSP Report: operator MUL8_1_6TH/mul_R0 is absorbed into DSP MUL8_1_6TH/mul_R.
DSP Report: Generating DSP MUL8_1_6TH/mul_Q, operation Mode is: C-A*(B:0xb5).
DSP Report: operator MUL8_1_6TH/mul_Q is absorbed into DSP MUL8_1_6TH/mul_Q.
DSP Report: operator MUL8_1_6TH/mul_R0 is absorbed into DSP MUL8_1_6TH/mul_Q.
DSP Report: Generating DSP MUL8_1_8TH/mul_R0, operation Mode is: A*(B:0x3ff4b).
DSP Report: operator MUL8_1_8TH/mul_R0 is absorbed into DSP MUL8_1_8TH/mul_R0.
DSP Report: Generating DSP MUL8_1_8TH/mul_R, operation Mode is: PCIN+A*(B:0xb5).
DSP Report: operator MUL8_1_8TH/mul_R is absorbed into DSP MUL8_1_8TH/mul_R.
DSP Report: operator MUL8_1_8TH/mul_R0 is absorbed into DSP MUL8_1_8TH/mul_R.
DSP Report: Generating DSP MUL8_1_8TH/mul_Q, operation Mode is: C+A*(B:0x3ff4b).
DSP Report: operator MUL8_1_8TH/mul_Q is absorbed into DSP MUL8_1_8TH/mul_Q.
DSP Report: operator MUL8_1_8TH/mul_Q0 is absorbed into DSP MUL8_1_8TH/mul_Q.
DSP Report: Generating DSP MUL8_1_14TH/mul_R0, operation Mode is: A*(B:0xb5).
DSP Report: operator MUL8_1_14TH/mul_R0 is absorbed into DSP MUL8_1_14TH/mul_R0.
DSP Report: Generating DSP MUL8_1_14TH/mul_R, operation Mode is: PCIN+A*(B:0xb5).
DSP Report: operator MUL8_1_14TH/mul_R is absorbed into DSP MUL8_1_14TH/mul_R.
DSP Report: operator MUL8_1_14TH/mul_R0 is absorbed into DSP MUL8_1_14TH/mul_R.
DSP Report: Generating DSP MUL8_1_14TH/mul_Q, operation Mode is: C-A*(B:0xb5).
DSP Report: operator MUL8_1_14TH/mul_Q is absorbed into DSP MUL8_1_14TH/mul_Q.
DSP Report: operator MUL8_1_14TH/mul_R0 is absorbed into DSP MUL8_1_14TH/mul_Q.
DSP Report: Generating DSP MUL8_1_16TH/mul_R0, operation Mode is: A*(B:0x3ff4b).
DSP Report: operator MUL8_1_16TH/mul_R0 is absorbed into DSP MUL8_1_16TH/mul_R0.
DSP Report: Generating DSP MUL8_1_16TH/mul_R, operation Mode is: PCIN+A*(B:0xb5).
DSP Report: operator MUL8_1_16TH/mul_R is absorbed into DSP MUL8_1_16TH/mul_R.
DSP Report: operator MUL8_1_16TH/mul_R0 is absorbed into DSP MUL8_1_16TH/mul_R.
DSP Report: Generating DSP MUL8_1_16TH/mul_Q, operation Mode is: C+A*(B:0x3ff4b).
DSP Report: operator MUL8_1_16TH/mul_Q is absorbed into DSP MUL8_1_16TH/mul_Q.
DSP Report: operator MUL8_1_16TH/mul_Q0 is absorbed into DSP MUL8_1_16TH/mul_Q.
DSP Report: Generating DSP MUL8_1_22TH/mul_R0, operation Mode is: A*(B:0xb5).
DSP Report: operator MUL8_1_22TH/mul_R0 is absorbed into DSP MUL8_1_22TH/mul_R0.
DSP Report: Generating DSP MUL8_1_22TH/mul_R, operation Mode is: PCIN+A*(B:0xb5).
DSP Report: operator MUL8_1_22TH/mul_R is absorbed into DSP MUL8_1_22TH/mul_R.
DSP Report: operator MUL8_1_22TH/mul_R0 is absorbed into DSP MUL8_1_22TH/mul_R.
DSP Report: Generating DSP MUL8_1_22TH/mul_Q, operation Mode is: C-A*(B:0xb5).
DSP Report: operator MUL8_1_22TH/mul_Q is absorbed into DSP MUL8_1_22TH/mul_Q.
DSP Report: operator MUL8_1_22TH/mul_R0 is absorbed into DSP MUL8_1_22TH/mul_Q.
DSP Report: Generating DSP MUL8_1_24TH/mul_R0, operation Mode is: A*(B:0x3ff4b).
DSP Report: operator MUL8_1_24TH/mul_R0 is absorbed into DSP MUL8_1_24TH/mul_R0.
DSP Report: Generating DSP MUL8_1_24TH/mul_R, operation Mode is: PCIN+A*(B:0xb5).
DSP Report: operator MUL8_1_24TH/mul_R is absorbed into DSP MUL8_1_24TH/mul_R.
DSP Report: operator MUL8_1_24TH/mul_R0 is absorbed into DSP MUL8_1_24TH/mul_R.
DSP Report: Generating DSP MUL8_1_24TH/mul_Q, operation Mode is: C+A*(B:0x3ff4b).
DSP Report: operator MUL8_1_24TH/mul_Q is absorbed into DSP MUL8_1_24TH/mul_Q.
DSP Report: operator MUL8_1_24TH/mul_Q0 is absorbed into DSP MUL8_1_24TH/mul_Q.
DSP Report: Generating DSP MUL8_1_30TH/mul_R0, operation Mode is: A*(B:0xb5).
DSP Report: operator MUL8_1_30TH/mul_R0 is absorbed into DSP MUL8_1_30TH/mul_R0.
DSP Report: Generating DSP MUL8_1_30TH/mul_R, operation Mode is: PCIN+A*(B:0xb5).
DSP Report: operator MUL8_1_30TH/mul_R is absorbed into DSP MUL8_1_30TH/mul_R.
DSP Report: operator MUL8_1_30TH/mul_R0 is absorbed into DSP MUL8_1_30TH/mul_R.
DSP Report: Generating DSP MUL8_1_30TH/mul_Q, operation Mode is: C-A*(B:0xb5).
DSP Report: operator MUL8_1_30TH/mul_Q is absorbed into DSP MUL8_1_30TH/mul_Q.
DSP Report: operator MUL8_1_30TH/mul_R0 is absorbed into DSP MUL8_1_30TH/mul_Q.
DSP Report: Generating DSP MUL8_1_32TH/mul_R0, operation Mode is: A*(B:0x3ff4b).
DSP Report: operator MUL8_1_32TH/mul_R0 is absorbed into DSP MUL8_1_32TH/mul_R0.
DSP Report: Generating DSP MUL8_1_32TH/mul_R, operation Mode is: PCIN+A*(B:0xb5).
DSP Report: operator MUL8_1_32TH/mul_R is absorbed into DSP MUL8_1_32TH/mul_R.
DSP Report: operator MUL8_1_32TH/mul_R0 is absorbed into DSP MUL8_1_32TH/mul_R.
DSP Report: Generating DSP MUL8_1_32TH/mul_Q, operation Mode is: C+A*(B:0x3ff4b).
DSP Report: operator MUL8_1_32TH/mul_Q is absorbed into DSP MUL8_1_32TH/mul_Q.
DSP Report: operator MUL8_1_32TH/mul_Q0 is absorbed into DSP MUL8_1_32TH/mul_Q.
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_31th_fin_reg[13]' (FDC) to 'MOD2_1/dout_Q_31th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_31th_fin_reg[14]' (FDC) to 'MOD2_1/dout_Q_31th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_31th_fin_reg[13]' (FDC) to 'MOD2_1/dout_R_31th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_31th_fin_reg[14]' (FDC) to 'MOD2_1/dout_R_31th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_29th_fin_reg[13]' (FDC) to 'MOD2_1/dout_Q_29th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_29th_fin_reg[14]' (FDC) to 'MOD2_1/dout_Q_29th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_29th_fin_reg[13]' (FDC) to 'MOD2_1/dout_R_29th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_29th_fin_reg[14]' (FDC) to 'MOD2_1/dout_R_29th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_28th_fin_reg[14]' (FDC) to 'MOD2_1/dout_Q_28th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_28th_fin_reg[13]' (FDC) to 'MOD2_1/dout_R_28th_fin_reg[14]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_28th_fin_reg[14]' (FDC) to 'MOD2_1/dout_R_28th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_27th_fin_reg[13]' (FDC) to 'MOD2_1/dout_Q_27th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_27th_fin_reg[14]' (FDC) to 'MOD2_1/dout_Q_27th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_27th_fin_reg[13]' (FDC) to 'MOD2_1/dout_R_27th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_27th_fin_reg[14]' (FDC) to 'MOD2_1/dout_R_27th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_26th_fin_reg[13]' (FDC) to 'MOD2_1/dout_Q_26th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_26th_fin_reg[14]' (FDC) to 'MOD2_1/dout_Q_26th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_26th_fin_reg[13]' (FDC) to 'MOD2_1/dout_R_26th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_26th_fin_reg[14]' (FDC) to 'MOD2_1/dout_R_26th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_25th_fin_reg[13]' (FDC) to 'MOD2_1/dout_Q_25th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_25th_fin_reg[14]' (FDC) to 'MOD2_1/dout_Q_25th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_25th_fin_reg[13]' (FDC) to 'MOD2_1/dout_R_25th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_25th_fin_reg[14]' (FDC) to 'MOD2_1/dout_R_25th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_23th_fin_reg[13]' (FDC) to 'MOD2_1/dout_Q_23th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_23th_fin_reg[14]' (FDC) to 'MOD2_1/dout_Q_23th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_23th_fin_reg[13]' (FDC) to 'MOD2_1/dout_R_23th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_23th_fin_reg[14]' (FDC) to 'MOD2_1/dout_R_23th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_21th_fin_reg[13]' (FDC) to 'MOD2_1/dout_Q_21th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_21th_fin_reg[14]' (FDC) to 'MOD2_1/dout_Q_21th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_21th_fin_reg[13]' (FDC) to 'MOD2_1/dout_R_21th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_21th_fin_reg[14]' (FDC) to 'MOD2_1/dout_R_21th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_20th_fin_reg[14]' (FDC) to 'MOD2_1/dout_Q_20th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_20th_fin_reg[13]' (FDC) to 'MOD2_1/dout_R_20th_fin_reg[14]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_R_20th_fin_reg[14]' (FDC) to 'MOD2_1/dout_R_20th_fin_reg[15]'
INFO: [Synth 8-3886] merging instance 'MOD2_1/dout_Q_19th_fin_reg[13]' (FDC) to 'MOD2_1/dout_Q_19th_fin_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_ptr0_inferred/\r_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_ptr0_inferred/\r_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_ptr0_inferred/\r_ptr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_ptr0_inferred/\r_ptr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_ptr0_inferred/\r_ptr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_ptr0_inferred/\r_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_ptr0_inferred/\r_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_ptr0_inferred/\r_ptr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_ptr0_inferred/\r_ptr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_ptr0_inferred/\r_ptr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w_ptr20_inferred/\w_ptr2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w_ptr20_inferred/\w_ptr2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w_ptr20_inferred/\w_ptr2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w_ptr20_inferred/\w_ptr2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (w_ptr20_inferred/\w_ptr2_reg[3] )
WARNING: [Synth 8-7129] Port clk in module index_reorder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstn in module index_reorder is either unconnected or has no load
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[15][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[15][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[15][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[15][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[15][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[15][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[15][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[15][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[15][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[14][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[14][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[14][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[14][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[14][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[14][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[14][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[14][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[14][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[13][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[13][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[13][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[13][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[13][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[13][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[13][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[13][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[13][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[12][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[12][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[12][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[12][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[12][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[12][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[12][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[12][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[12][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[11][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[11][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[11][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[11][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[11][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[11][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[11][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[11][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[11][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[10][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[10][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[10][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[10][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[10][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[10][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[10][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[10][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[10][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[9][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[9][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[9][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[9][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[9][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[9][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[9][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[9][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[9][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[8][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[8][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[8][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[8][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[8][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[8][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[8][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[8][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[8][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[7][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[7][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[7][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[7][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[7][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[7][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[7][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[7][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[7][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[6][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[6][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[6][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[6][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[6][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[6][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[6][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[6][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[6][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[5][8] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[5][7] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[5][6] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[5][5] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[5][4] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[5][3] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[5][2] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[5][1] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[5][0] driven by constant 0
WARNING: [Synth 8-3917] design fpga_top__GC0 has port dout_Q[4][8] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:26 ; elapsed = 00:09:41 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+---------------+---------------+----------------+
|Module Name   | RTL Object    | Depth x Width | Implemented As | 
+--------------+---------------+---------------+----------------+
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|cos_rom       | rom_real_data | 512x8         | LUT            | 
|rom_twf_gen   | rom_real_data | 512x9         | LUT            | 
|rom_twf_gen   | rom_imag_data | 512x9         | LUT            | 
|rom_twf_gen   | rom_real_data | 512x9         | LUT            | 
|rom_twf_gen   | rom_imag_data | 512x9         | LUT            | 
|twf_rom_mod12 | rom_real_data | 512x9         | LUT            | 
|twf_rom_mod12 | rom_imag_data | 512x8         | LUT            | 
|twf_rom_mod12 | rom_real_data | 512x9         | LUT            | 
|twf_rom_mod12 | rom_imag_data | 512x8         | LUT            | 
+--------------+---------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN-A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | A*B             | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2       | PCIN+A*B        | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN-A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | A*B             | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1       | PCIN+A*B        | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN-A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | A*B             | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_1_mod11 | PCIN+A*B        | 13     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN-A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_fac8_2_mod12 | PCIN+A*B        | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_181j      | A*(B:0xb5)      | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_181j      | PCIN+A*(B:0xb5) | 14     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_181j      | C-A*(B:0xb5)    | 14     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | A*(B:0x3ff4b)   | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | PCIN+A*(B:0xb5) | 14     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | C+A*(B:0x3ff4b) | 14     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fac8_1_181j      | A*(B:0xb5)      | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_181j      | PCIN+A*(B:0xb5) | 14     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_181j      | C-A*(B:0xb5)    | 14     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | A*(B:0x3ff4b)   | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | PCIN+A*(B:0xb5) | 14     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | C+A*(B:0x3ff4b) | 14     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fac8_1_181j      | A*(B:0xb5)      | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_181j      | PCIN+A*(B:0xb5) | 14     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_181j      | C-A*(B:0xb5)    | 14     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | A*(B:0x3ff4b)   | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | PCIN+A*(B:0xb5) | 14     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | C+A*(B:0x3ff4b) | 14     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fac8_1_181j      | A*(B:0xb5)      | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_181j      | PCIN+A*(B:0xb5) | 14     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_181j      | C-A*(B:0xb5)    | 14     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | A*(B:0x3ff4b)   | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | PCIN+A*(B:0xb5) | 14     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fac8_1_m181j     | C+A*(B:0x3ff4b) | 14     | 9      | 23     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:41 ; elapsed = 00:09:58 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:00 ; elapsed = 00:10:17 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:30]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/BF2I.sv:29]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:39 ; elapsed = 00:11:09 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:53 ; elapsed = 00:11:24 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:53 ; elapsed = 00:11:24 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:16 ; elapsed = 00:11:48 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:17 ; elapsed = 00:11:49 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:19 ; elapsed = 00:11:50 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:19 ; elapsed = 00:11:51 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fpga_top    | U_FFT_TOP/MODULE_0/U_MOD00/U_SHIFT_REG_256/shift_reg_i_reg[0][15][8]       | 16     | 128   | YES          | NO                 | YES               | 128    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_SUB_256/shift_reg_i_reg[0][15][9] | 17     | 160   | YES          | NO                 | YES               | 160    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_SUB_256/shift_reg_q_reg[0][15][9] | 17     | 160   | YES          | NO                 | YES               | 160    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_i_reg[0][7][9]      | 8      | 160   | YES          | NO                 | YES               | 160    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_MOD01/U_SHIFT_REG01_128/shift_reg_q_reg[0][7][9]      | 8      | 160   | YES          | NO                 | YES               | 160    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_MOD02/SUB02_MEM_128/shift_reg_i_reg[0][7][12]         | 8      | 208   | YES          | NO                 | YES               | 208    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_MOD02/SUB02_MEM_128/shift_reg_q_reg[0][7][12]         | 8      | 208   | YES          | NO                 | YES               | 208    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_MOD02/SHFIT02_MEM_64/shift_reg_i_reg[0][3][12]        | 4      | 208   | YES          | NO                 | YES               | 208    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_MOD02/SHFIT02_MEM_64/shift_reg_q_reg[0][3][12]        | 4      | 208   | YES          | NO                 | YES               | 208    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_CBFP0/U_SUB_REG_64/shift_reg_i_reg[0][3][22]          | 4      | 368   | YES          | NO                 | YES               | 368    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_CBFP0/U_SUB_REG_64/shift_reg_q_reg[0][3][22]          | 4      | 368   | YES          | NO                 | YES               | 368    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_CBFP0/U_STR_REG_7CLK/shift_reg_i_reg[0][6][22]        | 7      | 368   | YES          | NO                 | YES               | 368    | 0       | 
|fpga_top    | U_FFT_TOP/MODULE_0/U_CBFP0/U_STR_REG_7CLK/shift_reg_q_reg[0][6][22]        | 7      | 368   | YES          | NO                 | YES               | 368    | 0       | 
+------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |vio_1         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_wiz         |     1|
|2     |vio             |     1|
|3     |BUFG            |     1|
|4     |CARRY8          |  1548|
|5     |DSP_ALU         |   472|
|7     |DSP_A_B_DATA    |   472|
|8     |DSP_C_DATA      |   472|
|10    |DSP_MULTIPLIER  |   472|
|11    |DSP_M_DATA      |   472|
|12    |DSP_OUTPUT      |   472|
|14    |DSP_PREADD      |   472|
|15    |DSP_PREADD_DATA |   472|
|16    |LUT1            |   495|
|17    |LUT2            | 24606|
|18    |LUT3            |  4700|
|19    |LUT4            |  4154|
|20    |LUT5            |  4062|
|21    |LUT6            | 14043|
|22    |MUXF7           |  2013|
|23    |MUXF8           |   494|
|24    |SRL16E          |  3072|
|25    |FDCE            | 36360|
|26    |FDPE            |     6|
|27    |FDRE            |  3072|
|28    |LDC             | 13312|
|29    |IBUF            |     1|
|30    |OBUF            |     1|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:19 ; elapsed = 00:11:51 . Memory (MB): peak = 5825.824 ; gain = 4243.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1164 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:42 ; elapsed = 00:11:18 . Memory (MB): peak = 5825.824 ; gain = 4223.973
Synthesis Optimization Complete : Time (s): cpu = 00:11:19 ; elapsed = 00:11:53 . Memory (MB): peak = 5825.824 ; gain = 4243.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5825.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17841 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 5825.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13786 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 472 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  LDC => LDCE: 13312 instances

INFO: [Common 17-83] Releasing license: Synthesis
539 Infos, 264 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:52 ; elapsed = 00:12:27 . Memory (MB): peak = 5825.824 ; gain = 4718.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.runs/synth_1/fpga_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 5825.824 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  4 18:50:29 2025...
