{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659273379930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659273379930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 16:16:19 2022 " "Processing started: Sun Jul 31 16:16:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659273379930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659273379930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659273379930 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1659273380586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273380664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659273380664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/lcd_controller.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381086 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/lcd_controller.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659273381086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_user_logic-behavior " "Found design unit 1: lcd_user_logic-behavior" {  } { { "lcd_user_logic.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/lcd_user_logic.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381086 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_user_logic " "Found entity 1: lcd_user_logic" {  } { { "lcd_user_logic.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/lcd_user_logic.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659273381086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chip_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip_sel-behavior " "Found design unit 1: chip_sel-behavior" {  } { { "chip_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/chip_sel.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""} { "Info" "ISGN_ENTITY_NAME" "1 chip_sel " "Found entity 1: chip_sel" {  } { { "chip_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/chip_sel.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_shot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot-behave " "Found design unit 1: one_shot-behave" {  } { { "one_shot.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_shot2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot2-behave " "Found design unit 1: one_shot2-behave" {  } { { "one_shot2.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot2 " "Found entity 1: one_shot2" {  } { { "one_shot2.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_shot3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot3-behave " "Found design unit 1: one_shot3-behave" {  } { { "one_shot3.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot3 " "Found entity 1: one_shot3" {  } { { "one_shot3.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_shot4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot4-behave " "Found design unit 1: one_shot4-behave" {  } { { "one_shot4.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot4 " "Found entity 1: one_shot4" {  } { { "one_shot4.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_voice_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_voice_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_voice_sel-behave " "Found design unit 1: decoder_voice_sel-behave" {  } { { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_voice_sel " "Found entity 1: decoder_voice_sel" {  } { { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659273381101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1659273381148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:inst " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:inst\"" {  } { { "final_project.bdf" "inst" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 96 416 624 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659273381148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_user_logic lcd_user_logic:inst5 " "Elaborating entity \"lcd_user_logic\" for hierarchy \"lcd_user_logic:inst5\"" {  } { { "final_project.bdf" "inst5" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 64 144 368 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659273381164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_sel chip_sel:inst1 " "Elaborating entity \"chip_sel\" for hierarchy \"chip_sel:inst1\"" {  } { { "final_project.bdf" "inst1" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 368 176 440 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659273381164 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[10\] chip_sel.vhd(110) " "Using initial value X (don't care) for net \"data_out\[10\]\" at chip_sel.vhd(110)" {  } { { "chip_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/chip_sel.vhd" 110 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659273381195 "|final_project|chip_sel:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out\[8\] chip_sel.vhd(110) " "Using initial value X (don't care) for net \"data_out\[8\]\" at chip_sel.vhd(110)" {  } { { "chip_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/chip_sel.vhd" 110 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659273381195 "|final_project|chip_sel:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot4 one_shot4:inst7 " "Elaborating entity \"one_shot4\" for hierarchy \"one_shot4:inst7\"" {  } { { "final_project.bdf" "inst7" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 224 -120 56 304 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659273381294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot3 one_shot3:inst4 " "Elaborating entity \"one_shot3\" for hierarchy \"one_shot3:inst4\"" {  } { { "final_project.bdf" "inst4" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 336 -120 56 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659273381297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot2 one_shot2:inst3 " "Elaborating entity \"one_shot2\" for hierarchy \"one_shot2:inst3\"" {  } { { "final_project.bdf" "inst3" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 456 -120 56 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659273381300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot one_shot:inst2 " "Elaborating entity \"one_shot\" for hierarchy \"one_shot:inst2\"" {  } { { "final_project.bdf" "inst2" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 576 -120 48 656 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659273381303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_voice_sel decoder_voice_sel:inst6 " "Elaborating entity \"decoder_voice_sel\" for hierarchy \"decoder_voice_sel:inst6\"" {  } { { "final_project.bdf" "inst6" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { -64 400 624 48 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659273381305 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one_shot decoder_voice_sel.vhd(30) " "VHDL Process Statement warning at decoder_voice_sel.vhd(30): signal \"one_shot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659273381306 "|final_project|decoder_voice_sel:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "voice_num decoder_voice_sel.vhd(31) " "VHDL Process Statement warning at decoder_voice_sel.vhd(31): signal \"voice_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659273381306 "|final_project|decoder_voice_sel:inst6"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "one_shot4.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot4.vhd" 5 -1 0 } } { "one_shot.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot.vhd" 5 -1 0 } } { "one_shot2.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot2.vhd" 5 -1 0 } } { "one_shot3.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/one_shot3.vhd" 5 -1 0 } } { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1659273385488 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1659273385488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 200 648 824 216 "lcd_on" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659273387612 "|final_project|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 216 648 824 232 "lcd_blon" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659273387612 "|final_project|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 136 648 824 152 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659273387612 "|final_project|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "gnd_sel\[0\] GND " "Pin \"gnd_sel\[0\]\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "C:/Dan/Braude/final project/VHDL/final_project/final_project.bdf" { { 440 488 664 456 "gnd_sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659273387612 "|final_project|gnd_sel[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1659273387612 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "decoder_voice_sel:inst6\|one_shot High " "Register decoder_voice_sel:inst6\|one_shot will power up to High" {  } { { "decoder_voice_sel.vhd" "" { Text "C:/Dan/Braude/final project/VHDL/final_project/decoder_voice_sel.vhd" 12 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1659273387675 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1659273387675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1659273394860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659273394860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2046 " "Implemented 2046 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1659273395017 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1659273395017 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1659273395017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1987 " "Implemented 1987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1659273395017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1659273395017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659273395032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 31 16:16:35 2022 " "Processing ended: Sun Jul 31 16:16:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659273395032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659273395032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659273395032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659273395032 ""}
