Block Name			X	Y		#Block ID
---------------------------
conv1_stencil$ub_conv1_stencil_BANK_0_garnet		15	8		#m7
conv1_stencil$ub_conv1_stencil_BANK_1_garnet		23	8		#m12
conv1_stencil$ub_conv1_stencil_BANK_2_garnet		31	10		#m17
conv2_stencil$ub_conv2_stencil_BANK_0_garnet		23	10		#m23
conv2_stencil$ub_conv2_stencil_BANK_1_garnet		7	10		#m28
conv2_stencil$ub_conv2_stencil_BANK_2_garnet		15	10		#m33
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		31	4		#m34
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet		31	6		#m35
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet		15	6		#m36
hw_kernel2_global_wrapper_stencil$ub_hw_kernel2_global_wrapper_stencil_BANK_0_garnet		15	4		#m37
hw_kernel2_global_wrapper_stencil$ub_hw_kernel2_global_wrapper_stencil_BANK_1_garnet		15	14		#m38
hw_kernel2_global_wrapper_stencil$ub_hw_kernel2_global_wrapper_stencil_BANK_2_garnet		23	12		#m39
hw_kernel2_global_wrapper_stencil$ub_hw_kernel2_global_wrapper_stencil_BANK_3_garnet		7	8		#m40
hw_kernel2_global_wrapper_stencil$ub_hw_kernel2_global_wrapper_stencil_BANK_4_garnet		31	8		#m41
hw_kernel2_global_wrapper_stencil$ub_hw_kernel2_global_wrapper_stencil_BANK_5_garnet		23	6		#m42
hw_kernel2_global_wrapper_stencil$ub_hw_kernel2_global_wrapper_stencil_BANK_6_garnet		7	14		#m43
hw_kernel2_global_wrapper_stencil$ub_hw_kernel2_global_wrapper_stencil_BANK_7_garnet		7	12		#m44
hw_kernel2_global_wrapper_stencil$ub_hw_kernel2_global_wrapper_stencil_BANK_8_garnet		15	12		#m45
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet		23	4		#m46
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet		7	4		#m47
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet		31	2		#m48
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet		15	2		#m49
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet		31	12		#m50
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet		7	6		#m51
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet		23	14		#m52
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet		31	14		#m53
hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet		23	2		#m54
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		12	5		#r56
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I58
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		12	1		#r59
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		12	11		#r60
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		22	11		#r61
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5		26	7		#r62
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6		26	9		#r63
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg7		22	7		#r64
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0		5	0		#I65
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg10		18	9		#r68
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg11		14	7		#r69
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg12		18	7		#r70
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg13		16	11		#r71
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg14		16	13		#r72
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg15		18	13		#r73
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg16		14	9		#r74
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg17		22	9		#r75
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg18		20	7		#r76
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg19		12	9		#r77
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg20		12	7		#r78
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg21		18	11		#r79
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg8		10	3		#r66
io16in_hw_kernel2_stencil_op_hcompute_hw_kernel2_global_wrapper_stencil_read_0$reg9		14	5		#r67
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0		7	0		#I80
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg22		14	1		#r81
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg23		18	3		#r82
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg24		20	3		#r83
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg25		20	9		#r84
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg26		18	5		#r85
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg27		20	5		#r86
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg28		14	3		#r87
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg29		22	3		#r88
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg30		16	5		#r89
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg31		24	11		#r90
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg32		16	9		#r91
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg33		20	13		#r92
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg34		24	13		#r93
io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg35		22	5		#r94
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		4	3		#r57
op_hcompute_conv1_stencil$inner_compute$i2132_i2133_i131		27	10		#p2
op_hcompute_conv1_stencil_1$inner_compute$add_954_958_959_tree$_join_i2151_i1808		19	8		#p6
op_hcompute_conv1_stencil_1$inner_compute$add_954_958_959_tree$opN_0$_join_i2143_i1110		17	6		#p3
op_hcompute_conv1_stencil_1$inner_compute$add_954_958_959_tree$opN_1$_join_i2150_i2127		21	6		#p5
op_hcompute_conv1_stencil_1$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_955_i2146_i1461		25	8		#p4
op_hcompute_conv1_stencil_2$inner_compute$add_981_985_986_tree$_join_i2171_i1808		21	4		#p11
op_hcompute_conv1_stencil_2$inner_compute$add_981_985_986_tree$opN_0$_join_i2163_i1110		17	4		#p8
op_hcompute_conv1_stencil_2$inner_compute$add_981_985_986_tree$opN_1$_join_i2170_i2127		27	6		#p10
op_hcompute_conv1_stencil_2$inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_982_i2166_i1461		25	10		#p9
op_hcompute_conv1_stencil_3$inner_compute$add_1008_1012_1013_tree$_join_i2191_i1808		27	8		#p16
op_hcompute_conv1_stencil_3$inner_compute$add_1008_1012_1013_tree$opN_0$_join_i2183_i1110		29	6		#p13
op_hcompute_conv1_stencil_3$inner_compute$add_1008_1012_1013_tree$opN_1$_join_i2190_i2127		19	6		#p15
op_hcompute_conv1_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_1009_i2186_i1461		25	6		#p14
op_hcompute_conv2_stencil$inner_compute$i2197_i2198_i131		21	10		#p18
op_hcompute_conv2_stencil_1$inner_compute$add_1038_1042_1043_tree$_join_i2216_i1808		17	10		#p22
op_hcompute_conv2_stencil_1$inner_compute$add_1038_1042_1043_tree$opN_0$_join_i2208_i1110		13	10		#p19
op_hcompute_conv2_stencil_1$inner_compute$add_1038_1042_1043_tree$opN_1$_join_i2215_i2127		13	8		#p21
op_hcompute_conv2_stencil_1$inner_compute$mul_hw_kernel2_global_wrapper_stencil_2_conv1_stencil_5_1039_i2211_i1461		17	12		#p20
op_hcompute_conv2_stencil_2$inner_compute$add_1065_1069_1070_tree$_join_i2236_i1808		11	8		#p27
op_hcompute_conv2_stencil_2$inner_compute$add_1065_1069_1070_tree$opN_0$_join_i2228_i1110		11	12		#p24
op_hcompute_conv2_stencil_2$inner_compute$add_1065_1069_1070_tree$opN_1$_join_i2235_i2127		21	8		#p26
op_hcompute_conv2_stencil_2$inner_compute$mul_hw_kernel2_global_wrapper_stencil_5_conv1_stencil_8_1066_i2231_i1461		19	12		#p25
op_hcompute_conv2_stencil_3$inner_compute$add_1092_1096_1097_tree$_join_i2256_i1808		13	6		#p32
op_hcompute_conv2_stencil_3$inner_compute$add_1092_1096_1097_tree$opN_0$_join_i2248_i1110		13	12		#p29
op_hcompute_conv2_stencil_3$inner_compute$add_1092_1096_1097_tree$opN_1$_join_i2255_i2127		17	8		#p31
op_hcompute_conv2_stencil_3$inner_compute$mul_hw_kernel2_global_wrapper_stencil_8_conv1_stencil_11_1093_i2251_i1461		19	10		#p30
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m55
