--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: PICtop_timesim.vhd
-- /___/   /\     Timestamp: Thu Jan 21 22:44:33 2016
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 3 -pcf PICtop.pcf -rpw 100 -tpw 0 -ar Structure -tm PICtop -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim PICtop.ncd PICtop_timesim.vhd 
-- Device	: 6slx16csg324-3 (PRODUCTION 1.23 2013-10-13)
-- Input file	: PICtop.ncd
-- Output file	: C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\netgen\par\PICtop_timesim.vhd
-- # of Entities	: 1
-- Design Name	: PICtop
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity PICtop is
  port (
    Reset : in STD_LOGIC := 'X'; 
    Clk : in STD_LOGIC := 'X'; 
    RS232_RX : in STD_LOGIC := 'X'; 
    RS232_TX : out STD_LOGIC; 
    switches : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    Temp_L : out STD_LOGIC_VECTOR ( 6 downto 0 ); 
    Temp_H : out STD_LOGIC_VECTOR ( 6 downto 0 ) 
  );
end PICtop;

architecture Structure of PICtop is
  signal RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o : STD_LOGIC; 
  signal RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13 : STD_LOGIC; 
  signal N30_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en : STD_LOGIC; 
  signal Clk_BUFGP : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd2_6508 : STD_LOGIC; 
  signal ROM_Addr_2_0 : STD_LOGIC; 
  signal alu_comp_n0225_1_0 : STD_LOGIC; 
  signal RS232_PHY_Valid_out : STD_LOGIC; 
  signal RS232_PHY_Receiver_Reset_inv : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q : STD_LOGIC; 
  signal RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o : STD_LOGIC; 
  signal RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6529 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6531 : STD_LOGIC; 
  signal RS232_PHY_StartTX_6532 : STD_LOGIC; 
  signal RS232_TX_OBUF_6533 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o_0 : STD_LOGIC; 
  signal controlador_CurrentState_2_PWR_126_o_Mux_273_o : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd3_6540 : STD_LOGIC; 
  signal controlador_CurrentState_2_PWR_134_o_Mux_289_o_0 : STD_LOGIC; 
  signal RS232_PHY_Valid_D_TX_RDY_i_AND_20_o : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd2_6543 : STD_LOGIC; 
  signal dma_top_TX_RDY_ACK_out_AND_269_o : STD_LOGIC; 
  signal TX_RDY : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd3_6546 : STD_LOGIC; 
  signal Reset_IBUF_0 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_en_width_count_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41 : STD_LOGIC; 
  signal ROM_Addr_0_0 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd1_6558 : STD_LOGIC; 
  signal controlador_n0310 : STD_LOGIC; 
  signal controlador_Reg_instruct_6_6560 : STD_LOGIC; 
  signal controlador_Reg_instruct_7_6561 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6562 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6563 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6564 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_4_Q : STD_LOGIC; 
  signal controlador_Reg_instruct_3_6567 : STD_LOGIC; 
  signal controlador_Reg_instruct_2_6568 : STD_LOGIC; 
  signal controlador_Reg_instruct_4_6569 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_6570 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_2_0 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_2_Q_6573 : STD_LOGIC; 
  signal alu_comp_reg_a_2_6574 : STD_LOGIC; 
  signal alu_comp_reg_b_2_6575 : STD_LOGIC; 
  signal N40_0 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_Q_6577 : STD_LOGIC; 
  signal alu_comp_reg_a_3_6578 : STD_LOGIC; 
  signal alu_comp_reg_b_3_6579 : STD_LOGIC; 
  signal N42_0 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o14_6581 : STD_LOGIC; 
  signal alu_comp_reg_a_7_6582 : STD_LOGIC; 
  signal alu_comp_reg_b_7_6583 : STD_LOGIC; 
  signal alu_comp_reg_a_6_6584 : STD_LOGIC; 
  signal alu_comp_reg_b_6_6585 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_4_Q_6586 : STD_LOGIC; 
  signal alu_comp_reg_a_5_6587 : STD_LOGIC; 
  signal alu_comp_reg_b_5_6588 : STD_LOGIC; 
  signal alu_comp_reg_b_7_reg_a_7_LessThan_13_o11_0 : STD_LOGIC; 
  signal alu_comp_reg_a_4_6590 : STD_LOGIC; 
  signal alu_comp_reg_b_4_6591 : STD_LOGIC; 
  signal RAM_OELogicTrst1 : STD_LOGIC; 
  signal N24_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6594 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6595 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6596 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0 : STD_LOGIC; 
  signal controlador_CurrentState_2_PWR_93_o_Mux_207_o : STD_LOGIC; 
  signal controlador_Reg_instruct_1_6599 : STD_LOGIC; 
  signal N10_0 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o15_6601 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_Q_6602 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal RS232_PHY_Code_out : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_1_0 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51 : STD_LOGIC; 
  signal RS232_PHY_Receiver_n0066_inv_0 : STD_LOGIC; 
  signal RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612 : STD_LOGIC; 
  signal RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613 : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o : STD_LOGIC; 
  signal RS232_PHY_Fifo_write : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6616 : STD_LOGIC; 
  signal RS232_PHY_LineRD_in_6618 : STD_LOGIC; 
  signal ROM_Addr_6_0 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_0_Q_6627 : STD_LOGIC; 
  signal alu_comp_reg_a_1_6628 : STD_LOGIC; 
  signal alu_comp_reg_a_0_6629 : STD_LOGIC; 
  signal alu_comp_reg_b_0_6630 : STD_LOGIC; 
  signal N8_0 : STD_LOGIC; 
  signal alu_comp_n0225_2_0 : STD_LOGIC; 
  signal ROM_Addr_4_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q : STD_LOGIC; 
  signal Data_read : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6640 : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd1_6642 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal controlador_Reg_instruct_0_6644 : STD_LOGIC; 
  signal N18_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rd_pntr_plus1_0_inv : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1_0 : STD_LOGIC; 
  signal controlador_set_prog_count : STD_LOGIC; 
  signal controlador_Reg_operand_0_6682 : STD_LOGIC; 
  signal controlador_set_prog_count_inv : STD_LOGIC; 
  signal controlador_Reg_operand_1_6684 : STD_LOGIC; 
  signal controlador_Reg_operand_2_6685 : STD_LOGIC; 
  signal controlador_Mcount_prog_count_cy_3_Q_6686 : STD_LOGIC; 
  signal controlador_Reg_operand_3_6687 : STD_LOGIC; 
  signal controlador_Reg_operand_4_6688 : STD_LOGIC; 
  signal controlador_Reg_operand_5_6689 : STD_LOGIC; 
  signal controlador_Reg_operand_6_6690 : STD_LOGIC; 
  signal controlador_Mcount_prog_count_cy_7_Q_6691 : STD_LOGIC; 
  signal controlador_Reg_operand_7_6692 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0_0 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_0_0 : STD_LOGIC; 
  signal alu_comp_reg_b_1_6700 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_1_0 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_2_0 : STD_LOGIC; 
  signal alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_Q_6703 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_3_0 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_4_0 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_5_0 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_6_0 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_7_0 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1_0 : STD_LOGIC; 
  signal alu_comp_Index_Reg_0_6716 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_0_0 : STD_LOGIC; 
  signal alu_comp_Index_Reg_1_6718 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_1_0 : STD_LOGIC; 
  signal alu_comp_Index_Reg_2_6720 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_2_0 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_Q_6722 : STD_LOGIC; 
  signal alu_comp_Index_Reg_3_6723 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_3_0 : STD_LOGIC; 
  signal alu_comp_Index_Reg_4_6725 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_4_0 : STD_LOGIC; 
  signal alu_comp_Index_Reg_5_6727 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_5_0 : STD_LOGIC; 
  signal alu_comp_Index_Reg_6_6729 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_6_0 : STD_LOGIC; 
  signal alu_comp_Index_Reg_7_6731 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_0 : STD_LOGIC; 
  signal alu_comp_GND_70_o_GND_70_o_sub_3_OUT_0_0 : STD_LOGIC; 
  signal alu_comp_GND_70_o_GND_70_o_sub_3_OUT_1_0 : STD_LOGIC; 
  signal alu_comp_GND_70_o_GND_70_o_sub_3_OUT_2_0 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_Q_6736 : STD_LOGIC; 
  signal alu_comp_GND_70_o_GND_70_o_sub_3_OUT_3_0 : STD_LOGIC; 
  signal alu_comp_GND_70_o_GND_70_o_sub_3_OUT_4_0 : STD_LOGIC; 
  signal alu_comp_GND_70_o_GND_70_o_sub_3_OUT_5_0 : STD_LOGIC; 
  signal alu_comp_GND_70_o_GND_70_o_sub_3_OUT_6_0 : STD_LOGIC; 
  signal alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_0 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_inv : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0_0 : STD_LOGIC; 
  signal Clk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal RS232_RX_IBUF_0 : STD_LOGIC; 
  signal RAM_Addr_6_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_7_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_6_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_5_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_4_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_3_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_2_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_1_0 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_0_0 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_Q_6790 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_Q_6791 : STD_LOGIC; 
  signal alu_comp_reg_acc_7_6792 : STD_LOGIC; 
  signal alu_comp_reg_acc_5_6793 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2123_0 : STD_LOGIC; 
  signal alu_comp_reg_acc_1_6795 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2232_0 : STD_LOGIC; 
  signal RAM_OE : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_71_6798 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_8_6799 : STD_LOGIC; 
  signal RAM_Data_3_LogicTrst1_6800 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_6_6801 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_7_6802 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_71_6803 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_8_6804 : STD_LOGIC; 
  signal RAM_Data_4_LogicTrst1_6805 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_6_6806 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_7_6807 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_71_6808 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_8_6809 : STD_LOGIC; 
  signal RAM_Data_0_LogicTrst1_6810 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_6_6811 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_7_6812 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_71_6813 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_8_6814 : STD_LOGIC; 
  signal RAM_Data_5_LogicTrst1_6815 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_6_6816 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_7_6817 : STD_LOGIC; 
  signal alu_comp_reg_acc_3_6818 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o282_0 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_71_6820 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_8_6821 : STD_LOGIC; 
  signal RAM_Data_1_LogicTrst1_6822 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_6_6823 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_7_6824 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_71_6832 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_8_6833 : STD_LOGIC; 
  signal RAM_Data_6_LogicTrst1_6834 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_6_6835 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_7_6836 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_71_6837 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_8_6838 : STD_LOGIC; 
  signal RAM_Data_2_LogicTrst1_6839 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_6_6840 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_7_6841 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_71_6842 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_8_6843 : STD_LOGIC; 
  signal RAM_Data_7_LogicTrst1_6844 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_6_6845 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_7_6846 : STD_LOGIC; 
  signal rom_comp_n0680_12_0 : STD_LOGIC; 
  signal rom_comp_n0680_7_0 : STD_LOGIC; 
  signal rom_comp_n0680_6_0 : STD_LOGIC; 
  signal rom_comp_n0680_5_0 : STD_LOGIC; 
  signal rom_comp_n0680_11_0 : STD_LOGIC; 
  signal rom_comp_n0680_10_0 : STD_LOGIC; 
  signal rom_comp_n0680_9_0 : STD_LOGIC; 
  signal rom_comp_n0680_8_0 : STD_LOGIC; 
  signal RS232_PHY_Ack_in_6855 : STD_LOGIC; 
  signal dma_top_n0170_inv : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41 : STD_LOGIC; 
  signal RX_Empty : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd3_In2_0 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_6860 : STD_LOGIC; 
  signal alu_comp_reg_acc_4_6861 : STD_LOGIC; 
  signal alu_comp_reg_acc_0_6862 : STD_LOGIC; 
  signal RAM_Data_0_LogicTrst2_6863 : STD_LOGIC; 
  signal RAM_Data_0_LogicTrst4_6864 : STD_LOGIC; 
  signal RAM_Data_1_LogicTrst2_6865 : STD_LOGIC; 
  signal RAM_Data_1_LogicTrst3_6866 : STD_LOGIC; 
  signal alu_comp_reg_acc_2_6867 : STD_LOGIC; 
  signal RAM_Data_2_LogicTrst2_6868 : STD_LOGIC; 
  signal RAM_Data_2_LogicTrst3_6869 : STD_LOGIC; 
  signal RAM_Data_3_LogicTrst2_6870 : STD_LOGIC; 
  signal RAM_Data_3_LogicTrst3_6871 : STD_LOGIC; 
  signal RAM_Data_4_LogicTrst2_6872 : STD_LOGIC; 
  signal RAM_Data_4_LogicTrst3_6873 : STD_LOGIC; 
  signal RAM_Data_5_LogicTrst2_6874 : STD_LOGIC; 
  signal RAM_Data_5_LogicTrst3_6875 : STD_LOGIC; 
  signal alu_comp_reg_acc_6_6876 : STD_LOGIC; 
  signal RAM_Data_6_LogicTrst2_6877 : STD_LOGIC; 
  signal RAM_Data_6_LogicTrst3_6878 : STD_LOGIC; 
  signal RAM_Data_7_LogicTrst2_6879 : STD_LOGIC; 
  signal RAM_Data_7_LogicTrst3_6880 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_6881 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_6882 : STD_LOGIC; 
  signal ram_top_periph_ram_n0727_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0832_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0825_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0930_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0818_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0762_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0923_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0755_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0916_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0860_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0748_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0909_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0853_inv : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o221 : STD_LOGIC; 
  signal controlador_n0457 : STD_LOGIC; 
  signal ram_top_periph_ram_n0846_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0790_inv : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_1_Q_6908 : STD_LOGIC; 
  signal N38_0 : STD_LOGIC; 
  signal ram_top_periph_ram_n0951_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0839_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0783_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0944_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0776_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0937_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0881_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0769_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0874_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0867_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0972_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0965_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0797_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0958_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0895_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0888_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0993_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0986_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0979_inv : STD_LOGIC; 
  signal controlador_CurrentState_2_PWR_33_o_Mux_87_o : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd2_1_6930 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_14_o : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o210 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2142_6933 : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_0_Mux_74_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_1_Mux_72_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_2_Mux_70_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_3_Mux_68_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_4_Mux_66_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_5_Mux_64_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_6_Mux_62_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_7_Mux_60_o : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_0_Q : STD_LOGIC; 
  signal RAM_Data_0_LogicTrst3_6944 : STD_LOGIC; 
  signal dma_top_Mmux_TX_Data11 : STD_LOGIC; 
  signal RAM_Addr_3_LogicTrst3_6946 : STD_LOGIC; 
  signal RAM_Addr_2_LogicTrst3_6947 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_10_6948 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_11_6949 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_12_6950 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_111_6951 : STD_LOGIC; 
  signal ram_top_periph_ram_n0804_inv : STD_LOGIC; 
  signal alu_comp_FlagZ_7019 : STD_LOGIC; 
  signal ram_top_periph_ram_n0811_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1049_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1000_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1056_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1007_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1063_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1119_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0902_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1014_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1070_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1126_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1021_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1077_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1133_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1028_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1084_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1140_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1035_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1091_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1042_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1098_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1105_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n1112_inv : STD_LOGIC; 
  signal RAM_Addr_4_LogicTrst : STD_LOGIC; 
  signal RAM_Addr_4_LogicTrst1_7375 : STD_LOGIC; 
  signal ram_top_periph_ram_n0706_inv : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_10_7377 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_11_7378 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_12_7379 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_111_7380 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_111_7381 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_12_7382 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_11_7383 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_10_7384 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_111_7385 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_11_7386 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_10_7387 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_12_7388 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_11_7389 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_10_7390 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_12_7391 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_11_7392 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_111_7393 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_12_7394 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_11_7395 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_10_7396 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_12_7397 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_11_7398 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst32 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst33 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_13_7401 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst34 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst31 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_14_7404 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst3_7405 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst1_7407 : STD_LOGIC; 
  signal controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408 : STD_LOGIC; 
  signal dma_top_n0170_inv1_7409 : STD_LOGIC; 
  signal RAM_Addr_5_LogicTrst : STD_LOGIC; 
  signal RAM_Addr_5_LogicTrst1_7411 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst3_7415 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_13_7419 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_14_7420 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst31 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_14_7428 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_13_7436 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_14_7437 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst33 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_14_7447 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst32 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_14_7457 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_14_7466 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_13_7474 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_14_7475 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_122_7476 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst35 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_124_7478 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_123_7479 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst34 : STD_LOGIC; 
  signal RAM_Addr_0_LogicTrst35 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_133_7482 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_125_7483 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o11_7484 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o12_7485 : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst1_7487 : STD_LOGIC; 
  signal ram_top_periph_ram_n1147_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0713_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0720_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0734_inv : STD_LOGIC; 
  signal ram_top_periph_ram_n0741_inv : STD_LOGIC; 
  signal RAM_Addr_1_LogicTrst3_5_7514 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal RAM_Addr_7_LogicTrst : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o241 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o261 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_121_7519 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_124_7520 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_131_7521 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_133_7522 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_125_7523 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_121_7524 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_124_7525 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_123_7526 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_133_7527 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_125_7528 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_122_7529 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_121_7530 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_124_7531 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_123_7532 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_133_7533 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_125_7534 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_121_7535 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_124_7536 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_123_7537 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_133_7538 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_125_7539 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_121_7540 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_124_7541 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_131_7542 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_123_7543 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_133_7544 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_125_7545 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_121_7546 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_124_7547 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_123_7548 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_133_7549 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_125_7550 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_122_7551 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_121_7552 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_124_7553 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_131_7554 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_123_7555 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_133_7556 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_125_7557 : STD_LOGIC; 
  signal RAM_Data_5_LogicTrst : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o214 : STD_LOGIC; 
  signal alu_comp_n0597 : STD_LOGIC; 
  signal RAM_Data_6_LogicTrst : STD_LOGIC; 
  signal RAM_Data_4_LogicTrst : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_132_7565 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_122_7566 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_13_7567 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_112_7568 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2102_7569 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2101_7570 : STD_LOGIC; 
  signal RAM_Data_0_LogicTrst : STD_LOGIC; 
  signal RAM_Data_1_LogicTrst : STD_LOGIC; 
  signal RAM_Data_7_LogicTrst : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_111_7576 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_10_7577 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o13_7579 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_122_7583 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_13_7584 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_112_7585 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_132_7586 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_132_7587 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_132_7589 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_111_7590 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_10_7591 : STD_LOGIC; 
  signal alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_7592 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_7593 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o212 : STD_LOGIC; 
  signal alu_comp_reg_b_7_reg_a_7_LessThan_13_o1 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_LessThan_12_o1_7596 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o224_7598 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_111_7601 : STD_LOGIC; 
  signal ram_top_periph_ram_mux5_113_7602 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_3_Q : STD_LOGIC; 
  signal RAM_Data_3_LogicTrst : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o243 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o263 : STD_LOGIC; 
  signal RAM_Addr_6_LogicTrst1_7607 : STD_LOGIC; 
  signal RAM_Addr_6_LogicTrst : STD_LOGIC; 
  signal RAM_Addr_7_LogicTrst1_7609 : STD_LOGIC; 
  signal RAM_Addr_3_LogicTrst : STD_LOGIC; 
  signal RAM_Addr_3_LogicTrst1_7612 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_112_7613 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o1 : STD_LOGIC; 
  signal RAM_Data_2_LogicTrst : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd3_In1_7617 : STD_LOGIC; 
  signal RAM_Addr_2_LogicTrst : STD_LOGIC; 
  signal RAM_Addr_2_LogicTrst1_7620 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_122_7622 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_13_7623 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_112_7624 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_131_7626 : STD_LOGIC; 
  signal ram_top_periph_ram_mux6_113_7627 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_132_7629 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_131_7631 : STD_LOGIC; 
  signal ram_top_periph_ram_mux4_113_7632 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_N4 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_N2 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_12_7638 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_112_7640 : STD_LOGIC; 
  signal ram_top_periph_ram_mux7_113_7642 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_7647 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_7648 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_132_7651 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_132_7652 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_132_7653 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_131_7654 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_113_7655 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_N6 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd2_In_7659 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_122_7666 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_112_7667 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_131_7669 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_113_7670 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_131_7672 : STD_LOGIC; 
  signal ram_top_periph_ram_mux3_113_7673 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT103 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT81_7678 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_121_7679 : STD_LOGIC; 
  signal ram_top_periph_ram_mux_112_7680 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_122_7683 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_13_7684 : STD_LOGIC; 
  signal ram_top_periph_ram_mux2_112_7685 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_6_11 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_123_7694 : STD_LOGIC; 
  signal ram_top_periph_ram_mux1_113_7695 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO8 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO9 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO10 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO11 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO12 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO13 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO14 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO15 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP0 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP1 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP0 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP1 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO0 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO1 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO2 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO3 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO4 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO5 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO6 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO7 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO8 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO9 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO10 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO11 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO12 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO13 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO14 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO15 : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT : STD_LOGIC;
 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT : STD_LOGIC;
 
  signal ProtoComp32_CYINITVCC_1 : STD_LOGIC; 
  signal controlador_Mcount_prog_count : STD_LOGIC; 
  signal controlador_Mcount_prog_count1 : STD_LOGIC; 
  signal controlador_Mcount_prog_count2 : STD_LOGIC; 
  signal controlador_Mcount_prog_count3 : STD_LOGIC; 
  signal controlador_Mcount_prog_count4 : STD_LOGIC; 
  signal controlador_Mcount_prog_count5 : STD_LOGIC; 
  signal controlador_Mcount_prog_count6 : STD_LOGIC; 
  signal controlador_Mcount_prog_count7 : STD_LOGIC; 
  signal controlador_Mcount_prog_count8 : STD_LOGIC; 
  signal controlador_Mcount_prog_count9 : STD_LOGIC; 
  signal controlador_Mcount_prog_count10 : STD_LOGIC; 
  signal controlador_Mcount_prog_count11 : STD_LOGIC; 
  signal ProtoComp37_CYINITVCC_1_222 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0 : STD_LOGIC; 
  signal alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_0_Q_274 : STD_LOGIC; 
  signal alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_1_Q_270 : STD_LOGIC; 
  signal alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_2_Q_266 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_0_Q : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_1_Q : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_2_Q : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_3_Q : STD_LOGIC; 
  signal ProtoComp38_CYINITGND_0 : STD_LOGIC; 
  signal alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_3_Q_256 : STD_LOGIC; 
  signal ProtoComp40_CYINITVCC_1 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_0_Q_335 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_1_Q_331 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_2_Q_327 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_0_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_1_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_2_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_3_Q : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_ProtoComp38_CYINITGND_0 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_3_Q_317 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_4_Q_355 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_5_Q_351 : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_6_Q_347 : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_4_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_5_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_6_Q : STD_LOGIC; 
  signal controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_Q : STD_LOGIC; 
  signal controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_7_Q_338 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_0_1_377 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_1_1_373 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_2_1_369 : STD_LOGIC; 
  signal ProtoComp41_CYINITVCC_1 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_1_359 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_4_1_397 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_1_393 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_1_389 : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_1_380 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count1 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count2 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count3 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count4 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count5 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count6 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_width_count7 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet_3_ProtoComp37_CYINITVCC_1 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0 : STD_LOGIC; 
  signal Clk_BUFGP_IBUFG_507 : STD_LOGIC; 
  signal Reset_IBUF_526 : STD_LOGIC; 
  signal RS232_RX_IBUF_557 : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_4_Mux_66_o_rt_591 : STD_LOGIC; 
  signal alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_4_Q_590 : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_5_Mux_64_o_rt_584 : STD_LOGIC; 
  signal alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_5_Q_583 : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_a_6_Mux_62_o_rt_577 : STD_LOGIC; 
  signal alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_6_Q_576 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_4_Q : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_5_Q : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_6_Q : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_add_0_OUT_7_Q : STD_LOGIC; 
  signal alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_7_Q_565 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o282 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2232 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_A_1019 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_B_1011 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_C_1003 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_F7_A_997 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_D_995 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram5_F7_B_989 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_A_1074 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_B_1066 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_C_1058 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_F7_A_1052 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_D_1050 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram6_F7_B_1044 : STD_LOGIC; 
  signal RAM_Data_4_pack_7 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_acc_5_Mux_46_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_acc_4_Mux_48_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_Index_Reg_4_Mux_98_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_Index_Reg_5_Mux_96_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_Index_Reg_6_Mux_94_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_Index_Reg_7_Mux_92_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_FlagZ_Mux_58_o : STD_LOGIC; 
  signal alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_pack_7 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2123 : STD_LOGIC; 
  signal RS232_PHY_Shift_i_1_pack_13 : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_0_D_MUX_32_o : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_1_D_MUX_31_o : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_2_D_MUX_30_o : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_3_D_MUX_29_o : STD_LOGIC; 
  signal RS232_PHY_Shift_i_2_pack_17 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_2_Q : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal RAM_Data_6_pack_6 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal RAM_Data_5_pack_7 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal RAM_Data_7_pack_7 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_pack_10 : STD_LOGIC; 
  signal alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_pack_11 : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_acc_6_Mux_44_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_acc_7_Mux_42_o : STD_LOGIC; 
  signal alu_comp_reg_b_7_reg_a_7_LessThan_13_o11_2198 : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_acc_0_Mux_56_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_acc_1_Mux_54_o : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd3_In : STD_LOGIC; 
  signal rom_comp_Mram_n06808_2601 : STD_LOGIC; 
  signal rom_comp_Mram_n068081_2593 : STD_LOGIC; 
  signal rom_comp_Mram_n068082_2585 : STD_LOGIC; 
  signal rom_comp_Mram_n068083_2577 : STD_LOGIC; 
  signal rom_comp_Mram_n06808_f7_2576 : STD_LOGIC; 
  signal rom_comp_Mram_n06808_f71 : STD_LOGIC; 
  signal rom_comp_Mram_n06804_2635 : STD_LOGIC; 
  signal rom_comp_Mram_n068041_2627 : STD_LOGIC; 
  signal rom_comp_Mram_n068042_2619 : STD_LOGIC; 
  signal rom_comp_Mram_n068043_2611 : STD_LOGIC; 
  signal rom_comp_Mram_n06804_f7_2610 : STD_LOGIC; 
  signal rom_comp_Mram_n06804_f71 : STD_LOGIC; 
  signal controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_1_Q : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_acc_2_Mux_52_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_reg_acc_3_Mux_50_o : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_A_2866 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_B_2858 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_C_2850 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_F7_A_2844 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_D_2842 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram4_F7_B_2836 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_A_2964 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_B_2956 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_C_2948 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_F7_A_2942 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_D_2940 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram7_F7_B_2934 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_A_3037 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_B_3029 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_C_3021 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_F7_A_3015 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_D_3013 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram8_F7_B_3007 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_pack_9 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal alu_comp_Alu_op_4_Index_Reg_0_Mux_106_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_Index_Reg_1_Mux_104_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_Index_Reg_2_Mux_102_o : STD_LOGIC; 
  signal alu_comp_Alu_op_4_Index_Reg_3_Mux_100_o : STD_LOGIC; 
  signal dma_top_Mcount_data_count : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd3_In2_3215 : STD_LOGIC; 
  signal dma_top_Mcount_data_count1 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd1_In_3544 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal controlador_CurrentState_FSM_FFd3_In : STD_LOGIC; 
  signal RAM_Data_3_pack_7 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_9_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_8_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_N4_pack_8 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_rt_3954 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_rt_3948 : STD_LOGIC; 
  signal controlador_CurrentState_2_PWR_134_o_Mux_289_o : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en : STD_LOGIC; 
  signal Data_read_pack_4 : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd1_In : STD_LOGIC; 
  signal dma_top_CurrentState_FSM_FFd2_In : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1 : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_4_D_MUX_28_o : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_5_D_MUX_27_o : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_6_D_MUX_26_o : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_3_4466 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_4_4461 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_A_4519 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_B_4511 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_C_4503 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_F7_A_4497 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_D_4495 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram2_F7_B_4489 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_A_4572 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_B_4564 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_C_4556 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_F7_A_4550 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_D_4548 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram1_F7_B_4542 : STD_LOGIC; 
  signal RAM_Data_2_pack_7 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal RAM_Data_0_pack_6 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal RAM_Data_1_pack_6 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_7_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_8_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_7_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_7 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_6_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_37_o_MUX_16_o : STD_LOGIC; 
  signal RS232_PHY_Transmitter_CurrentState_FSM_FFd2_In_4918 : STD_LOGIC; 
  signal N26_pack_4 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_data_count : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_data_count1 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_data_count_1_pack_3 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_Mcount_data_count2 : STD_LOGIC; 
  signal N6_pack_7 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_rt_5339 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_9_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_6_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_pack_9 : STD_LOGIC; 
  signal rom_comp_Mram_n068014_5369 : STD_LOGIC; 
  signal rom_comp_Mram_n0680141_5361 : STD_LOGIC; 
  signal rom_comp_Mram_n0680142_5353 : STD_LOGIC; 
  signal rom_comp_Mram_n0680143_5345 : STD_LOGIC; 
  signal rom_comp_Mram_n068014_f7_5344 : STD_LOGIC; 
  signal rom_comp_Mram_n068014_f71 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_11_o_MUX_2_o : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_11_o_MUX_1_o : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb : STD_LOGIC; 
  signal RS232_PHY_Fifo_write_pack_2 : STD_LOGIC; 
  signal RS232_PHY_Shift_Q_7_D_MUX_25_o : STD_LOGIC; 
  signal rom_comp_Mram_n068021_5440 : STD_LOGIC; 
  signal rom_comp_Mram_n068022_5432 : STD_LOGIC; 
  signal rom_comp_Mram_n068023_5424 : STD_LOGIC; 
  signal rom_comp_Mram_n068024_5416 : STD_LOGIC; 
  signal rom_comp_Mram_n06802_f7_5415 : STD_LOGIC; 
  signal rom_comp_Mram_n06802_f71 : STD_LOGIC; 
  signal rom_comp_Mram_n0680 : STD_LOGIC; 
  signal rom_comp_Mram_n06801_5466 : STD_LOGIC; 
  signal rom_comp_Mram_n06802_5458 : STD_LOGIC; 
  signal rom_comp_Mram_n06803_5450 : STD_LOGIC; 
  signal rom_comp_Mram_n0680_f7_5449 : STD_LOGIC; 
  signal rom_comp_Mram_n0680_f71 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_CurrentState_FSM_FFd1_In : STD_LOGIC; 
  signal RS232_PHY_Transmitter_CurrentState_FSM_FFd1_pack_4 : STD_LOGIC; 
  signal RS232_PHY_Transmitter_en_width_count : STD_LOGIC; 
  signal RS232_PHY_Valid_D_INV_19_o : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_CWE2 : STD_LOGIC; 
  signal ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_BWE1 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_A_5977 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_B_5969 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_C_5961 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_F7_A_5955 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_D_5953 : STD_LOGIC; 
  signal ram_top_gp_ram_Mram_contents_ram3_F7_B_5947 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_5_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_6_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_7_Q : STD_LOGIC; 
  signal rom_comp_Mram_n068012_6220 : STD_LOGIC; 
  signal rom_comp_Mram_n0680121_6212 : STD_LOGIC; 
  signal rom_comp_Mram_n0680122_6204 : STD_LOGIC; 
  signal rom_comp_Mram_n0680123_6196 : STD_LOGIC; 
  signal rom_comp_Mram_n068012_f7_6195 : STD_LOGIC; 
  signal rom_comp_Mram_n068012_f71 : STD_LOGIC; 
  signal rom_comp_Mram_n068010_6254 : STD_LOGIC; 
  signal rom_comp_Mram_n0680101_6246 : STD_LOGIC; 
  signal rom_comp_Mram_n0680102_6238 : STD_LOGIC; 
  signal rom_comp_Mram_n0680103_6230 : STD_LOGIC; 
  signal rom_comp_Mram_n068010_f7_6229 : STD_LOGIC; 
  signal rom_comp_Mram_n068010_f71 : STD_LOGIC; 
  signal rom_comp_Mram_n06806_6288 : STD_LOGIC; 
  signal rom_comp_Mram_n068061_6280 : STD_LOGIC; 
  signal rom_comp_Mram_n068062_6272 : STD_LOGIC; 
  signal rom_comp_Mram_n068063_6264 : STD_LOGIC; 
  signal rom_comp_Mram_n06806_f7_6263 : STD_LOGIC; 
  signal rom_comp_Mram_n06806_f71 : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_1_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_2_pack_14 : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_2_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_3_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_0_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51_pack_16 : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_4_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_CurrentState_FSM_FFd1_In : STD_LOGIC; 
  signal RS232_PHY_Receiver_n0066_inv : STD_LOGIC; 
  signal RS232_PHY_Receiver_CurrentState_FSM_FFd2_In_6381 : STD_LOGIC; 
  signal N34_pack_8 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_5_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_2_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_11 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_pack_13 : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_4_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_1_Q : STD_LOGIC; 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_3_Q : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_data_count : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_data_count1 : STD_LOGIC; 
  signal RS232_PHY_Receiver_data_count_1_pack_3 : STD_LOGIC; 
  signal RS232_PHY_Receiver_Mcount_data_count2 : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_controlador_prog_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_prog_count_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_width_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_switches_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_switches_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_H_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Temp_L_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_RS232_TX_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Clk_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_reg_aux_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_reg_aux_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_a_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_b_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_FlagZ_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_i_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_i_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_CurrentState_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_i_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_instruct_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_reg_acc_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_Reg_operand_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_alu_comp_Index_Reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_data_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_data_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_switches_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_CurrentState_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_dma_top_CurrentState_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_data_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_data_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_data_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd2_IN : STD_LOGIC; 
  signal NlwBufferSignal_controlador_CurrentState_FSM_FFd2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Data_FF_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Shift_Q_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_StartTX_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Ack_in_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR5 : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_LineRD_in_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_LineRD_in_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_width_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_data_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_data_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RS232_PHY_Receiver_data_count_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ram_top_periph_ram_contents_ram_9_7_IN : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_11_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_12_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_13_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_14_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_10_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_11_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_12_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_13_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_6_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_7_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_8_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_9_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_xor_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_xor_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_xor_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_xor_11_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Mcount_prog_count_xor_11_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_3_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_4_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_5_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_16_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_17_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_18_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_19_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_15_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_21_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_22_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_23_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_24_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_20_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_19_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_20_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_21_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_22_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_16_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_17_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ROM_data_10_18_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_6_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_7_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_8_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_9_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_5_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_RS232_PHY_Internal_memory_BU2_dbiterr_10_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal RS232_PHY_Receiver_width_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal ROM_Addr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal controlador_prog_count : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal alu_comp_n0225 : STD_LOGIC_VECTOR ( 5 downto 1 ); 
  signal ALU_op : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal RS232_PHY_Receiver_data_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal RS232_PHY_Transmitter_data_count : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal dma_top_data_count : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal RS232_PHY_Shift_i : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal RS232_PHY_Shift_Q : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1 : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal Data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal RS232_PHY_Transmitter_width_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Transmitter_Mcount_width_count_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal ram_top_periph_ram_switches : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_reg_aux : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal RAM_Addr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RAM_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Data_FF : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ROM_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_10 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_11 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_12 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_20 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_13 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_21 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_22 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_30 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_14 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_15 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_23 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_31 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_16 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_24 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_32 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_40 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_17 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_25 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_33 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_41 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_18 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_26 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_34 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_42 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_50 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_19 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_27 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_35 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_43 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_51 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_28 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_44 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_52 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_60 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_36 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_29 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_37 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_45 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_53 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_61 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_38 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_46 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_54 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_62 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_39 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_55 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_63 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_47 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_48 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_56 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_49 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_57 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_58 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_59 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_0 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_4 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_5 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_7 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_3 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_6 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal ram_top_periph_ram_contents_ram_9 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal controlador_Mcount_prog_count_lut : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal alu_comp_GND_70_o_GND_70_o_sub_3_OUT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Transmitter_Mcount_width_count_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal ram_top_gp_ram_n0025 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal TX_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal RS232_PHY_Shift_Result : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal rom_comp_n0680 : STD_LOGIC_VECTOR ( 12 downto 5 ); 
  signal RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wr_pntr_plus1 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
begin
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCEINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWRENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => '0',
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRSTINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y3",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT

    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram : 
X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "TDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y3"
    )
    port map (
      RSTBRST => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT
,
      ENBRDEN => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT
,
      REGCEA => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT
,
      ENAWREN => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT
,
      CLKAWRCLK => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT
,
      CLKBRDCLK => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT
,
      REGCEBREGCE => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT
,
      RSTA => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT
,
      WEAWEL(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT
,
      WEAWEL(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT
,
      WEBWEU(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT
,
      WEBWEU(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT
,
      ADDRAWRADDR(12) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q
,
      ADDRAWRADDR(11) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q
,
      ADDRAWRADDR(10) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q
,
      ADDRAWRADDR(9) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q
,
      ADDRAWRADDR(8) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q
,
      ADDRAWRADDR(7) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q
,
      ADDRAWRADDR(6) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q
,
      ADDRAWRADDR(5) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q
,
      ADDRAWRADDR(4) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q
,
      ADDRAWRADDR(3) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q
,
      ADDRAWRADDR(2) => GND,
      ADDRAWRADDR(1) => GND,
      ADDRAWRADDR(0) => GND,
      DIPBDIP(1) => GND,
      DIPBDIP(0) => GND,
      DIBDI(15) => GND,
      DIBDI(14) => GND,
      DIBDI(13) => GND,
      DIBDI(12) => GND,
      DIBDI(11) => GND,
      DIBDI(10) => GND,
      DIBDI(9) => GND,
      DIBDI(8) => GND,
      DIBDI(7) => GND,
      DIBDI(6) => GND,
      DIBDI(5) => GND,
      DIBDI(4) => GND,
      DIBDI(3) => GND,
      DIBDI(2) => GND,
      DIBDI(1) => GND,
      DIBDI(0) => GND,
      DIADI(15) => GND,
      DIADI(14) => GND,
      DIADI(13) => GND,
      DIADI(12) => GND,
      DIADI(11) => GND,
      DIADI(10) => GND,
      DIADI(9) => GND,
      DIADI(8) => GND,
      DIADI(7) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q
,
      DIADI(6) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q
,
      DIADI(5) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q
,
      DIADI(4) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q
,
      DIADI(3) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q
,
      DIADI(2) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q
,
      DIADI(1) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q
,
      DIADI(0) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q
,
      ADDRBRDADDR(12) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q
,
      ADDRBRDADDR(11) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q
,
      ADDRBRDADDR(10) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q
,
      ADDRBRDADDR(9) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q
,
      ADDRBRDADDR(8) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q
,
      ADDRBRDADDR(7) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q
,
      ADDRBRDADDR(6) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q
,
      ADDRBRDADDR(5) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q
,
      ADDRBRDADDR(4) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q
,
      ADDRBRDADDR(3) => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q
,
      ADDRBRDADDR(2) => GND,
      ADDRBRDADDR(1) => GND,
      ADDRBRDADDR(0) => GND,
      DIPADIP(1) => GND,
      DIPADIP(0) => GND,
      DOADO(15) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO15
,
      DOADO(14) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO14
,
      DOADO(13) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO13
,
      DOADO(12) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO12
,
      DOADO(11) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO11
,
      DOADO(10) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO10
,
      DOADO(9) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO9
,
      DOADO(8) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO8
,
      DOADO(7) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO7
,
      DOADO(6) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO6
,
      DOADO(5) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO5
,
      DOADO(4) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO4
,
      DOADO(3) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO3
,
      DOADO(2) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO2
,
      DOADO(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO1
,
      DOADO(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO0
,
      DOPADOP(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP1
,
      DOPADOP(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP0
,
      DOPBDOP(1) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP1
,
      DOPBDOP(0) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP0
,
      DOBDO(15) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO15
,
      DOBDO(14) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO14
,
      DOBDO(13) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO13
,
      DOBDO(12) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO12
,
      DOBDO(11) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO11
,
      DOBDO(10) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO10
,
      DOBDO(9) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO9
,
      DOBDO(8) => 
RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO8
,
      DOBDO(7) => Data_out(7),
      DOBDO(6) => Data_out(6),
      DOBDO(5) => Data_out(5),
      DOBDO(4) => Data_out(4),
      DOBDO(3) => Data_out(3),
      DOBDO(2) => Data_out(2),
      DOBDO(1) => Data_out(1),
      DOBDO(0) => Data_out(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(7),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(6),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(3)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_11_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_11_D5LUT_O_UNCONNECTED
    );
  ProtoComp32_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X10Y4"
    )
    port map (
      O => ProtoComp32_CYINITVCC_1
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y4"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp32_CYINITVCC_1,
      CO(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_carrynet(3),
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(3),
      S(2) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(2),
      S(1) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(1),
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"9090090990900909"
    )
    port map (
      ADR3 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(4),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(2)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_12_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_12_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(1)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_13_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_13_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"9009900990099009"
    )
    port map (
      ADR4 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_14_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_14_A5LUT_O_UNCONNECTED
    );
  controlador_prog_count_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_3_CLK,
      I => controlador_Mcount_prog_count3,
      O => controlador_prog_count(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => controlador_set_prog_count,
      ADR4 => controlador_prog_count(3),
      ADR2 => controlador_Reg_operand_3_6687,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(3)
    );
  ROM_data_10_10_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_10_D5LUT_O_UNCONNECTED
    );
  controlador_prog_count_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_2_CLK,
      I => controlador_Mcount_prog_count2,
      O => controlador_prog_count(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y4"
    )
    port map (
      CI => '0',
      CYINIT => controlador_set_prog_count_inv,
      CO(3) => controlador_Mcount_prog_count_cy_3_Q_6686,
      CO(2) => NLW_controlador_Mcount_prog_count_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_controlador_Mcount_prog_count_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_controlador_Mcount_prog_count_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => controlador_Mcount_prog_count3,
      O(2) => controlador_Mcount_prog_count2,
      O(1) => controlador_Mcount_prog_count1,
      O(0) => controlador_Mcount_prog_count,
      S(3) => controlador_Mcount_prog_count_lut(3),
      S(2) => controlador_Mcount_prog_count_lut(2),
      S(1) => controlador_Mcount_prog_count_lut(1),
      S(0) => controlador_Mcount_prog_count_lut(0)
    );
  controlador_Mcount_prog_count_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"AFAFA0A0AFAFA0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => controlador_set_prog_count,
      ADR4 => controlador_prog_count(2),
      ADR0 => controlador_Reg_operand_2_6685,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(2)
    );
  ROM_data_10_11_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_11_C5LUT_O_UNCONNECTED
    );
  controlador_prog_count_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_1_CLK,
      I => controlador_Mcount_prog_count1,
      O => controlador_prog_count(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"FF33CC00FF33CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => controlador_set_prog_count,
      ADR4 => controlador_prog_count(1),
      ADR3 => controlador_Reg_operand_1_6684,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(1)
    );
  ROM_data_10_12_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_12_B5LUT_O_UNCONNECTED
    );
  controlador_prog_count_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_0_CLK,
      I => controlador_Mcount_prog_count,
      O => controlador_prog_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"F3C0F3C0F3C0F3C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => controlador_set_prog_count,
      ADR3 => controlador_prog_count(0),
      ADR2 => controlador_Reg_operand_0_6682,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(0)
    );
  ROM_data_10_13_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_13_A5LUT_O_UNCONNECTED
    );
  controlador_prog_count_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_7_CLK,
      I => controlador_Mcount_prog_count7,
      O => controlador_prog_count(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => controlador_set_prog_count,
      ADR4 => controlador_prog_count(7),
      ADR2 => controlador_Reg_operand_7_6692,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(7)
    );
  ROM_data_10_6_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_6_D5LUT_O_UNCONNECTED
    );
  controlador_prog_count_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_6_CLK,
      I => controlador_Mcount_prog_count6,
      O => controlador_prog_count(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y5"
    )
    port map (
      CI => controlador_Mcount_prog_count_cy_3_Q_6686,
      CYINIT => '0',
      CO(3) => controlador_Mcount_prog_count_cy_7_Q_6691,
      CO(2) => NLW_controlador_Mcount_prog_count_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_controlador_Mcount_prog_count_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_controlador_Mcount_prog_count_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => controlador_Mcount_prog_count7,
      O(2) => controlador_Mcount_prog_count6,
      O(1) => controlador_Mcount_prog_count5,
      O(0) => controlador_Mcount_prog_count4,
      S(3) => controlador_Mcount_prog_count_lut(7),
      S(2) => controlador_Mcount_prog_count_lut(6),
      S(1) => controlador_Mcount_prog_count_lut(5),
      S(0) => controlador_Mcount_prog_count_lut(4)
    );
  controlador_Mcount_prog_count_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"CCFFCC00CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => controlador_set_prog_count,
      ADR4 => controlador_prog_count(6),
      ADR1 => controlador_Reg_operand_6_6690,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(6)
    );
  ROM_data_10_7_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_7_C5LUT_O_UNCONNECTED
    );
  controlador_prog_count_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_5_CLK,
      I => controlador_Mcount_prog_count5,
      O => controlador_prog_count(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"FF55AA00FF55AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => controlador_set_prog_count,
      ADR4 => controlador_prog_count(5),
      ADR3 => controlador_Reg_operand_5_6689,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(5)
    );
  ROM_data_10_8_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_8_B5LUT_O_UNCONNECTED
    );
  controlador_prog_count_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_4_CLK,
      I => controlador_Mcount_prog_count4,
      O => controlador_prog_count(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"BBBB8888BBBB8888"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => controlador_set_prog_count,
      ADR4 => controlador_prog_count(4),
      ADR0 => controlador_Reg_operand_4_6688,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(4)
    );
  ROM_data_10_9_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_9_A5LUT_O_UNCONNECTED
    );
  controlador_prog_count_11 : X_FF
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_11_CLK,
      I => controlador_Mcount_prog_count11,
      O => controlador_prog_count(11),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"00FF00FF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => controlador_prog_count(11),
      ADR4 => '1',
      ADR3 => controlador_set_prog_count,
      O => controlador_Mcount_prog_count_lut(11)
    );
  controlador_prog_count_10 : X_FF
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_10_CLK,
      I => controlador_Mcount_prog_count10,
      O => controlador_prog_count(10),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_xor_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y6"
    )
    port map (
      CI => controlador_Mcount_prog_count_cy_7_Q_6691,
      CYINIT => '0',
      CO(3) => NLW_controlador_Mcount_prog_count_xor_11_CO_3_UNCONNECTED,
      CO(2) => NLW_controlador_Mcount_prog_count_xor_11_CO_2_UNCONNECTED,
      CO(1) => NLW_controlador_Mcount_prog_count_xor_11_CO_1_UNCONNECTED,
      CO(0) => NLW_controlador_Mcount_prog_count_xor_11_CO_0_UNCONNECTED,
      DI(3) => NLW_controlador_Mcount_prog_count_xor_11_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => controlador_Mcount_prog_count11,
      O(2) => controlador_Mcount_prog_count10,
      O(1) => controlador_Mcount_prog_count9,
      O(0) => controlador_Mcount_prog_count8,
      S(3) => controlador_Mcount_prog_count_lut(11),
      S(2) => controlador_Mcount_prog_count_lut(10),
      S(1) => controlador_Mcount_prog_count_lut(9),
      S(0) => controlador_Mcount_prog_count_lut(8)
    );
  controlador_Mcount_prog_count_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => controlador_prog_count(10),
      ADR3 => controlador_set_prog_count,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(10)
    );
  ROM_data_10_3_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_3_C5LUT_O_UNCONNECTED
    );
  controlador_prog_count_9 : X_FF
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_9_CLK,
      I => controlador_Mcount_prog_count9,
      O => controlador_prog_count(9),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"0000AAAA0000AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => controlador_prog_count(9),
      ADR4 => controlador_set_prog_count,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(9)
    );
  ROM_data_10_4_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_4_B5LUT_O_UNCONNECTED
    );
  controlador_prog_count_8 : X_FF
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => '0'
    )
    port map (
      CE => controlador_CurrentState_FSM_FFd2_6508,
      CLK => NlwBufferSignal_controlador_prog_count_8_CLK,
      I => controlador_Mcount_prog_count8,
      O => controlador_prog_count(8),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Mcount_prog_count_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"3333000033330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => controlador_prog_count(8),
      ADR1 => controlador_set_prog_count,
      ADR5 => '1',
      O => controlador_Mcount_prog_count_lut(8)
    );
  ROM_data_10_5_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_5_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(7),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(6),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(3)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_16_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_16_D5LUT_O_UNCONNECTED
    );
  ProtoComp37_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X14Y6"
    )
    port map (
      O => ProtoComp37_CYINITVCC_1_222
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y6"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp37_CYINITVCC_1_222,
      CO(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_carrynet(3),
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(3),
      S(2) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(2),
      S(1) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(1),
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"A50000A5A50000A5"
    )
    port map (
      ADR1 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(5),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(4),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(2)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_17_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_17_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(1)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_18_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_18_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"0CC003300CC00330"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_19_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y6",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_19_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y7"
    )
    port map (
      CI => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0,
      DI(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"8844221188442211"
    )
    port map (
      ADR2 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_0,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(8),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c1_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_15_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y7",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_15_A5LUT_O_UNCONNECTED
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_add_0_OUT_3_Q,
      O => alu_comp_reg_a_7_reg_b_7_add_0_OUT_3_0
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_add_0_OUT_2_Q,
      O => alu_comp_reg_a_7_reg_b_7_add_0_OUT_2_0
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_add_0_OUT_1_Q,
      O => alu_comp_reg_a_7_reg_b_7_add_0_OUT_1_0
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_add_0_OUT_0_Q,
      O => alu_comp_reg_a_7_reg_b_7_add_0_OUT_0_0
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y2",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => alu_comp_reg_a_3_6578,
      ADR3 => alu_comp_reg_b_3_6579,
      O => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_3_Q_256
    );
  ProtoComp38_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X0Y2"
    )
    port map (
      O => ProtoComp38_CYINITGND_0
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y2"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp38_CYINITGND_0,
      CO(3) => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_Q_6703,
      CO(2) => NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_0_Q,
      O(3) => alu_comp_reg_a_7_reg_b_7_add_0_OUT_3_Q,
      O(2) => alu_comp_reg_a_7_reg_b_7_add_0_OUT_2_Q,
      O(1) => alu_comp_reg_a_7_reg_b_7_add_0_OUT_1_Q,
      O(0) => alu_comp_reg_a_7_reg_b_7_add_0_OUT_0_Q,
      S(3) => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_3_Q_256,
      S(2) => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_2_Q_266,
      S(1) => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_1_Q_270,
      S(0) => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_0_Q_274
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y2",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => alu_comp_reg_a_2_6574,
      ADR3 => alu_comp_reg_b_2_6575,
      O => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_2_Q_266
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y2",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => alu_comp_reg_a_1_6628,
      ADR5 => alu_comp_reg_b_1_6700,
      O => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_1_Q_270
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y2",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => alu_comp_reg_a_0_6629,
      ADR0 => alu_comp_reg_b_0_6630,
      O => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_0_Q_274
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"A00A5005A00A5005"
    )
    port map (
      ADR1 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(3)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_21_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_21_D5LUT_O_UNCONNECTED
    );
  ProtoComp40_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X14Y4"
    )
    port map (
      O => ProtoComp40_CYINITVCC_1
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y4"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp40_CYINITVCC_1,
      CO(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_carrynet(3),
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(3),
      S(2) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(2),
      S(1) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(1),
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(2)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_22_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_22_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"8421842184218421"
    )
    port map (
      ADR4 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(1)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_23_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_23_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"9009900990099009"
    )
    port map (
      ADR4 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_24_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y4",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_24_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y5"
    )
    port map (
      CI => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1,
      DI(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"8822441188224411"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(9),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_0,
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_c2_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_20_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_20_A5LUT_O_UNCONNECTED
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_3_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_3_0
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_2_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_2_0
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_1_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_1_0
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_0_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_0_0
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => controlador_Reg_operand_3_6687,
      ADR5 => alu_comp_Index_Reg_3_6723,
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_3_Q_317
    );
  ProtoComp38_CYINITGND_1 : X_ZERO
    generic map(
      LOC => "SLICE_X6Y9"
    )
    port map (
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_ProtoComp38_CYINITGND_0
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y9"
    )
    port map (
      CI => '0',
      CYINIT => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_ProtoComp38_CYINITGND_0,
      CO(3) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_Q_6722,
      CO(2) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_0_Q,
      O(3) => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_3_Q,
      O(2) => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_2_Q,
      O(1) => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_1_Q,
      O(0) => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_0_Q,
      S(3) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_3_Q_317,
      S(2) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_2_Q_327,
      S(1) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_1_Q_331,
      S(0) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_0_Q_335
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => controlador_Reg_operand_2_6685,
      ADR4 => alu_comp_Index_Reg_2_6720,
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_2_Q_327
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => controlador_Reg_operand_1_6684,
      ADR4 => alu_comp_Index_Reg_1_6718,
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_1_Q_331
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y9",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => controlador_Reg_operand_0_6682,
      ADR5 => alu_comp_Index_Reg_0_6716,
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_0_Q_335
    );
  controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_0
    );
  controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_6_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_6_0
    );
  controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_5_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_5_0
    );
  controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_4_Q,
      O => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_4_0
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => alu_comp_Index_Reg_7_6731,
      ADR3 => controlador_Reg_operand_7_6692,
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_7_Q_338
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y10"
    )
    port map (
      CI => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_Q_6722,
      CYINIT => '0',
      CO(3) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_0_Q,
      O(3) => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_Q,
      O(2) => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_6_Q,
      O(1) => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_5_Q,
      O(0) => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_4_Q,
      S(3) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_7_Q_338,
      S(2) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_6_Q_347,
      S(1) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_5_Q_351,
      S(0) => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_4_Q_355
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => alu_comp_Index_Reg_6_6729,
      ADR3 => controlador_Reg_operand_6_6690,
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_6_Q_347
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => controlador_Reg_operand_5_6689,
      ADR4 => alu_comp_Index_Reg_5_6727,
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_5_Q_351
    );
  controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y10",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => controlador_Reg_operand_4_6688,
      ADR5 => alu_comp_Index_Reg_4_6725,
      O => controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_lut_4_Q_355
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(3),
      O => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_3_0
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(2),
      O => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_2_0
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(1),
      O => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_1_0
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(0),
      O => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_0_0
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y2",
      INIT => X"C3C3C3C3C3C3C3C3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => alu_comp_reg_a_3_6578,
      ADR2 => alu_comp_reg_b_3_6579,
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_1_359
    );
  ProtoComp41_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X2Y2"
    )
    port map (
      O => ProtoComp41_CYINITVCC_1
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y2"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp41_CYINITVCC_1,
      CO(3) => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_Q_6736,
      CO(2) => NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_0_Q,
      O(3) => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(3),
      O(2) => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(2),
      O(1) => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(1),
      O(0) => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(0),
      S(3) => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_1_359,
      S(2) => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_2_1_369,
      S(1) => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_1_1_373,
      S(0) => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_0_1_377
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y2",
      INIT => X"AAAA5555AAAA5555"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => alu_comp_reg_a_2_6574,
      ADR0 => alu_comp_reg_b_2_6575,
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_2_1_369
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y2",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => alu_comp_reg_a_1_6628,
      ADR4 => alu_comp_reg_b_1_6700,
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_1_1_373
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y2",
      INIT => X"AAAAAAAA55555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => alu_comp_reg_a_0_6629,
      ADR5 => alu_comp_reg_b_0_6630,
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_0_1_377
    );
  alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(7),
      O => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_0
    );
  alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(6),
      O => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_6_0
    );
  alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(5),
      O => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_5_0
    );
  alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(4),
      O => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_4_0
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => X"FF00FF0000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => alu_comp_reg_a_7_6582,
      ADR3 => alu_comp_reg_b_7_6583,
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_1_380
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y3"
    )
    port map (
      CI => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_Q_6736,
      CYINIT => '0',
      CO(3) => NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_0_Q,
      O(3) => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(7),
      O(2) => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(6),
      O(1) => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(5),
      O(0) => alu_comp_GND_70_o_GND_70_o_sub_3_OUT(4),
      S(3) => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_1_380,
      S(2) => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_1_389,
      S(1) => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_1_393,
      S(0) => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_4_1_397
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => alu_comp_reg_a_6_6584,
      ADR3 => alu_comp_reg_b_6_6585,
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_1_389
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => X"FF00FF0000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => alu_comp_reg_a_5_6587,
      ADR5 => alu_comp_reg_b_5_6588,
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_1_393
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => alu_comp_reg_a_4_6590,
      ADR3 => alu_comp_reg_b_4_6591,
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_4_1_397
    );
  RS232_PHY_Transmitter_width_count_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_3_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count3,
      O => RS232_PHY_Transmitter_width_count(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"3333000033330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_width_count(3),
      ADR1 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(3)
    );
  ROM_data_10_19_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_19_D5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_2_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count2,
      O => RS232_PHY_Transmitter_width_count(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y2"
    )
    port map (
      CI => '0',
      CYINIT => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_inv,
      CO(3) => RS232_PHY_Transmitter_Mcount_width_count_cy(3),
      CO(2) => NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Transmitter_Mcount_width_count_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_PHY_Transmitter_Mcount_width_count3,
      O(2) => RS232_PHY_Transmitter_Mcount_width_count2,
      O(1) => RS232_PHY_Transmitter_Mcount_width_count1,
      O(0) => RS232_PHY_Transmitter_Mcount_width_count,
      S(3) => RS232_PHY_Transmitter_Mcount_width_count_lut(3),
      S(2) => RS232_PHY_Transmitter_Mcount_width_count_lut(2),
      S(1) => RS232_PHY_Transmitter_Mcount_width_count_lut(1),
      S(0) => RS232_PHY_Transmitter_Mcount_width_count_lut(0)
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"0000AAAA0000AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => RS232_PHY_Transmitter_width_count(2),
      ADR4 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(2)
    );
  ROM_data_10_20_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_20_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_1_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count1,
      O => RS232_PHY_Transmitter_width_count(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"5555000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_width_count(1),
      ADR0 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(1)
    );
  ROM_data_10_21_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_21_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_0_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count,
      O => RS232_PHY_Transmitter_width_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"0C0C0C0C0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => RS232_PHY_Transmitter_width_count(0),
      ADR2 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(0)
    );
  ROM_data_10_22_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_22_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_7_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count7,
      O => RS232_PHY_Transmitter_width_count(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"FF7FFFFF00000000"
    )
    port map (
      ADR2 => RS232_PHY_Transmitter_width_count(5),
      ADR4 => RS232_PHY_Transmitter_width_count(3),
      ADR1 => RS232_PHY_Transmitter_width_count(2),
      ADR5 => RS232_PHY_Transmitter_width_count(7),
      ADR3 => N28,
      ADR0 => RS232_PHY_Transmitter_width_count(1),
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(7)
    );
  RS232_PHY_Transmitter_width_count_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_6_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count6,
      O => RS232_PHY_Transmitter_width_count(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X14Y3"
    )
    port map (
      CI => RS232_PHY_Transmitter_Mcount_width_count_cy(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_RS232_PHY_Transmitter_Mcount_width_count_xor_7_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => RS232_PHY_Transmitter_Mcount_width_count7,
      O(2) => RS232_PHY_Transmitter_Mcount_width_count6,
      O(1) => RS232_PHY_Transmitter_Mcount_width_count5,
      O(0) => RS232_PHY_Transmitter_Mcount_width_count4,
      S(3) => RS232_PHY_Transmitter_Mcount_width_count_lut(7),
      S(2) => RS232_PHY_Transmitter_Mcount_width_count_lut(6),
      S(1) => RS232_PHY_Transmitter_Mcount_width_count_lut(5),
      S(0) => RS232_PHY_Transmitter_Mcount_width_count_lut(4)
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"5555000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_width_count(6),
      ADR0 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(6)
    );
  ROM_data_10_16_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_16_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_5_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count5,
      O => RS232_PHY_Transmitter_width_count(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_width_count(5),
      ADR3 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(5)
    );
  ROM_data_10_17_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_17_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Transmitter_width_count_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_width_count_0,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_width_count_4_CLK,
      I => RS232_PHY_Transmitter_Mcount_width_count4,
      O => RS232_PHY_Transmitter_width_count(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_width_count_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"5500550055005500"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_PHY_Transmitter_width_count(4),
      ADR0 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_width_count_lut(4)
    );
  ROM_data_10_18_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X14Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ROM_data_10_18_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"C30000C3C30000C3"
    )
    port map (
      ADR0 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(7),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(6),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(3)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_6_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_6_D5LUT_O_UNCONNECTED
    );
  ProtoComp37_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X8Y2"
    )
    port map (
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet_3_ProtoComp37_CYINITVCC_1
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y2"
    )
    port map (
      CI => '0',
      CYINIT => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet_3_ProtoComp37_CYINITVCC_1,
      CO(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet(3),
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(3),
      S(2) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(2),
      S(1) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(1),
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(5),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(4),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(2)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_7_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_7_C5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"C30000C3C30000C3"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(1)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_8_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_8_B5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"0099990000999900"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(0)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_9_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_9_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y3"
    )
    port map (
      CI => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0,
      DI(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y3",
      INIT => X"8421842184218421"
    )
    port map (
      ADR4 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_0,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(8),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c0_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_5_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y3",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_5_A5LUT_O_UNCONNECTED
    );
  Clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 202 ps
    )
    port map (
      O => Clk_BUFGP_IBUFG_507,
      I => Clk
    );
  ProtoComp45_IMUX : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP_IBUFG_507,
      O => Clk_BUFGP_IBUFG_0
    );
  switches_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => NlwBufferSignal_switches_0_OBUF_I,
      O => switches(0)
    );
  switches_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD170"
    )
    port map (
      I => NlwBufferSignal_switches_1_OBUF_I,
      O => switches(1)
    );
  switches_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD171"
    )
    port map (
      I => NlwBufferSignal_switches_2_OBUF_I,
      O => switches(2)
    );
  switches_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD172"
    )
    port map (
      I => NlwBufferSignal_switches_3_OBUF_I,
      O => switches(3)
    );
  switches_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD180"
    )
    port map (
      I => NlwBufferSignal_switches_4_OBUF_I,
      O => switches(4)
    );
  switches_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD179"
    )
    port map (
      I => NlwBufferSignal_switches_5_OBUF_I,
      O => switches(5)
    );
  switches_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD175"
    )
    port map (
      I => NlwBufferSignal_switches_6_OBUF_I,
      O => switches(6)
    );
  switches_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD176"
    )
    port map (
      I => NlwBufferSignal_switches_7_OBUF_I,
      O => switches(7)
    );
  Reset_IBUF : X_BUF
    generic map(
      LOC => "PAD168",
      PATHPULSE => 202 ps
    )
    port map (
      O => Reset_IBUF_526,
      I => Reset
    );
  ProtoComp45_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD168",
      PATHPULSE => 202 ps
    )
    port map (
      I => Reset_IBUF_526,
      O => Reset_IBUF_0
    );
  Temp_H_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => NlwBufferSignal_Temp_H_0_OBUF_I,
      O => Temp_H(0)
    );
  Temp_H_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD174"
    )
    port map (
      I => NlwBufferSignal_Temp_H_1_OBUF_I,
      O => Temp_H(1)
    );
  Temp_H_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD178"
    )
    port map (
      I => NlwBufferSignal_Temp_H_2_OBUF_I,
      O => Temp_H(2)
    );
  Temp_H_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD177"
    )
    port map (
      I => NlwBufferSignal_Temp_H_3_OBUF_I,
      O => Temp_H(3)
    );
  Temp_H_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD181"
    )
    port map (
      I => NlwBufferSignal_Temp_H_4_OBUF_I,
      O => Temp_H(4)
    );
  Temp_H_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD182"
    )
    port map (
      I => NlwBufferSignal_Temp_H_5_OBUF_I,
      O => Temp_H(5)
    );
  Temp_H_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD183"
    )
    port map (
      I => NlwBufferSignal_Temp_H_6_OBUF_I,
      O => Temp_H(6)
    );
  Temp_L_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => NlwBufferSignal_Temp_L_0_OBUF_I,
      O => Temp_L(0)
    );
  Temp_L_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD158"
    )
    port map (
      I => NlwBufferSignal_Temp_L_1_OBUF_I,
      O => Temp_L(1)
    );
  Temp_L_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD159"
    )
    port map (
      I => NlwBufferSignal_Temp_L_2_OBUF_I,
      O => Temp_L(2)
    );
  Temp_L_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD160"
    )
    port map (
      I => NlwBufferSignal_Temp_L_3_OBUF_I,
      O => Temp_L(3)
    );
  Temp_L_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD161"
    )
    port map (
      I => NlwBufferSignal_Temp_L_4_OBUF_I,
      O => Temp_L(4)
    );
  Temp_L_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD162"
    )
    port map (
      I => NlwBufferSignal_Temp_L_5_OBUF_I,
      O => Temp_L(5)
    );
  Temp_L_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => NlwBufferSignal_Temp_L_6_OBUF_I,
      O => Temp_L(6)
    );
  RS232_RX_IBUF : X_BUF
    generic map(
      LOC => "PAD167",
      PATHPULSE => 202 ps
    )
    port map (
      O => RS232_RX_IBUF_557,
      I => RS232_RX
    );
  ProtoComp45_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD167",
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_RX_IBUF_557,
      O => RS232_RX_IBUF_0
    );
  RS232_TX_OBUF : X_OBUF
    generic map(
      LOC => "PAD164"
    )
    port map (
      I => NlwBufferSignal_RS232_TX_OBUF_I,
      O => RS232_TX
    );
  Clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 202 ps
    )
    port map (
      I => NlwBufferSignal_Clk_BUFGP_BUFG_IN,
      O => Clk_BUFGP
    );
  alu_comp_reg_b_7_alu_comp_reg_b_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_add_0_OUT_7_Q,
      O => alu_comp_reg_a_7_reg_b_7_add_0_OUT_7_0
    );
  alu_comp_reg_b_7_alu_comp_reg_b_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_add_0_OUT_6_Q,
      O => alu_comp_reg_a_7_reg_b_7_add_0_OUT_6_0
    );
  alu_comp_reg_b_7_alu_comp_reg_b_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_add_0_OUT_5_Q,
      O => alu_comp_reg_a_7_reg_b_7_add_0_OUT_5_0
    );
  alu_comp_reg_b_7_alu_comp_reg_b_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_add_0_OUT_4_Q,
      O => alu_comp_reg_a_7_reg_b_7_add_0_OUT_4_0
    );
  alu_comp_reg_b_7 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_b_7_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_7_IN,
      O => alu_comp_reg_b_7_6583,
      RST => GND,
      SET => GND
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => alu_comp_reg_b_7_6583,
      ADR4 => '1',
      ADR2 => alu_comp_reg_a_7_6582,
      O => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_7_Q_565
    );
  alu_comp_reg_b_6 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_b_6_CLK,
      I => alu_comp_Alu_op_4_reg_a_6_Mux_62_o_rt_577,
      O => alu_comp_reg_b_6_6585,
      RST => GND,
      SET => GND
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y3"
    )
    port map (
      CI => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_Q_6703,
      CYINIT => '0',
      CO(3) => NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_CO_3_UNCONNECTED,
      CO(2) => NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_CO_2_UNCONNECTED,
      CO(1) => NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_CO_1_UNCONNECTED,
      CO(0) => NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_CO_0_UNCONNECTED,
      DI(3) => NLW_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_2_Q,
      DI(1) => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_1_Q,
      DI(0) => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_0_Q,
      O(3) => alu_comp_reg_a_7_reg_b_7_add_0_OUT_7_Q,
      O(2) => alu_comp_reg_a_7_reg_b_7_add_0_OUT_6_Q,
      O(1) => alu_comp_reg_a_7_reg_b_7_add_0_OUT_5_Q,
      O(0) => alu_comp_reg_a_7_reg_b_7_add_0_OUT_4_Q,
      S(3) => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_7_Q_565,
      S(2) => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_6_Q_576,
      S(1) => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_5_Q_583,
      S(0) => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_4_Q_590
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => alu_comp_reg_b_6_6585,
      ADR3 => alu_comp_reg_a_6_6584,
      ADR5 => '1',
      O => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_6_Q_576
    );
  alu_comp_Alu_op_4_reg_a_6_Mux_62_o_rt : X_LUT5
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => alu_comp_Alu_op_4_reg_a_6_Mux_62_o,
      ADR3 => '1',
      ADR4 => '1',
      O => alu_comp_Alu_op_4_reg_a_6_Mux_62_o_rt_577
    );
  alu_comp_reg_b_5 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_b_5_CLK,
      I => alu_comp_Alu_op_4_reg_a_5_Mux_64_o_rt_584,
      O => alu_comp_reg_b_5_6588,
      RST => GND,
      SET => GND
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => alu_comp_reg_b_5_6588,
      ADR2 => alu_comp_reg_a_5_6587,
      ADR5 => '1',
      O => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_5_Q_583
    );
  alu_comp_Alu_op_4_reg_a_5_Mux_64_o_rt : X_LUT5
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => alu_comp_Alu_op_4_reg_a_5_Mux_64_o,
      ADR3 => '1',
      ADR2 => '1',
      O => alu_comp_Alu_op_4_reg_a_5_Mux_64_o_rt_584
    );
  alu_comp_reg_b_4 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_b_4_CLK,
      I => alu_comp_Alu_op_4_reg_a_4_Mux_66_o_rt_591,
      O => alu_comp_reg_b_4_6591,
      RST => GND,
      SET => GND
    );
  alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => alu_comp_reg_b_4_6591,
      ADR4 => alu_comp_reg_a_4_6590,
      ADR5 => '1',
      O => alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_lut_4_Q_590
    );
  alu_comp_Alu_op_4_reg_a_4_Mux_66_o_rt : X_LUT5
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => alu_comp_Alu_op_4_reg_a_4_Mux_66_o,
      ADR3 => '1',
      ADR4 => '1',
      O => alu_comp_Alu_op_4_reg_a_4_Mux_66_o_rt_591
    );
  alu_comp_reg_a_7 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_a_7_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_7_IN,
      O => alu_comp_reg_a_7_6582,
      RST => GND,
      SET => GND
    );
  alu_comp_reg_a_6 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_a_6_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_6_IN,
      O => alu_comp_reg_a_6_6584,
      RST => GND,
      SET => GND
    );
  alu_comp_reg_a_5 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_a_5_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_5_IN,
      O => alu_comp_reg_a_5_6587,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2101 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"FFE2CCE2CCE200E2"
    )
    port map (
      ADR3 => ALU_op(2),
      ADR1 => ALU_op(0),
      ADR5 => alu_comp_reg_b_5_6588,
      ADR4 => alu_comp_reg_a_5_6587,
      ADR2 => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_5_0,
      ADR0 => alu_comp_reg_a_7_reg_b_7_add_0_OUT_5_0,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o210
    );
  alu_comp_reg_a_4 : X_LATCHE
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_a_4_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_4_IN,
      O => alu_comp_reg_a_4_6590,
      RST => GND,
      SET => GND
    );
  alu_comp_n0225_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"000A000000050000"
    )
    port map (
      ADR1 => '1',
      ADR4 => ALU_op(1),
      ADR2 => ALU_op(3),
      ADR3 => ALU_op(4),
      ADR5 => ALU_op(0),
      ADR0 => ALU_op(2),
      O => alu_comp_n0225(4)
    );
  ram_top_periph_ram_contents_ram_49_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1042_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_IN,
      O => ram_top_periph_ram_contents_ram_49(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_133 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y15",
      INIT => X"ACFFAC0FACF0AC00"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_56(5),
      ADR4 => ram_top_periph_ram_contents_ram_57(5),
      ADR0 => ram_top_periph_ram_contents_ram_59(5),
      ADR1 => ram_top_periph_ram_contents_ram_58(5),
      ADR2 => RAM_Addr_0_LogicTrst34,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux5_133_7544
    );
  ram_top_periph_ram_contents_ram_7_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0748_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_IN,
      O => ram_top_periph_ram_contents_ram_7(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0902_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_IN,
      O => ram_top_periph_ram_contents_ram_29(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0902_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_IN,
      O => ram_top_periph_ram_contents_ram_29(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0902_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_IN,
      O => ram_top_periph_ram_contents_ram_29(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0902_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_IN,
      O => ram_top_periph_ram_contents_ram_29(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_125 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y17",
      INIT => X"FF00AAAAF0F0CCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_48(4),
      ADR0 => ram_top_periph_ram_contents_ram_49(4),
      ADR3 => ram_top_periph_ram_contents_ram_51(4),
      ADR2 => ram_top_periph_ram_contents_ram_50(4),
      ADR5 => RAM_Addr_0_LogicTrst3_7415,
      ADR4 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux4_125_7539
    );
  ram_top_periph_ram_contents_ram_49_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1042_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_IN,
      O => ram_top_periph_ram_contents_ram_49(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_49_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1042_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_IN,
      O => ram_top_periph_ram_contents_ram_49(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_125 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_48(7),
      ADR2 => ram_top_periph_ram_contents_ram_51(7),
      ADR3 => ram_top_periph_ram_contents_ram_50(7),
      ADR1 => ram_top_periph_ram_contents_ram_49(7),
      ADR4 => RAM_Addr_0_LogicTrst3_7415,
      ADR5 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux7_125_7557
    );
  ram_top_periph_ram_contents_ram_49_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1042_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_IN,
      O => ram_top_periph_ram_contents_ram_49(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_125 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"FFF0CACA0F00CACA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_48(6),
      ADR3 => ram_top_periph_ram_contents_ram_49(6),
      ADR5 => ram_top_periph_ram_contents_ram_51(6),
      ADR1 => ram_top_periph_ram_contents_ram_50(6),
      ADR4 => RAM_Addr_0_LogicTrst3_7415,
      ADR2 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux6_125_7550
    );
  ram_top_periph_ram_contents_ram_44_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1007_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_IN,
      O => ram_top_periph_ram_contents_ram_44(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_44_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1007_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_IN,
      O => ram_top_periph_ram_contents_ram_44(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_44_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1007_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_IN,
      O => ram_top_periph_ram_contents_ram_44(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_44_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1007_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_IN,
      O => ram_top_periph_ram_contents_ram_44(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1028_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => X"0800000000000000"
    )
    port map (
      ADR1 => RAM_Addr(0),
      ADR5 => RAM_Addr(2),
      ADR0 => RAM_Addr(3),
      ADR4 => RAM_Addr(1),
      ADR3 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n1028_inv
    );
  ram_top_periph_ram_contents_ram_15_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0804_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_IN,
      O => ram_top_periph_ram_contents_ram_15(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0804_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_IN,
      O => ram_top_periph_ram_contents_ram_15(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0804_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_IN,
      O => ram_top_periph_ram_contents_ram_15(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0804_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_IN,
      O => ram_top_periph_ram_contents_ram_15(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_3_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0720_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_IN,
      O => ram_top_periph_ram_contents_ram_3(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_3_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0720_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_IN,
      O => ram_top_periph_ram_contents_ram_3(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_3_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0720_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_IN,
      O => ram_top_periph_ram_contents_ram_3(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_3_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0720_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_IN,
      O => ram_top_periph_ram_contents_ram_3(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0853_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_IN,
      O => ram_top_periph_ram_contents_ram_22(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_5_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y7",
      INIT => X"0000000000080000"
    )
    port map (
      ADR2 => ALU_op(3),
      ADR0 => ALU_op(2),
      ADR1 => alu_comp_reg_acc_5_6793,
      ADR3 => ALU_op(1),
      ADR4 => ALU_op(4),
      ADR5 => ALU_op(0),
      O => RAM_Data_5_LogicTrst
    );
  RAM_Data_5_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y7",
      INIT => X"FFFFFFFFFFF8FF88"
    )
    port map (
      ADR0 => controlador_Reg_operand_5_6689,
      ADR2 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR4 => Data_out(5),
      ADR1 => controlador_CurrentState_2_PWR_93_o_Mux_207_o,
      ADR3 => RAM_Data_5_LogicTrst,
      ADR5 => RAM_Data_0_LogicTrst3_6944,
      O => RAM_Data_5_LogicTrst1_6815
    );
  alu_comp_Alu_op_4_reg_a_5_Mux_64_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y7",
      INIT => X"BBBBBBB8BBBB8888"
    )
    port map (
      ADR1 => ALU_op(2),
      ADR5 => RAM_OE,
      ADR2 => RAM_Data_5_LogicTrst2_6874,
      ADR3 => RAM_Data_5_LogicTrst3_6875,
      ADR4 => RAM_Data_5_LogicTrst1_6815,
      ADR0 => alu_comp_reg_acc_5_6793,
      O => alu_comp_Alu_op_4_reg_a_5_Mux_64_o
    );
  ram_top_periph_ram_contents_ram_1_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0706_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_IN,
      O => ram_top_periph_ram_contents_ram_1(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_reg_aux_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y15",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_reg_aux_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_reg_aux_7_IN,
      O => ram_top_periph_ram_reg_aux(7),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_57_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1098_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_IN,
      O => ram_top_periph_ram_contents_ram_57(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_50_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1049_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_IN,
      O => ram_top_periph_ram_contents_ram_50(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_125 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => X"E4FFE4AAE455E400"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_48(5),
      ADR1 => ram_top_periph_ram_contents_ram_49(5),
      ADR2 => ram_top_periph_ram_contents_ram_51(5),
      ADR5 => ram_top_periph_ram_contents_ram_50(5),
      ADR3 => RAM_Addr_0_LogicTrst3_7415,
      ADR0 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux5_125_7545
    );
  ram_top_periph_ram_contents_ram_50_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1049_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_6_IN,
      O => ram_top_periph_ram_contents_ram_50(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_50_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1049_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_IN,
      O => ram_top_periph_ram_contents_ram_50(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_50_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1049_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_IN,
      O => ram_top_periph_ram_contents_ram_50(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_48_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1035_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_IN,
      O => ram_top_periph_ram_contents_ram_48(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_48_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1035_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_IN,
      O => ram_top_periph_ram_contents_ram_48(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_10 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => X"BBBB8888F3C0F3C0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_0(4),
      ADR2 => ram_top_periph_ram_contents_ram_1(4),
      ADR0 => ram_top_periph_ram_contents_ram_3(4),
      ADR4 => ram_top_periph_ram_contents_ram_2(4),
      ADR1 => RAM_Addr_0_LogicTrst3_7415,
      ADR5 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux4_10_7390
    );
  ram_top_periph_ram_contents_ram_48_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1035_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_IN,
      O => ram_top_periph_ram_contents_ram_48(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_48_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1035_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_IN,
      O => ram_top_periph_ram_contents_ram_48(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_47_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1028_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_IN,
      O => ram_top_periph_ram_contents_ram_47(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_47_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1028_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_IN,
      O => ram_top_periph_ram_contents_ram_47(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_47_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1028_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_IN,
      O => ram_top_periph_ram_contents_ram_47(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_47_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1028_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_IN,
      O => ram_top_periph_ram_contents_ram_47(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0804_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => X"0200000000000000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR3 => RAM_Addr(1),
      ADR5 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0804_inv
    );
  ram_top_periph_ram_contents_ram_23_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0860_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_IN,
      O => ram_top_periph_ram_contents_ram_23(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0860_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"1000000000000000"
    )
    port map (
      ADR4 => RAM_Addr(1),
      ADR3 => RAM_Addr(2),
      ADR1 => RAM_Addr(3),
      ADR5 => RAM_Addr(0),
      ADR0 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0860_inv
    );
  ram_top_periph_ram_contents_ram_23_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0860_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_IN,
      O => ram_top_periph_ram_contents_ram_23(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_23_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0860_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_IN,
      O => ram_top_periph_ram_contents_ram_23(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_23_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0860_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_IN,
      O => ram_top_periph_ram_contents_ram_23(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_12 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"AAAACCCCF0F0FF00"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_12(5),
      ADR2 => ram_top_periph_ram_contents_ram_13(5),
      ADR0 => ram_top_periph_ram_contents_ram_15(5),
      ADR1 => ram_top_periph_ram_contents_ram_14(5),
      ADR4 => RAM_Addr_0_LogicTrst33,
      ADR5 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux5_12_7391
    );
  ram_top_periph_ram_contents_ram_2_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0713_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_IN,
      O => ram_top_periph_ram_contents_ram_2(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_2_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0713_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_IN,
      O => ram_top_periph_ram_contents_ram_2(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_2_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0713_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_IN,
      O => ram_top_periph_ram_contents_ram_2(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_2_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0713_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_IN,
      O => ram_top_periph_ram_contents_ram_2(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_32_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0923_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_IN,
      O => ram_top_periph_ram_contents_ram_32(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_32_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0923_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_IN,
      O => ram_top_periph_ram_contents_ram_32(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_32_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0923_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_IN,
      O => ram_top_periph_ram_contents_ram_32(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_32_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0923_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_IN,
      O => ram_top_periph_ram_contents_ram_32(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_51_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1056_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_IN,
      O => ram_top_periph_ram_contents_ram_51(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_51_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1056_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_IN,
      O => ram_top_periph_ram_contents_ram_51(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o214_alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o214_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o282,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o282_0
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o283 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y4"
    )
    port map (
      IA => N52,
      IB => N53,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o282,
      SEL => ALU_op(1)
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o283_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"FFCCF0AAF0CC00AA"
    )
    port map (
      ADR3 => ALU_op(2),
      ADR2 => alu_comp_reg_a_4_6590,
      ADR4 => ALU_op(0),
      ADR5 => alu_comp_reg_b_4_6591,
      ADR1 => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_4_0,
      ADR0 => alu_comp_reg_a_7_reg_b_7_add_0_OUT_4_0,
      O => N52
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o283_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"3F35CFC53A30CAC0"
    )
    port map (
      ADR2 => ALU_op(2),
      ADR3 => alu_comp_reg_acc_5_6793,
      ADR0 => ALU_op(0),
      ADR5 => alu_comp_reg_acc_3_6818,
      ADR4 => alu_comp_reg_a_4_6590,
      ADR1 => alu_comp_reg_b_4_6591,
      O => N53
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2141 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"FCC0FFAAFCC000AA"
    )
    port map (
      ADR4 => ALU_op(2),
      ADR1 => alu_comp_reg_a_7_6582,
      ADR3 => ALU_op(0),
      ADR2 => alu_comp_reg_b_7_6583,
      ADR5 => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_7_0,
      ADR0 => alu_comp_reg_a_7_reg_b_7_add_0_OUT_7_0,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o214
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2142 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => X"44FF440074FF7400"
    )
    port map (
      ADR3 => ALU_op(1),
      ADR1 => ALU_op(2),
      ADR0 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_Q_6790,
      ADR2 => alu_comp_reg_acc_6_6876,
      ADR5 => ALU_op(0),
      ADR4 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o214,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2142_6933
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2232_alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2232_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2232,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2232_0
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2233 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y5"
    )
    port map (
      IA => N50,
      IB => N51,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2232,
      SEL => ALU_op(0)
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2233_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"2828282855550000"
    )
    port map (
      ADR3 => '1',
      ADR4 => alu_comp_reg_a_7_reg_b_7_add_0_OUT_0_0,
      ADR5 => ALU_op(1),
      ADR0 => ALU_op(2),
      ADR1 => alu_comp_reg_a_0_6629,
      ADR2 => alu_comp_reg_b_0_6630,
      O => N50
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2233_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => X"66FFAAF06600AAF0"
    )
    port map (
      ADR3 => ALU_op(2),
      ADR0 => alu_comp_reg_b_0_6630,
      ADR1 => alu_comp_reg_a_0_6629,
      ADR4 => ALU_op(1),
      ADR5 => alu_comp_reg_acc_1_6795,
      ADR2 => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_0_0,
      O => N51
    );
  alu_comp_reg_a_3 : X_LATCHE
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_a_3_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_3_IN,
      O => alu_comp_reg_a_3_6578,
      RST => GND,
      SET => GND
    );
  alu_comp_reg_a_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_a_2_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_2_IN,
      O => alu_comp_reg_a_2_6574,
      RST => GND,
      SET => GND
    );
  alu_comp_reg_a_1 : X_LATCHE
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_a_1_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_1_IN,
      O => alu_comp_reg_a_1_6628,
      RST => GND,
      SET => GND
    );
  controlador_Mmux_ALU_op4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"0000404000504040"
    )
    port map (
      ADR3 => N18_0,
      ADR5 => controlador_Reg_instruct_5_6570,
      ADR4 => controlador_Reg_instruct_7_6561,
      ADR1 => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_1_0,
      ADR0 => controlador_Reg_instruct_6_6560,
      ADR2 => controlador_n0457,
      O => ALU_op(1)
    );
  alu_comp_reg_a_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_a_0_CLK,
      I => NlwBufferSignal_alu_comp_reg_a_0_IN,
      O => alu_comp_reg_a_0_6629,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o222 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"FECE3E0EF2C23202"
    )
    port map (
      ADR1 => ALU_op(0),
      ADR2 => ALU_op(1),
      ADR5 => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_1_0,
      ADR4 => alu_comp_reg_acc_2_6867,
      ADR3 => alu_comp_reg_acc_0_6862,
      ADR0 => alu_comp_reg_a_7_reg_b_7_add_0_OUT_1_0,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o221
    );
  RAM_Data_0_LogicTrst31 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"8888888D00000005"
    )
    port map (
      ADR0 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR1 => dma_top_data_count(1),
      ADR5 => dma_top_data_count(0),
      ADR3 => RAM_OE,
      ADR2 => controlador_CurrentState_2_PWR_93_o_Mux_207_o,
      ADR4 => alu_comp_n0597,
      O => RAM_Data_0_LogicTrst3_6944
    );
  alu_comp_n0597_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => X"0002000000020000"
    )
    port map (
      ADR5 => '1',
      ADR1 => ALU_op(3),
      ADR0 => ALU_op(2),
      ADR3 => ALU_op(1),
      ADR4 => ALU_op(4),
      ADR2 => ALU_op(0),
      O => alu_comp_n0597
    );
  RAM_Data_6_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"0010000000000000"
    )
    port map (
      ADR4 => alu_comp_reg_acc_6_6876,
      ADR0 => ALU_op(3),
      ADR2 => ALU_op(2),
      ADR3 => ALU_op(1),
      ADR5 => ALU_op(4),
      ADR1 => ALU_op(0),
      O => RAM_Data_6_LogicTrst
    );
  RAM_Data_6_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"FFFEFFFCFFFAFFF0"
    )
    port map (
      ADR1 => controlador_Reg_operand_6_6690,
      ADR0 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR4 => Data_out(6),
      ADR5 => controlador_CurrentState_2_PWR_93_o_Mux_207_o,
      ADR3 => RAM_Data_6_LogicTrst,
      ADR2 => RAM_Data_0_LogicTrst3_6944,
      O => RAM_Data_6_LogicTrst1_6834
    );
  alu_comp_Alu_op_4_reg_a_6_Mux_62_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"AAAAAAAAFFF0FCF0"
    )
    port map (
      ADR5 => ALU_op(2),
      ADR3 => RAM_OE,
      ADR1 => RAM_Data_6_LogicTrst2_6877,
      ADR4 => RAM_Data_6_LogicTrst3_6878,
      ADR2 => RAM_Data_6_LogicTrst1_6834,
      ADR0 => alu_comp_reg_acc_6_6876,
      O => alu_comp_Alu_op_4_reg_a_6_Mux_62_o
    );
  RAM_Data_4_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"0000000000000800"
    )
    port map (
      ADR0 => alu_comp_reg_acc_4_6861,
      ADR5 => ALU_op(3),
      ADR1 => ALU_op(2),
      ADR2 => ALU_op(1),
      ADR3 => ALU_op(4),
      ADR4 => ALU_op(0),
      O => RAM_Data_4_LogicTrst
    );
  RAM_Data_4_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"FFFFFFFFFFEAFFC0"
    )
    port map (
      ADR4 => controlador_Reg_operand_4_6688,
      ADR2 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR1 => Data_out(4),
      ADR0 => controlador_CurrentState_2_PWR_93_o_Mux_207_o,
      ADR3 => RAM_Data_4_LogicTrst,
      ADR5 => RAM_Data_0_LogicTrst3_6944,
      O => RAM_Data_4_LogicTrst1_6805
    );
  alu_comp_Alu_op_4_reg_a_4_Mux_66_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"CFCFCFCFCFCAC0C0"
    )
    port map (
      ADR2 => ALU_op(2),
      ADR4 => RAM_OE,
      ADR3 => RAM_Data_4_LogicTrst2_6872,
      ADR0 => RAM_Data_4_LogicTrst3_6873,
      ADR5 => RAM_Data_4_LogicTrst1_6805,
      ADR1 => alu_comp_reg_acc_4_6861,
      O => alu_comp_Alu_op_4_reg_a_4_Mux_66_o
    );
  INV_ram_top_gp_ram_Mram_contents_ram5_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram5_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram5_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram5_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_BWE1
    );
  ram_top_gp_ram_n0025_4_ram_top_gp_ram_n0025_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(4),
      O => ram_top_gp_ram_n0025_4_0
    );
  ram_top_gp_ram_Mram_contents_ram5_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y14"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram5_F7_B_989,
      IB => ram_top_gp_ram_Mram_contents_ram5_F7_A_997,
      O => ram_top_gp_ram_n0025(4),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram5_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X2Y14"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram5_D_995,
      IB => ram_top_gp_ram_Mram_contents_ram5_C_1003,
      O => ram_top_gp_ram_Mram_contents_ram5_F7_B_989,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram5_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X2Y14"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram5_B_1011,
      IB => ram_top_gp_ram_Mram_contents_ram5_A_1019,
      O => ram_top_gp_ram_Mram_contents_ram5_F7_A_997,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram5_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram5_D_995,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE1,
      WE2 => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram5_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram5_C_1003,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram5_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram5_B_1011,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_4_INV_ram_top_gp_ram_Mram_contents_ram5_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram5_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X2Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram5_A_1019,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_periph_ram_contents_ram_59_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1112_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_IN,
      O => ram_top_periph_ram_contents_ram_59(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_59_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1112_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_IN,
      O => ram_top_periph_ram_contents_ram_59(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_59_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1112_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_IN,
      O => ram_top_periph_ram_contents_ram_59(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_59_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1112_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_IN,
      O => ram_top_periph_ram_contents_ram_59(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1091_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => X"0000002000000000"
    )
    port map (
      ADR1 => RAM_Addr(1),
      ADR0 => RAM_Addr(3),
      ADR4 => RAM_Addr(0),
      ADR3 => RAM_Addr(2),
      ADR5 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n1091_inv
    );
  INV_ram_top_gp_ram_Mram_contents_ram6_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram6_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram6_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram6_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_BWE1
    );
  ram_top_gp_ram_n0025_5_ram_top_gp_ram_n0025_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(5),
      O => ram_top_gp_ram_n0025_5_0
    );
  ram_top_gp_ram_Mram_contents_ram6_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y16"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram6_F7_B_1044,
      IB => ram_top_gp_ram_Mram_contents_ram6_F7_A_1052,
      O => ram_top_gp_ram_n0025(5),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram6_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X2Y16"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram6_D_1050,
      IB => ram_top_gp_ram_Mram_contents_ram6_C_1058,
      O => ram_top_gp_ram_Mram_contents_ram6_F7_B_1044,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram6_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X2Y16"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram6_B_1066,
      IB => ram_top_gp_ram_Mram_contents_ram6_A_1074,
      O => ram_top_gp_ram_Mram_contents_ram6_F7_A_1052,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram6_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram6_D_1050,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE1,
      WE2 => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram6_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram6_C_1058,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram6_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram6_B_1066,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_5_INV_ram_top_gp_ram_Mram_contents_ram6_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram6_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram6_A_1074,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_periph_ram_n0734_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"0000000001000000"
    )
    port map (
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR0 => RAM_Addr(3),
      ADR1 => RAM_Addr(1),
      ADR2 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0734_inv
    );
  ram_top_periph_ram_contents_ram_52_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1063_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_IN,
      O => ram_top_periph_ram_contents_ram_52(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_133 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"FACF0ACFFAC00AC0"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_56(4),
      ADR1 => ram_top_periph_ram_contents_ram_57(4),
      ADR4 => ram_top_periph_ram_contents_ram_59(4),
      ADR0 => ram_top_periph_ram_contents_ram_58(4),
      ADR2 => RAM_Addr_0_LogicTrst34,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux4_133_7538
    );
  ram_top_periph_ram_contents_ram_52_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1063_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_IN,
      O => ram_top_periph_ram_contents_ram_52(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_133 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"EE22FCFCEE223030"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_56(7),
      ADR5 => ram_top_periph_ram_contents_ram_57(7),
      ADR3 => ram_top_periph_ram_contents_ram_59(7),
      ADR0 => ram_top_periph_ram_contents_ram_58(7),
      ADR1 => RAM_Addr_0_LogicTrst34,
      ADR4 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux7_133_7556
    );
  ram_top_periph_ram_contents_ram_52_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1063_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_IN,
      O => ram_top_periph_ram_contents_ram_52(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_133 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"FFCC3300B8B8B8B8"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_56(6),
      ADR3 => ram_top_periph_ram_contents_ram_57(6),
      ADR4 => ram_top_periph_ram_contents_ram_59(6),
      ADR0 => ram_top_periph_ram_contents_ram_58(6),
      ADR5 => RAM_Addr_0_LogicTrst34,
      ADR1 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux6_133_7549
    );
  ram_top_periph_ram_contents_ram_5_4_ram_top_periph_ram_contents_ram_5_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data_4_pack_7,
      O => RAM_Data(4)
    );
  RAM_Data_4_LogicTrst5 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y18"
    )
    port map (
      IA => N62,
      IB => N63,
      O => RAM_Data_4_pack_7,
      SEL => RAM_Addr(5)
    );
  ram_top_periph_ram_contents_ram_5_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0734_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_IN,
      O => ram_top_periph_ram_contents_ram_5(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_4_LogicTrst5_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"FFFDFF00FFECFF00"
    )
    port map (
      ADR4 => RAM_OE,
      ADR0 => RAM_Addr(4),
      ADR5 => ram_top_periph_ram_mux4_6_6806,
      ADR1 => ram_top_gp_ram_n0025_4_0,
      ADR2 => ram_top_periph_ram_mux4_7_6807,
      ADR3 => RAM_Data_4_LogicTrst1_6805,
      O => N62
    );
  RAM_Data_4_LogicTrst5_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"FFCCEFCCFFCCECCC"
    )
    port map (
      ADR3 => RAM_OE,
      ADR2 => RAM_Addr(4),
      ADR5 => ram_top_periph_ram_mux4_71_6803,
      ADR4 => ram_top_gp_ram_n0025_4_0,
      ADR0 => ram_top_periph_ram_mux4_8_6804,
      ADR1 => RAM_Data_4_LogicTrst1_6805,
      O => N63
    );
  ram_top_periph_ram_contents_ram_5_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0734_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_IN,
      O => ram_top_periph_ram_contents_ram_5(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_132 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"AFA0FCFCAFA00C0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_52(4),
      ADR5 => ram_top_periph_ram_contents_ram_53(4),
      ADR0 => ram_top_periph_ram_contents_ram_55(4),
      ADR3 => ram_top_periph_ram_contents_ram_54(4),
      ADR2 => RAM_Addr_0_LogicTrst31,
      ADR4 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux4_132_7565
    );
  ram_top_periph_ram_contents_ram_5_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0734_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_IN,
      O => ram_top_periph_ram_contents_ram_5(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_8 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"FADDFA8850DD5088"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR3 => RAM_Addr_2_LogicTrst3_6947,
      ADR5 => ram_top_periph_ram_mux4_14_7447,
      ADR1 => ram_top_periph_ram_mux4_133_7538,
      ADR4 => ram_top_periph_ram_mux4_125_7539,
      ADR2 => ram_top_periph_ram_mux4_132_7565,
      O => ram_top_periph_ram_mux4_8_6804
    );
  ram_top_periph_ram_contents_ram_53_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1070_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_IN,
      O => ram_top_periph_ram_contents_ram_53(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1070_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_IN,
      O => ram_top_periph_ram_contents_ram_53(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1070_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_IN,
      O => ram_top_periph_ram_contents_ram_53(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1070_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_IN,
      O => ram_top_periph_ram_contents_ram_53(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1070_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"0000000040000000"
    )
    port map (
      ADR5 => RAM_Addr(3),
      ADR0 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR1 => RAM_Addr(2),
      ADR2 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n1070_inv
    );
  ram_top_periph_ram_contents_ram_10_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0769_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_IN,
      O => ram_top_periph_ram_contents_ram_10(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_122 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"F0F0AAAACCCCFF00"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_24(5),
      ADR0 => ram_top_periph_ram_contents_ram_25(5),
      ADR2 => ram_top_periph_ram_contents_ram_27(5),
      ADR1 => ram_top_periph_ram_contents_ram_26(5),
      ADR5 => RAM_Addr_0_LogicTrst34,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux5_122_7566
    );
  ram_top_periph_ram_contents_ram_10_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0769_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_IN,
      O => ram_top_periph_ram_contents_ram_10(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_13 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"AAAAF0F0FF00CCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_28(5),
      ADR3 => ram_top_periph_ram_contents_ram_29(5),
      ADR0 => ram_top_periph_ram_contents_ram_31(5),
      ADR2 => ram_top_periph_ram_contents_ram_30(5),
      ADR4 => RAM_Addr_0_LogicTrst34,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux5_13_7567
    );
  ram_top_periph_ram_contents_ram_10_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0769_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_IN,
      O => ram_top_periph_ram_contents_ram_10(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_112 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"FADD50DDFA885088"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_17(5),
      ADR4 => ram_top_periph_ram_contents_ram_19(5),
      ADR2 => ram_top_periph_ram_contents_ram_18(5),
      ADR5 => ram_top_periph_ram_contents_ram_16(5),
      ADR0 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux5_112_7568
    );
  ram_top_periph_ram_contents_ram_10_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0769_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_IN,
      O => ram_top_periph_ram_contents_ram_10(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_7 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"AAF0AAF0CCFFCC00"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_6946,
      ADR3 => RAM_Addr_2_LogicTrst3_6947,
      ADR2 => ram_top_periph_ram_mux5_122_7566,
      ADR0 => ram_top_periph_ram_mux5_13_7567,
      ADR1 => ram_top_periph_ram_mux5_121_7540,
      ADR4 => ram_top_periph_ram_mux5_112_7568,
      O => ram_top_periph_ram_mux5_7_6817
    );
  ram_top_periph_ram_contents_ram_52_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1063_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_IN,
      O => ram_top_periph_ram_contents_ram_52(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_11 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_4(5),
      ADR1 => ram_top_periph_ram_contents_ram_5(5),
      ADR4 => ram_top_periph_ram_contents_ram_7(5),
      ADR0 => ram_top_periph_ram_contents_ram_6(5),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux5_11_7392
    );
  ram_top_periph_ram_n0769_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => X"0000000000000008"
    )
    port map (
      ADR3 => RAM_Addr(0),
      ADR1 => RAM_Addr(1),
      ADR0 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR5 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0769_inv
    );
  ram_top_periph_ram_contents_ram_31_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0916_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_IN,
      O => ram_top_periph_ram_contents_ram_31(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_31_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0916_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_IN,
      O => ram_top_periph_ram_contents_ram_31(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_31_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0916_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_IN,
      O => ram_top_periph_ram_contents_ram_31(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_31_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0916_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_IN,
      O => ram_top_periph_ram_contents_ram_31(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0916_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"0080000000000000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR2 => RAM_Addr(1),
      ADR4 => RAM_Addr(0),
      ADR1 => RAM_Addr(2),
      ADR3 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0916_inv
    );
  ram_top_periph_ram_contents_ram_55_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1084_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_IN,
      O => ram_top_periph_ram_contents_ram_55(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1035_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"0000000000000040"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR3 => RAM_Addr(1),
      ADR5 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n1035_inv
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o242 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y3",
      INIT => X"CCAAFFF0CCAA00F0"
    )
    port map (
      ADR3 => ALU_op(0),
      ADR4 => ALU_op(1),
      ADR5 => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_2_0,
      ADR1 => alu_comp_reg_acc_3_6818,
      ADR0 => alu_comp_reg_acc_1_6795,
      ADR2 => alu_comp_reg_a_7_reg_b_7_add_0_OUT_2_0,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o241
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2102 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => X"0EFEFE0E04F4F404"
    )
    port map (
      ADR2 => ALU_op(2),
      ADR5 => alu_comp_reg_acc_6_6876,
      ADR0 => ALU_op(0),
      ADR1 => alu_comp_reg_acc_4_6861,
      ADR3 => alu_comp_reg_a_5_6587,
      ADR4 => alu_comp_reg_b_5_6588,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2101_7570
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2103 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => X"FAFF50FFFA005000"
    )
    port map (
      ADR1 => '1',
      ADR3 => ALU_op(3),
      ADR0 => ALU_op(1),
      ADR2 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o210,
      ADR4 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2101_7570,
      ADR5 => RAM_Data(5),
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2102_7569
    );
  alu_comp_reg_acc_5 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_acc_5_CLK,
      I => alu_comp_Alu_op_4_reg_acc_5_Mux_46_o,
      O => alu_comp_reg_acc_5_6793,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2104 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => X"FF96FFFFFF960000"
    )
    port map (
      ADR4 => ALU_op(4),
      ADR2 => alu_comp_reg_a_4_6590,
      ADR1 => alu_comp_reg_a_5_6587,
      ADR0 => ALU_op(0),
      ADR3 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_6860,
      ADR5 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2102_7569,
      O => alu_comp_Alu_op_4_reg_acc_5_Mux_46_o
    );
  alu_comp_reg_acc_4 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_acc_4_CLK,
      I => alu_comp_Alu_op_4_reg_acc_4_Mux_48_o,
      O => alu_comp_reg_acc_4_6861,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o284 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => X"FF77FA72AF27AA22"
    )
    port map (
      ADR0 => ALU_op(4),
      ADR1 => alu_comp_reg_a_4_6590,
      ADR3 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_6860,
      ADR2 => ALU_op(3),
      ADR5 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o282_0,
      ADR4 => RAM_Data(4),
      O => alu_comp_Alu_op_4_reg_acc_4_Mux_48_o
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o262 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y5",
      INIT => X"FFACF0AC0FAC00AC"
    )
    port map (
      ADR3 => ALU_op(0),
      ADR2 => ALU_op(1),
      ADR4 => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_3_0,
      ADR5 => alu_comp_reg_acc_4_6861,
      ADR0 => alu_comp_reg_acc_2_6867,
      ADR1 => alu_comp_reg_a_7_reg_b_7_add_0_OUT_3_0,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o261
    );
  alu_comp_reg_b_3 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_b_3_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_3_IN,
      O => alu_comp_reg_b_3_6579,
      RST => GND,
      SET => GND
    );
  alu_comp_reg_b_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_b_2_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_2_IN,
      O => alu_comp_reg_b_2_6575,
      RST => GND,
      SET => GND
    );
  RAM_Data_0_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y6",
      INIT => X"0100000000000000"
    )
    port map (
      ADR5 => alu_comp_reg_acc_0_6862,
      ADR2 => ALU_op(3),
      ADR3 => ALU_op(2),
      ADR0 => ALU_op(1),
      ADR4 => ALU_op(4),
      ADR1 => ALU_op(0),
      O => RAM_Data_0_LogicTrst
    );
  alu_comp_reg_b_1 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_b_1_CLK,
      I => NlwBufferSignal_alu_comp_reg_b_1_IN,
      O => alu_comp_reg_b_1_6700,
      RST => GND,
      SET => GND
    );
  RAM_Data_0_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y6",
      INIT => X"FFFFFFFFFFF8FF88"
    )
    port map (
      ADR4 => controlador_Reg_operand_0_6682,
      ADR0 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR1 => Data_out(0),
      ADR2 => controlador_CurrentState_2_PWR_93_o_Mux_207_o,
      ADR3 => RAM_Data_0_LogicTrst,
      ADR5 => RAM_Data_0_LogicTrst3_6944,
      O => RAM_Data_0_LogicTrst1_6810
    );
  alu_comp_reg_b_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_b_0_CLK,
      I => alu_comp_Alu_op_4_reg_a_0_Mux_74_o,
      O => alu_comp_reg_b_0_6630,
      RST => GND,
      SET => GND
    );
  alu_comp_Alu_op_4_reg_a_0_Mux_74_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y6",
      INIT => X"CCCCCCCCFFFFFA00"
    )
    port map (
      ADR5 => ALU_op(2),
      ADR3 => RAM_OE,
      ADR0 => RAM_Data_0_LogicTrst2_6863,
      ADR2 => RAM_Data_0_LogicTrst4_6864,
      ADR4 => RAM_Data_0_LogicTrst1_6810,
      ADR1 => alu_comp_reg_acc_0_6862,
      O => alu_comp_Alu_op_4_reg_a_0_Mux_74_o
    );
  RAM_Data_1_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y7",
      INIT => X"0010000000000000"
    )
    port map (
      ADR2 => alu_comp_reg_acc_1_6795,
      ADR0 => ALU_op(3),
      ADR4 => ALU_op(2),
      ADR3 => ALU_op(1),
      ADR5 => ALU_op(4),
      ADR1 => ALU_op(0),
      O => RAM_Data_1_LogicTrst
    );
  RAM_Data_1_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y7",
      INIT => X"FFFEFFFCFFFAFFF0"
    )
    port map (
      ADR4 => controlador_Reg_operand_1_6684,
      ADR5 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR1 => Data_out(1),
      ADR0 => controlador_CurrentState_2_PWR_93_o_Mux_207_o,
      ADR3 => RAM_Data_1_LogicTrst,
      ADR2 => RAM_Data_0_LogicTrst3_6944,
      O => RAM_Data_1_LogicTrst1_6822
    );
  alu_comp_Alu_op_4_reg_a_1_Mux_72_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y7",
      INIT => X"FFFFFFA800FF00A8"
    )
    port map (
      ADR3 => ALU_op(2),
      ADR0 => RAM_OE,
      ADR2 => RAM_Data_1_LogicTrst2_6865,
      ADR1 => RAM_Data_1_LogicTrst3_6866,
      ADR4 => RAM_Data_1_LogicTrst1_6822,
      ADR5 => alu_comp_reg_acc_1_6795,
      O => alu_comp_Alu_op_4_reg_a_1_Mux_72_o
    );
  RAM_Data_7_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y8",
      INIT => X"0000000000200000"
    )
    port map (
      ADR2 => alu_comp_reg_acc_7_6792,
      ADR3 => ALU_op(3),
      ADR4 => ALU_op(2),
      ADR5 => ALU_op(1),
      ADR0 => ALU_op(4),
      ADR1 => ALU_op(0),
      O => RAM_Data_7_LogicTrst
    );
  RAM_Data_7_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y8",
      INIT => X"FFFFFFFFFEEEFAAA"
    )
    port map (
      ADR3 => controlador_Reg_operand_7_6692,
      ADR4 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR1 => Data_out(7),
      ADR2 => controlador_CurrentState_2_PWR_93_o_Mux_207_o,
      ADR5 => RAM_Data_7_LogicTrst,
      ADR0 => RAM_Data_0_LogicTrst3_6944,
      O => RAM_Data_7_LogicTrst1_6844
    );
  alu_comp_Alu_op_4_reg_a_7_Mux_60_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y8",
      INIT => X"FFFF0000FFC8FFC8"
    )
    port map (
      ADR5 => ALU_op(2),
      ADR1 => RAM_OE,
      ADR2 => RAM_Data_7_LogicTrst2_6879,
      ADR0 => RAM_Data_7_LogicTrst3_6880,
      ADR3 => RAM_Data_7_LogicTrst1_6844,
      ADR4 => alu_comp_reg_acc_7_6792,
      O => alu_comp_Alu_op_4_reg_a_7_Mux_60_o
    );
  alu_comp_Index_Reg_7 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_7_CLK,
      I => alu_comp_Alu_op_4_Index_Reg_7_Mux_92_o,
      O => alu_comp_Index_Reg_7_6731,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_Index_Reg_7_Mux_92_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => X"BBB8BBB8BBB8B8B8"
    )
    port map (
      ADR0 => alu_comp_reg_acc_7_6792,
      ADR2 => RAM_Data_7_LogicTrst1_6844,
      ADR3 => RAM_OE,
      ADR1 => ALU_op(0),
      ADR4 => RAM_Data_7_LogicTrst2_6879,
      ADR5 => RAM_Data_7_LogicTrst3_6880,
      O => alu_comp_Alu_op_4_Index_Reg_7_Mux_92_o
    );
  alu_comp_Index_Reg_6 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_6_CLK,
      I => alu_comp_Alu_op_4_Index_Reg_6_Mux_94_o,
      O => alu_comp_Index_Reg_6_6729,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_Index_Reg_6_Mux_94_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => X"FFFF3333FECC3200"
    )
    port map (
      ADR4 => alu_comp_reg_acc_6_6876,
      ADR5 => RAM_Data_6_LogicTrst1_6834,
      ADR3 => RAM_OE,
      ADR1 => ALU_op(0),
      ADR2 => RAM_Data_6_LogicTrst2_6877,
      ADR0 => RAM_Data_6_LogicTrst3_6878,
      O => alu_comp_Alu_op_4_Index_Reg_6_Mux_94_o
    );
  alu_comp_Index_Reg_5 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_5_CLK,
      I => alu_comp_Alu_op_4_Index_Reg_5_Mux_96_o,
      O => alu_comp_Index_Reg_5_6727,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_Index_Reg_5_Mux_96_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => X"FFEE3322FEEE3222"
    )
    port map (
      ADR4 => alu_comp_reg_acc_5_6793,
      ADR0 => RAM_Data_5_LogicTrst1_6815,
      ADR3 => RAM_OE,
      ADR1 => ALU_op(0),
      ADR5 => RAM_Data_5_LogicTrst2_6874,
      ADR2 => RAM_Data_5_LogicTrst3_6875,
      O => alu_comp_Alu_op_4_Index_Reg_5_Mux_96_o
    );
  alu_comp_Index_Reg_4 : X_LATCHE
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_4_CLK,
      I => alu_comp_Alu_op_4_Index_Reg_4_Mux_98_o,
      O => alu_comp_Index_Reg_4_6725,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_Index_Reg_4_Mux_98_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => X"FFFFFAF80F0F0A08"
    )
    port map (
      ADR5 => alu_comp_reg_acc_4_6861,
      ADR4 => RAM_Data_4_LogicTrst1_6805,
      ADR0 => RAM_OE,
      ADR2 => ALU_op(0),
      ADR3 => RAM_Data_4_LogicTrst2_6872,
      ADR1 => RAM_Data_4_LogicTrst3_6873,
      O => alu_comp_Alu_op_4_Index_Reg_4_Mux_98_o
    );
  RAM_Addr_4_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"C4C48080CC448800"
    )
    port map (
      ADR3 => controlador_Reg_operand_4_6688,
      ADR5 => controlador_Reg_instruct_0_6644,
      ADR0 => controlador_Reg_instruct_2_6568,
      ADR1 => controlador_Reg_instruct_5_6570,
      ADR4 => alu_comp_Index_Reg_4_6725,
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_4_0,
      O => RAM_Addr_4_LogicTrst1_7375
    );
  RAM_Addr_4_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => X"000000E400000000"
    )
    port map (
      ADR1 => controlador_Reg_operand_4_6688,
      ADR0 => controlador_Reg_instruct_3_6567,
      ADR5 => controlador_Reg_instruct_4_6569,
      ADR4 => controlador_Reg_instruct_2_6568,
      ADR3 => controlador_Reg_instruct_5_6570,
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_4_0,
      O => RAM_Addr_4_LogicTrst
    );
  RAM_Data_5_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"CC00CC00CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      ADR4 => ram_top_periph_ram_mux5_7_6817,
      ADR3 => ram_top_periph_ram_mux5_8_6814,
      O => RAM_Data_5_LogicTrst3_6875
    );
  RS232_PHY_Data_FF_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_5_CLK,
      I => TX_data(5),
      O => RS232_PHY_Data_FF(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data61 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"FFF00000FCF00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => dma_top_Mmux_TX_Data11,
      ADR3 => RAM_OE,
      ADR2 => RAM_Data_5_LogicTrst1_6815,
      ADR1 => RAM_Data_5_LogicTrst2_6874,
      ADR5 => RAM_Data_5_LogicTrst3_6875,
      O => TX_data(5)
    );
  RAM_Data_4_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"F300F300C000C000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => RAM_Addr(4),
      ADR1 => RAM_Addr(5),
      ADR5 => ram_top_periph_ram_mux4_7_6807,
      ADR2 => ram_top_periph_ram_mux4_8_6804,
      O => RAM_Data_4_LogicTrst3_6873
    );
  RS232_PHY_Data_FF_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_4_CLK,
      I => TX_data(4),
      O => RS232_PHY_Data_FF(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data51 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"FCFCFCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => dma_top_Mmux_TX_Data11,
      ADR2 => RAM_OE,
      ADR1 => RAM_Data_4_LogicTrst1_6805,
      ADR3 => RAM_Data_4_LogicTrst2_6872,
      ADR4 => RAM_Data_4_LogicTrst3_6873,
      O => TX_data(4)
    );
  ram_top_periph_ram_contents_ram_1_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0706_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_IN,
      O => ram_top_periph_ram_contents_ram_1(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_1_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0706_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_IN,
      O => ram_top_periph_ram_contents_ram_1(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_1_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0706_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_IN,
      O => ram_top_periph_ram_contents_ram_1(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0706_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => X"0000000000000002"
    )
    port map (
      ADR4 => RAM_Addr(3),
      ADR1 => RAM_Addr(1),
      ADR0 => RAM_Addr(0),
      ADR2 => RAM_Addr(2),
      ADR5 => RAM_Addr(5),
      ADR3 => RAM_Addr(4),
      O => ram_top_periph_ram_n0706_inv
    );
  ram_top_periph_ram_contents_ram_1_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0706_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_IN,
      O => ram_top_periph_ram_contents_ram_1(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_4_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => X"FFCCFFCC0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR1 => RAM_Addr_4_LogicTrst,
      ADR3 => RAM_Addr_4_LogicTrst1_7375,
      ADR4 => dma_top_n0170_inv,
      O => RAM_Addr(4)
    );
  ram_top_periph_ram_contents_ram_10_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0769_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_IN,
      O => ram_top_periph_ram_contents_ram_10(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_10_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0769_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_IN,
      O => ram_top_periph_ram_contents_ram_10(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_10_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0769_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_IN,
      O => ram_top_periph_ram_contents_ram_10(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_10_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0769_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_IN,
      O => ram_top_periph_ram_contents_ram_10(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_56_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1091_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_IN,
      O => ram_top_periph_ram_contents_ram_56(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_56_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1091_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_IN,
      O => ram_top_periph_ram_contents_ram_56(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_56_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1091_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_IN,
      O => ram_top_periph_ram_contents_ram_56(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_56_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1091_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_IN,
      O => ram_top_periph_ram_contents_ram_56(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_57_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1098_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_IN,
      O => ram_top_periph_ram_contents_ram_57(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_57_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1098_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_IN,
      O => ram_top_periph_ram_contents_ram_57(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1084_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"0000800000000000"
    )
    port map (
      ADR4 => RAM_Addr(3),
      ADR5 => RAM_Addr(2),
      ADR0 => RAM_Addr(0),
      ADR2 => RAM_Addr(1),
      ADR1 => RAM_Addr(5),
      ADR3 => RAM_Addr(4),
      O => ram_top_periph_ram_n1084_inv
    );
  ram_top_periph_ram_contents_ram_57_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1098_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_IN,
      O => ram_top_periph_ram_contents_ram_57(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0748_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => X"0100000000000000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0748_inv
    );
  ram_top_periph_ram_contents_ram_58_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1105_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_IN,
      O => ram_top_periph_ram_contents_ram_58(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1105_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_IN,
      O => ram_top_periph_ram_contents_ram_58(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1105_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_IN,
      O => ram_top_periph_ram_contents_ram_58(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1105_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_IN,
      O => ram_top_periph_ram_contents_ram_58(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_8_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0755_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_IN,
      O => ram_top_periph_ram_contents_ram_8(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_10 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"D8FFD8AAD855D800"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_0(6),
      ADR2 => ram_top_periph_ram_contents_ram_1(6),
      ADR1 => ram_top_periph_ram_contents_ram_3(6),
      ADR5 => ram_top_periph_ram_contents_ram_2(6),
      ADR3 => RAM_Addr_0_LogicTrst3_7415,
      ADR0 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux6_10_7396
    );
  ram_top_periph_ram_mux6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"FECE3E0EF2C23202"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_8(6),
      ADR3 => ram_top_periph_ram_contents_ram_9(6),
      ADR4 => ram_top_periph_ram_contents_ram_11(6),
      ADR5 => ram_top_periph_ram_contents_ram_10(6),
      ADR1 => RAM_Addr_1_LogicTrst34,
      ADR2 => RAM_Addr_0_LogicTrst34,
      O => ram_top_periph_ram_mux6_111_7393
    );
  ram_top_periph_ram_contents_ram_8_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0755_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_IN,
      O => ram_top_periph_ram_contents_ram_8(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_8_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0755_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_IN,
      O => ram_top_periph_ram_contents_ram_8(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0888_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"0000080000000000"
    )
    port map (
      ADR1 => RAM_Addr(1),
      ADR5 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR3 => RAM_Addr(3),
      ADR2 => RAM_Addr(5),
      ADR0 => RAM_Addr(4),
      O => ram_top_periph_ram_n0888_inv
    );
  ram_top_periph_ram_contents_ram_24_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0867_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_IN,
      O => ram_top_periph_ram_contents_ram_24(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_24_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0867_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_IN,
      O => ram_top_periph_ram_contents_ram_24(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_24_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0867_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_IN,
      O => ram_top_periph_ram_contents_ram_24(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_24_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0867_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_IN,
      O => ram_top_periph_ram_contents_ram_24(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1007_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => X"0000000000400000"
    )
    port map (
      ADR5 => RAM_Addr(1),
      ADR4 => RAM_Addr(2),
      ADR0 => RAM_Addr(0),
      ADR1 => RAM_Addr(3),
      ADR2 => RAM_Addr(5),
      ADR3 => RAM_Addr(4),
      O => ram_top_periph_ram_n1007_inv
    );
  ram_top_periph_ram_contents_ram_20_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0839_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_IN,
      O => ram_top_periph_ram_contents_ram_20(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_20_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0839_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_IN,
      O => ram_top_periph_ram_contents_ram_20(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_20_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0839_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_IN,
      O => ram_top_periph_ram_contents_ram_20(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_121 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => X"EF4FEA4AE545E040"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_21(5),
      ADR3 => ram_top_periph_ram_contents_ram_23(5),
      ADR5 => ram_top_periph_ram_contents_ram_22(5),
      ADR4 => ram_top_periph_ram_contents_ram_20(5),
      ADR2 => RAM_Addr_0_LogicTrst32,
      ADR0 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux5_121_7540
    );
  ram_top_periph_ram_contents_ram_20_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0839_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_IN,
      O => ram_top_periph_ram_contents_ram_20(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_10 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"F0F0AAAACCCCFF00"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_0(5),
      ADR1 => ram_top_periph_ram_contents_ram_1(5),
      ADR2 => ram_top_periph_ram_contents_ram_3(5),
      ADR0 => ram_top_periph_ram_contents_ram_2(5),
      ADR4 => RAM_Addr_0_LogicTrst3_7415,
      ADR5 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux5_10_7577
    );
  ram_top_periph_ram_contents_ram_8_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0755_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_IN,
      O => ram_top_periph_ram_contents_ram_8(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_111 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"DD88DD88F5F5A0A0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_9(5),
      ADR1 => ram_top_periph_ram_contents_ram_11(5),
      ADR2 => ram_top_periph_ram_contents_ram_10(5),
      ADR4 => ram_top_periph_ram_contents_ram_8(5),
      ADR0 => RAM_Addr_1_LogicTrst34,
      ADR5 => RAM_Addr_0_LogicTrst34,
      O => ram_top_periph_ram_mux5_111_7576
    );
  ram_top_periph_ram_mux5_6 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"FAFAEE445050EE44"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR4 => RAM_Addr_2_LogicTrst3_6947,
      ADR3 => ram_top_periph_ram_mux5_111_7576,
      ADR5 => ram_top_periph_ram_mux5_12_7391,
      ADR2 => ram_top_periph_ram_mux5_11_7392,
      ADR1 => ram_top_periph_ram_mux5_10_7577,
      O => ram_top_periph_ram_mux5_6_6816
    );
  RAM_Data_5_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y21",
      INIT => X"F0F0F0F0FAFFFAF0"
    )
    port map (
      ADR1 => '1',
      ADR2 => ram_top_gp_ram_n0025_5_0,
      ADR3 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      ADR0 => ram_top_periph_ram_mux5_71_6813,
      ADR4 => ram_top_periph_ram_mux5_6_6816,
      O => RAM_Data_5_LogicTrst2_6874
    );
  ram_top_periph_ram_contents_ram_11_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0776_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_IN,
      O => ram_top_periph_ram_contents_ram_11(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_11_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0776_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_IN,
      O => ram_top_periph_ram_contents_ram_11(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_11_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0776_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_IN,
      O => ram_top_periph_ram_contents_ram_11(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_11_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0776_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_IN,
      O => ram_top_periph_ram_contents_ram_11(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0776_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"0000000000002000"
    )
    port map (
      ADR0 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR2 => RAM_Addr(1),
      ADR3 => RAM_Addr(3),
      ADR1 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0776_inv
    );
  ram_top_periph_ram_contents_ram_6_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0741_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_IN,
      O => ram_top_periph_ram_contents_ram_6(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o14 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"0000000007000F00"
    )
    port map (
      ADR2 => alu_comp_reg_acc_1_6795,
      ADR3 => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o12_7485,
      ADR5 => alu_comp_reg_acc_0_6862,
      ADR4 => ALU_op(0),
      ADR0 => ALU_op(1),
      ADR1 => ALU_op(2),
      O => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o13_7579
    );
  alu_comp_FlagZ : X_LATCHE
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_FlagZ_CLK,
      I => alu_comp_Alu_op_4_FlagZ_Mux_58_o,
      O => alu_comp_FlagZ_7019,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y3",
      INIT => X"FFFFFFCCAAFFAACC"
    )
    port map (
      ADR2 => '1',
      ADR3 => ALU_op(4),
      ADR5 => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o14_6581,
      ADR0 => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o15_6601,
      ADR1 => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o11_7484,
      ADR4 => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o13_7579,
      O => alu_comp_Alu_op_4_FlagZ_Mux_58_o
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2123,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2123_0
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_pack_7,
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_Q_6791
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2124 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y4"
    )
    port map (
      IA => N46,
      IB => N47,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2123,
      SEL => ALU_op(1)
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2124_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"EEF088FFEEF08800"
    )
    port map (
      ADR3 => ALU_op(2),
      ADR1 => alu_comp_reg_a_6_6584,
      ADR4 => ALU_op(0),
      ADR0 => alu_comp_reg_b_6_6585,
      ADR2 => alu_comp_GND_70_o_GND_70_o_sub_3_OUT_6_0,
      ADR5 => alu_comp_reg_a_7_reg_b_7_add_0_OUT_6_0,
      O => N46
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2124_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"0F0A0500FFFAF5F0"
    )
    port map (
      ADR1 => '1',
      ADR2 => ALU_op(2),
      ADR4 => alu_comp_reg_acc_7_6792,
      ADR0 => ALU_op(0),
      ADR3 => alu_comp_reg_acc_5_6793,
      ADR5 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_Q_6791,
      O => N47
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"AAAA5555AAAA5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => alu_comp_reg_a_7_6582,
      ADR4 => alu_comp_reg_b_7_6583,
      ADR5 => '1',
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_Q_6790
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_Q : X_LUT5
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"CC33CC33"
    )
    port map (
      ADR0 => '1',
      ADR1 => alu_comp_reg_a_6_6584,
      ADR3 => alu_comp_reg_b_6_6585,
      ADR2 => '1',
      ADR4 => '1',
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_pack_7
    );
  alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y4",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => alu_comp_reg_acc_6_6876,
      ADR3 => alu_comp_reg_acc_7_6792,
      ADR4 => alu_comp_reg_acc_5_6793,
      ADR5 => alu_comp_reg_acc_4_6861,
      ADR2 => alu_comp_reg_acc_3_6818,
      ADR1 => alu_comp_reg_acc_2_6867,
      O => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o12_7485
    );
  RS232_PHY_Shift_Q_3_RS232_PHY_Shift_Q_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_i_2_pack_17,
      O => RS232_PHY_Shift_i(2)
    );
  RS232_PHY_Shift_Q_3_RS232_PHY_Shift_Q_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_i_1_pack_13,
      O => RS232_PHY_Shift_i(1)
    );
  RS232_PHY_Shift_Q_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_3_CLK,
      I => RS232_PHY_Shift_Q_3_D_MUX_29_o,
      O => RS232_PHY_Shift_Q(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_3_D_MUX_29_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"EF40FF00EF40FF00"
    )
    port map (
      ADR0 => RS232_PHY_Shift_i(2),
      ADR4 => RS232_PHY_Shift_i(1),
      ADR2 => RS232_PHY_Shift_i(0),
      ADR3 => RS232_PHY_Shift_Q(3),
      ADR1 => RS232_PHY_Code_out,
      ADR5 => '1',
      O => RS232_PHY_Shift_Q_3_D_MUX_29_o
    );
  RS232_PHY_Shift_Mcount_i_xor_2_11 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"5A5AAAAA"
    )
    port map (
      ADR0 => RS232_PHY_Shift_i(2),
      ADR4 => RS232_PHY_Shift_i(1),
      ADR2 => RS232_PHY_Shift_i(0),
      ADR3 => '1',
      ADR1 => '1',
      O => RS232_PHY_Shift_Result(2)
    );
  RS232_PHY_Shift_i_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_i_2_CLK,
      I => RS232_PHY_Shift_Result(2),
      O => RS232_PHY_Shift_i_2_pack_17,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Q_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_2_CLK,
      I => RS232_PHY_Shift_Q_2_D_MUX_30_o,
      O => RS232_PHY_Shift_Q(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_2_D_MUX_30_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"FFFF0000FFDD0088"
    )
    port map (
      ADR2 => '1',
      ADR3 => RS232_PHY_Shift_i(2),
      ADR5 => RS232_PHY_Shift_i(0),
      ADR4 => RS232_PHY_Shift_Q(2),
      ADR0 => RS232_PHY_Shift_i(1),
      ADR1 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_2_D_MUX_30_o
    );
  RS232_PHY_Shift_Q_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_1_CLK,
      I => RS232_PHY_Shift_Q_1_D_MUX_31_o,
      O => RS232_PHY_Shift_Q(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_1_D_MUX_31_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"FFFA0050FFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => RS232_PHY_Shift_i(2),
      ADR3 => RS232_PHY_Shift_i(1),
      ADR4 => RS232_PHY_Shift_Q(1),
      ADR5 => RS232_PHY_Shift_i(0),
      ADR2 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_1_D_MUX_31_o
    );
  RS232_PHY_Shift_Q_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_0_CLK,
      I => RS232_PHY_Shift_Q_0_D_MUX_32_o,
      O => RS232_PHY_Shift_Q(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_0_D_MUX_32_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"CCCCCDC8CCCCCDC8"
    )
    port map (
      ADR2 => RS232_PHY_Shift_i(0),
      ADR0 => RS232_PHY_Shift_i(1),
      ADR4 => RS232_PHY_Shift_i(2),
      ADR1 => RS232_PHY_Shift_Q(0),
      ADR3 => RS232_PHY_Code_out,
      ADR5 => '1',
      O => RS232_PHY_Shift_Q_0_D_MUX_32_o
    );
  RS232_PHY_Shift_Mcount_i_xor_1_11 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => X"5A5A5A5A"
    )
    port map (
      ADR2 => RS232_PHY_Shift_i(0),
      ADR0 => RS232_PHY_Shift_i(1),
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => RS232_PHY_Shift_Result(1)
    );
  RS232_PHY_Shift_i_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_i_1_CLK,
      I => RS232_PHY_Shift_Result(1),
      O => RS232_PHY_Shift_i_1_pack_13,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_Reg_instruct_3_controlador_Reg_instruct_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N18,
      O => N18_0
    );
  controlador_Reg_instruct_3_controlador_Reg_instruct_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_2_Q,
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_2_0
    );
  controlador_Reg_instruct_3_controlador_Reg_instruct_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N10,
      O => N10_0
    );
  controlador_Reg_instruct_3 : X_LATCHE
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_instruct_3_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_3_IN,
      O => controlador_Reg_instruct_3_6567,
      RST => GND,
      SET => GND
    );
  controlador_Mmux_ALU_op8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"FFFFFBF5FFFFFBF5"
    )
    port map (
      ADR0 => controlador_Reg_instruct_2_6568,
      ADR3 => controlador_Reg_instruct_1_6599,
      ADR1 => controlador_Reg_instruct_0_6644,
      ADR4 => controlador_Reg_instruct_3_6567,
      ADR2 => controlador_Reg_instruct_4_6569,
      ADR5 => '1',
      O => N16
    );
  controlador_Mmux_ALU_op4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"EEEEEEEB"
    )
    port map (
      ADR0 => controlador_Reg_instruct_2_6568,
      ADR3 => controlador_Reg_instruct_1_6599,
      ADR1 => controlador_Reg_instruct_0_6644,
      ADR4 => controlador_Reg_instruct_3_6567,
      ADR2 => controlador_Reg_instruct_4_6569,
      O => N18
    );
  controlador_Reg_instruct_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_instruct_2_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_2_IN,
      O => controlador_Reg_instruct_2_6568,
      RST => GND,
      SET => GND
    );
  controlador_Mram_Reg_instruct_5_GND_14_o_wide_mux_0_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"0000040400000404"
    )
    port map (
      ADR3 => '1',
      ADR1 => controlador_Reg_instruct_3_6567,
      ADR0 => controlador_Reg_instruct_4_6569,
      ADR4 => controlador_Reg_instruct_2_6568,
      ADR2 => controlador_Reg_instruct_5_6570,
      ADR5 => '1',
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_4_Q
    );
  controlador_Mram_Reg_instruct_5_GND_14_o_wide_mux_0_OUT21 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"01010000"
    )
    port map (
      ADR3 => '1',
      ADR1 => controlador_Reg_instruct_3_6567,
      ADR0 => controlador_Reg_instruct_4_6569,
      ADR4 => controlador_Reg_instruct_2_6568,
      ADR2 => controlador_Reg_instruct_5_6570,
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_2_Q
    );
  controlador_Reg_instruct_1 : X_LATCHE
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_instruct_1_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_1_IN,
      O => controlador_Reg_instruct_1_6599,
      RST => GND,
      SET => GND
    );
  controlador_Mmux_CurrentState_2_PWR_93_o_Mux_207_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"EFEFEFEFEFEFEFEF"
    )
    port map (
      ADR4 => '1',
      ADR2 => controlador_Reg_instruct_3_6567,
      ADR1 => controlador_Reg_instruct_4_6569,
      ADR3 => '1',
      ADR0 => controlador_Reg_instruct_2_6568,
      ADR5 => '1',
      O => N2
    );
  controlador_Mmux_ALU_op2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"7E7E2B2B"
    )
    port map (
      ADR3 => '1',
      ADR2 => controlador_Reg_instruct_3_6567,
      ADR1 => controlador_Reg_instruct_4_6569,
      ADR4 => controlador_Reg_instruct_1_6599,
      ADR0 => controlador_Reg_instruct_2_6568,
      O => N10
    );
  controlador_Reg_instruct_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_instruct_0_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_0_IN,
      O => controlador_Reg_instruct_0_6644,
      RST => GND,
      SET => GND
    );
  controlador_Mmux_CurrentState_2_PWR_93_o_Mux_207_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"A0A0A0B0A0A0A0A0"
    )
    port map (
      ADR2 => controlador_CurrentState_FSM_FFd1_6558,
      ADR4 => controlador_CurrentState_FSM_FFd3_6540,
      ADR5 => controlador_n0310,
      ADR1 => controlador_Reg_instruct_5_6570,
      ADR3 => N2,
      ADR0 => controlador_CurrentState_FSM_FFd2_6508,
      O => controlador_CurrentState_2_PWR_93_o_Mux_207_o
    );
  ram_top_periph_ram_switches_7_ram_top_periph_ram_switches_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N38,
      O => N38_0
    );
  ram_top_periph_ram_switches_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_7_IN,
      O => ram_top_periph_ram_switches(7),
      RST => GND,
      SET => GND
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"AA55AA55AA55AA55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => alu_comp_reg_a_1_6628,
      ADR0 => alu_comp_reg_b_1_6700,
      ADR5 => '1',
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_1_Q_6908
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o224_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"FA00FAA0"
    )
    port map (
      ADR1 => '1',
      ADR2 => ALU_op(0),
      ADR4 => ALU_op(4),
      ADR3 => alu_comp_reg_a_1_6628,
      ADR0 => alu_comp_reg_b_1_6700,
      O => N38
    );
  ram_top_periph_ram_switches_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_6_IN,
      O => ram_top_periph_ram_switches(6),
      RST => GND,
      SET => GND
    );
  controlador_Mmux_ALU_op8 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"030000000B000800"
    )
    port map (
      ADR4 => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_4_Q,
      ADR5 => N16,
      ADR0 => controlador_Reg_instruct_5_6570,
      ADR1 => controlador_Reg_instruct_7_6561,
      ADR2 => controlador_Reg_instruct_6_6560,
      ADR3 => controlador_n0457,
      O => ALU_op(4)
    );
  ram_top_periph_ram_switches_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_5_IN,
      O => ram_top_periph_ram_switches(5),
      RST => GND,
      SET => GND
    );
  controlador_n04571 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => controlador_CurrentState_FSM_FFd1_6558,
      ADR3 => controlador_CurrentState_FSM_FFd3_6540,
      O => controlador_n0457
    );
  ram_top_periph_ram_switches_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_4_IN,
      O => ram_top_periph_ram_switches(4),
      RST => GND,
      SET => GND
    );
  controlador_Mmux_ALU_op2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"0000000011F00000"
    )
    port map (
      ADR0 => N10_0,
      ADR1 => controlador_Reg_instruct_5_6570,
      ADR3 => controlador_Reg_instruct_7_6561,
      ADR2 => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_0_Q,
      ADR5 => controlador_Reg_instruct_6_6560,
      ADR4 => controlador_n0457,
      O => ALU_op(0)
    );
  ram_top_periph_ram_contents_ram_5_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0734_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_IN,
      O => ram_top_periph_ram_contents_ram_5(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_5_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0734_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_IN,
      O => ram_top_periph_ram_contents_ram_5(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0783_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y12",
      INIT => X"0000000000000008"
    )
    port map (
      ADR2 => RAM_Addr(1),
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(3),
      ADR5 => RAM_Addr(0),
      ADR3 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n0783_inv
    );
  ram_top_periph_ram_contents_ram_7_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0748_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_IN,
      O => ram_top_periph_ram_contents_ram_7(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0748_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_IN,
      O => ram_top_periph_ram_contents_ram_7(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0748_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_IN,
      O => ram_top_periph_ram_contents_ram_7(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0748_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_IN,
      O => ram_top_periph_ram_contents_ram_7(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_125 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"FCEE30EEFC223022"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_48(2),
      ADR5 => ram_top_periph_ram_contents_ram_49(2),
      ADR4 => ram_top_periph_ram_contents_ram_51(2),
      ADR2 => ram_top_periph_ram_contents_ram_50(2),
      ADR1 => RAM_Addr_0_LogicTrst3_7415,
      ADR3 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux2_125_7528
    );
  ram_top_periph_ram_contents_ram_50_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1049_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_IN,
      O => ram_top_periph_ram_contents_ram_50(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_50_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1049_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_IN,
      O => ram_top_periph_ram_contents_ram_50(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_50_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1049_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_IN,
      O => ram_top_periph_ram_contents_ram_50(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_125 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FFCCF0AA00CCF0AA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_48(3),
      ADR1 => ram_top_periph_ram_contents_ram_49(3),
      ADR5 => ram_top_periph_ram_contents_ram_51(3),
      ADR2 => ram_top_periph_ram_contents_ram_50(3),
      ADR4 => RAM_Addr_0_LogicTrst3_7415,
      ADR3 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux3_125_7534
    );
  ram_top_periph_ram_contents_ram_50_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1049_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_IN,
      O => ram_top_periph_ram_contents_ram_50(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0811_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"0000000000000100"
    )
    port map (
      ADR1 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR0 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR2 => RAM_Addr(5),
      ADR3 => RAM_Addr(4),
      O => ram_top_periph_ram_n0811_inv
    );
  ram_top_periph_ram_contents_ram_49_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1042_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_IN,
      O => ram_top_periph_ram_contents_ram_49(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_49_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1042_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_IN,
      O => ram_top_periph_ram_contents_ram_49(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_49_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1042_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_IN,
      O => ram_top_periph_ram_contents_ram_49(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1049_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"0000004000000000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR1 => RAM_Addr(1),
      ADR4 => RAM_Addr(0),
      ADR3 => RAM_Addr(2),
      ADR5 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n1049_inv
    );
  ram_top_periph_ram_n1042_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"0000000000004000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR3 => RAM_Addr(0),
      ADR5 => RAM_Addr(1),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n1042_inv
    );
  ram_top_periph_ram_contents_ram_7_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0748_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_IN,
      O => ram_top_periph_ram_contents_ram_7(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0748_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_IN,
      O => ram_top_periph_ram_contents_ram_7(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_7_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0748_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_IN,
      O => ram_top_periph_ram_contents_ram_7(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"AFCFAFC0A0CFA0C0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_4(7),
      ADR5 => ram_top_periph_ram_contents_ram_5(7),
      ADR0 => ram_top_periph_ram_contents_ram_7(7),
      ADR1 => ram_top_periph_ram_contents_ram_6(7),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux7_11_7398
    );
  ram_top_periph_ram_contents_ram_0_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1147_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_IN,
      O => ram_top_periph_ram_contents_ram_0(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_122 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"FFCCF0AA00CCF0AA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_24(4),
      ADR2 => ram_top_periph_ram_contents_ram_25(4),
      ADR5 => ram_top_periph_ram_contents_ram_27(4),
      ADR1 => ram_top_periph_ram_contents_ram_26(4),
      ADR3 => RAM_Addr_0_LogicTrst34,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux4_122_7583
    );
  ram_top_periph_ram_contents_ram_0_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1147_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_IN,
      O => ram_top_periph_ram_contents_ram_0(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_13 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"FEAEF4A45E0E5404"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_28(4),
      ADR3 => ram_top_periph_ram_contents_ram_29(4),
      ADR5 => ram_top_periph_ram_contents_ram_31(4),
      ADR4 => ram_top_periph_ram_contents_ram_30(4),
      ADR2 => RAM_Addr_0_LogicTrst34,
      ADR0 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux4_13_7584
    );
  ram_top_periph_ram_contents_ram_0_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1147_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_IN,
      O => ram_top_periph_ram_contents_ram_0(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_112 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"FE5EAE0EF454A404"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_17(4),
      ADR3 => ram_top_periph_ram_contents_ram_19(4),
      ADR4 => ram_top_periph_ram_contents_ram_18(4),
      ADR1 => ram_top_periph_ram_contents_ram_16(4),
      ADR0 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux4_112_7585
    );
  ram_top_periph_ram_contents_ram_0_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1147_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_IN,
      O => ram_top_periph_ram_contents_ram_0(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_7 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y17",
      INIT => X"AAF0AAF0CCFFCC00"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_6946,
      ADR3 => RAM_Addr_2_LogicTrst3_6947,
      ADR2 => ram_top_periph_ram_mux4_122_7583,
      ADR0 => ram_top_periph_ram_mux4_13_7584,
      ADR1 => ram_top_periph_ram_mux4_121_7535,
      ADR4 => ram_top_periph_ram_mux4_112_7585,
      O => ram_top_periph_ram_mux4_7_6807
    );
  ram_top_periph_ram_contents_ram_40_6_ram_top_periph_ram_contents_ram_40_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data_6_pack_6,
      O => RAM_Data(6)
    );
  RAM_Data_6_LogicTrst5 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y18"
    )
    port map (
      IA => N58,
      IB => N59,
      O => RAM_Data_6_pack_6,
      SEL => RAM_Addr(5)
    );
  ram_top_periph_ram_contents_ram_40_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0979_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_IN,
      O => ram_top_periph_ram_contents_ram_40(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_6_LogicTrst5_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"FFFFCCCCEFECCCCC"
    )
    port map (
      ADR4 => RAM_OE,
      ADR2 => RAM_Addr(4),
      ADR3 => ram_top_periph_ram_mux6_6_6835,
      ADR5 => ram_top_gp_ram_n0025_6_0,
      ADR0 => ram_top_periph_ram_mux6_7_6836,
      ADR1 => RAM_Data_6_LogicTrst1_6834,
      O => N58
    );
  RAM_Data_6_LogicTrst5_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"FFFFFFE4FF00FF00"
    )
    port map (
      ADR5 => RAM_OE,
      ADR0 => RAM_Addr(4),
      ADR1 => ram_top_periph_ram_mux6_71_6832,
      ADR4 => ram_top_gp_ram_n0025_6_0,
      ADR2 => ram_top_periph_ram_mux6_8_6833,
      ADR3 => RAM_Data_6_LogicTrst1_6834,
      O => N59
    );
  ram_top_periph_ram_contents_ram_40_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0979_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_IN,
      O => ram_top_periph_ram_contents_ram_40(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_132 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"AFFCA0FCAF0CA00C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_52(5),
      ADR5 => ram_top_periph_ram_contents_ram_53(5),
      ADR0 => ram_top_periph_ram_contents_ram_55(5),
      ADR4 => ram_top_periph_ram_contents_ram_54(5),
      ADR2 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux5_132_7586
    );
  ram_top_periph_ram_mux5_8 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"BBBB8888F3C0F3C0"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_6946,
      ADR1 => RAM_Addr_2_LogicTrst3_6947,
      ADR0 => ram_top_periph_ram_mux5_14_7457,
      ADR4 => ram_top_periph_ram_mux5_133_7544,
      ADR3 => ram_top_periph_ram_mux5_125_7545,
      ADR2 => ram_top_periph_ram_mux5_132_7586,
      O => ram_top_periph_ram_mux5_8_6814
    );
  ram_top_periph_ram_contents_ram_55_5_ram_top_periph_ram_contents_ram_55_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data_5_pack_7,
      O => RAM_Data(5)
    );
  RAM_Data_5_LogicTrst5 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y19"
    )
    port map (
      IA => N60,
      IB => N61,
      O => RAM_Data_5_pack_7,
      SEL => RAM_Addr(5)
    );
  ram_top_periph_ram_contents_ram_55_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1084_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_IN,
      O => ram_top_periph_ram_contents_ram_55(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_5_LogicTrst5_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"FFAAFFA8FF8AFF88"
    )
    port map (
      ADR0 => RAM_OE,
      ADR2 => RAM_Addr(4),
      ADR4 => ram_top_periph_ram_mux5_6_6816,
      ADR1 => ram_top_gp_ram_n0025_5_0,
      ADR5 => ram_top_periph_ram_mux5_7_6817,
      ADR3 => RAM_Data_5_LogicTrst1_6815,
      O => N60
    );
  RAM_Data_5_LogicTrst5_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"EEEEEEAEEEEAEEAA"
    )
    port map (
      ADR1 => RAM_OE,
      ADR2 => RAM_Addr(4),
      ADR5 => ram_top_periph_ram_mux5_71_6813,
      ADR3 => ram_top_gp_ram_n0025_5_0,
      ADR4 => ram_top_periph_ram_mux5_8_6814,
      ADR0 => RAM_Data_5_LogicTrst1_6815,
      O => N61
    );
  ram_top_periph_ram_contents_ram_55_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1084_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_IN,
      O => ram_top_periph_ram_contents_ram_55(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_132 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"AAAACCCCFF00F0F0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_52(6),
      ADR1 => ram_top_periph_ram_contents_ram_53(6),
      ADR3 => ram_top_periph_ram_contents_ram_54(6),
      ADR0 => ram_top_periph_ram_contents_ram_55(6),
      ADR5 => RAM_Addr_0_LogicTrst31,
      ADR4 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux6_132_7587
    );
  ram_top_periph_ram_contents_ram_55_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1084_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_IN,
      O => ram_top_periph_ram_contents_ram_55(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_8 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"FCEE30EEFC223022"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_6946,
      ADR3 => RAM_Addr_2_LogicTrst3_6947,
      ADR4 => ram_top_periph_ram_mux6_14_7466,
      ADR5 => ram_top_periph_ram_mux6_133_7549,
      ADR0 => ram_top_periph_ram_mux6_125_7550,
      ADR2 => ram_top_periph_ram_mux6_132_7587,
      O => ram_top_periph_ram_mux6_8_6833
    );
  ram_top_periph_ram_contents_ram_28_7_ram_top_periph_ram_contents_ram_28_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data_7_pack_7,
      O => RAM_Data(7)
    );
  RAM_Data_7_LogicTrst5 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y20"
    )
    port map (
      IA => N56,
      IB => N57,
      O => RAM_Data_7_pack_7,
      SEL => RAM_Addr(5)
    );
  ram_top_periph_ram_contents_ram_28_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0895_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_IN,
      O => ram_top_periph_ram_contents_ram_28(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_7_LogicTrst5_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"FFFFFAEEAAAAAAAA"
    )
    port map (
      ADR5 => RAM_OE,
      ADR3 => RAM_Addr(4),
      ADR1 => ram_top_periph_ram_mux7_6_6845,
      ADR4 => ram_top_gp_ram_n0025_7_0,
      ADR2 => ram_top_periph_ram_mux7_7_6846,
      ADR0 => RAM_Data_7_LogicTrst1_6844,
      O => N56
    );
  RAM_Data_7_LogicTrst5_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"FFFFCCCCFFFF88C0"
    )
    port map (
      ADR1 => RAM_OE,
      ADR3 => RAM_Addr(4),
      ADR2 => ram_top_periph_ram_mux7_71_6842,
      ADR5 => ram_top_gp_ram_n0025_7_0,
      ADR0 => ram_top_periph_ram_mux7_8_6843,
      ADR4 => RAM_Data_7_LogicTrst1_6844,
      O => N57
    );
  ram_top_periph_ram_mux7_132 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"FFACF0AC0FAC00AC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_52(7),
      ADR0 => ram_top_periph_ram_contents_ram_53(7),
      ADR5 => ram_top_periph_ram_contents_ram_55(7),
      ADR4 => ram_top_periph_ram_contents_ram_54(7),
      ADR2 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux7_132_7589
    );
  ram_top_periph_ram_mux7_8 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y20",
      INIT => X"FDB9ECA875316420"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_6946,
      ADR0 => RAM_Addr_2_LogicTrst3_6947,
      ADR5 => ram_top_periph_ram_mux7_14_7475,
      ADR3 => ram_top_periph_ram_mux7_133_7556,
      ADR4 => ram_top_periph_ram_mux7_125_7557,
      ADR2 => ram_top_periph_ram_mux7_132_7589,
      O => ram_top_periph_ram_mux7_8_6843
    );
  ram_top_periph_ram_contents_ram_12_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0783_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_IN,
      O => ram_top_periph_ram_contents_ram_12(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_10 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"FEF45E54AEA40E04"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_0(7),
      ADR3 => ram_top_periph_ram_contents_ram_1(7),
      ADR4 => ram_top_periph_ram_contents_ram_3(7),
      ADR5 => ram_top_periph_ram_contents_ram_2(7),
      ADR0 => RAM_Addr_0_LogicTrst3_7415,
      ADR2 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux7_10_7591
    );
  ram_top_periph_ram_contents_ram_12_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0783_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_IN,
      O => ram_top_periph_ram_contents_ram_12(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_111 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"AAFFAA00CCF0CCF0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_8(7),
      ADR1 => ram_top_periph_ram_contents_ram_9(7),
      ADR0 => ram_top_periph_ram_contents_ram_11(7),
      ADR4 => ram_top_periph_ram_contents_ram_10(7),
      ADR5 => RAM_Addr_1_LogicTrst34,
      ADR3 => RAM_Addr_0_LogicTrst34,
      O => ram_top_periph_ram_mux7_111_7590
    );
  ram_top_periph_ram_contents_ram_12_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0783_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_IN,
      O => ram_top_periph_ram_contents_ram_12(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_6 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"F0F0FF00CCCCAAAA"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_6946,
      ADR4 => RAM_Addr_2_LogicTrst3_6947,
      ADR3 => ram_top_periph_ram_mux7_111_7590,
      ADR2 => ram_top_periph_ram_mux7_12_7397,
      ADR1 => ram_top_periph_ram_mux7_11_7398,
      ADR0 => ram_top_periph_ram_mux7_10_7591,
      O => ram_top_periph_ram_mux7_6_6845
    );
  ram_top_periph_ram_contents_ram_12_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0783_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_IN,
      O => ram_top_periph_ram_contents_ram_12(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_7_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"F0F0F0F0FFF5FAF0"
    )
    port map (
      ADR1 => '1',
      ADR2 => ram_top_gp_ram_n0025_7_0,
      ADR0 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      ADR3 => ram_top_periph_ram_mux7_71_6842,
      ADR4 => ram_top_periph_ram_mux7_6_6845,
      O => RAM_Data_7_LogicTrst2_6879
    );
  ram_top_periph_ram_contents_ram_22_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0853_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_IN,
      O => ram_top_periph_ram_contents_ram_22(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0853_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_IN,
      O => ram_top_periph_ram_contents_ram_22(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0720_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"0000000200000000"
    )
    port map (
      ADR1 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR0 => RAM_Addr(0),
      ADR2 => RAM_Addr(2),
      ADR3 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n0720_inv
    );
  ram_top_periph_ram_n1056_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"0200000000000000"
    )
    port map (
      ADR0 => RAM_Addr(1),
      ADR1 => RAM_Addr(2),
      ADR2 => RAM_Addr(3),
      ADR5 => RAM_Addr(0),
      ADR4 => RAM_Addr(5),
      ADR3 => RAM_Addr(4),
      O => ram_top_periph_ram_n1056_inv
    );
  ram_top_periph_ram_contents_ram_22_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0853_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_IN,
      O => ram_top_periph_ram_contents_ram_22(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0713_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"0000000000000100"
    )
    port map (
      ADR2 => RAM_Addr(3),
      ADR4 => RAM_Addr(0),
      ADR5 => RAM_Addr(2),
      ADR3 => RAM_Addr(1),
      ADR1 => RAM_Addr(5),
      ADR0 => RAM_Addr(4),
      O => ram_top_periph_ram_n0713_inv
    );
  ram_top_periph_ram_contents_ram_6_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0741_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_IN,
      O => ram_top_periph_ram_contents_ram_6(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0741_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_IN,
      O => ram_top_periph_ram_contents_ram_6(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0979_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => X"0000000400000000"
    )
    port map (
      ADR1 => RAM_Addr(3),
      ADR3 => RAM_Addr(2),
      ADR4 => RAM_Addr(1),
      ADR2 => RAM_Addr(0),
      ADR5 => RAM_Addr(5),
      ADR0 => RAM_Addr(4),
      O => ram_top_periph_ram_n0979_inv
    );
  ram_top_periph_ram_contents_ram_6_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0741_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_IN,
      O => ram_top_periph_ram_contents_ram_6(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_pack_11,
      O => alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_7593
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_pack_10,
      O => alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_7592
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => X"9999999999999999"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => alu_comp_reg_a_5_6587,
      ADR0 => alu_comp_reg_b_5_6588,
      ADR5 => '1',
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_Q_6602
    );
  alu_comp_reg_a_7_reg_b_7_LessThan_12_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => X"2BBB222B"
    )
    port map (
      ADR4 => alu_comp_reg_b_4_6591,
      ADR2 => N4,
      ADR3 => alu_comp_reg_a_4_6590,
      ADR1 => alu_comp_reg_a_5_6587,
      ADR0 => alu_comp_reg_b_5_6588,
      O => alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_pack_11
    );
  alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => X"08000C080E0C0F0E"
    )
    port map (
      ADR1 => alu_comp_reg_b_7_6583,
      ADR5 => alu_comp_reg_a_7_6582,
      ADR3 => alu_comp_reg_a_7_reg_b_7_LessThan_12_o2_7593,
      ADR0 => alu_comp_reg_b_6_6585,
      ADR4 => alu_comp_reg_a_6_6584,
      ADR2 => ALU_op(0),
      O => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o15_6601
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => X"9999999999999999"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => alu_comp_reg_a_4_6590,
      ADR1 => alu_comp_reg_b_4_6591,
      ADR5 => '1',
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_4_Q_6586
    );
  alu_comp_reg_b_7_reg_a_7_LessThan_13_o12 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => X"B0FB20F2"
    )
    port map (
      ADR2 => alu_comp_reg_a_5_6587,
      ADR3 => alu_comp_reg_b_5_6588,
      ADR4 => alu_comp_reg_b_7_reg_a_7_LessThan_13_o11_0,
      ADR0 => alu_comp_reg_a_4_6590,
      ADR1 => alu_comp_reg_b_4_6591,
      O => alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_pack_10
    );
  alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y4",
      INIT => X"80A8EAFE00000000"
    )
    port map (
      ADR5 => ALU_op(0),
      ADR0 => alu_comp_reg_a_7_6582,
      ADR4 => alu_comp_reg_b_7_6583,
      ADR1 => alu_comp_reg_a_6_6584,
      ADR2 => alu_comp_reg_b_7_reg_a_7_LessThan_13_o2_7592,
      ADR3 => alu_comp_reg_b_6_6585,
      O => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o14_6581
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y5",
      INIT => X"FFFFFFFFFFFBFEFF"
    )
    port map (
      ADR3 => ALU_op(0),
      ADR4 => alu_comp_reg_a_5_6587,
      ADR1 => alu_comp_reg_a_4_6590,
      ADR2 => alu_comp_reg_a_6_6584,
      ADR5 => alu_comp_reg_a_7_6582,
      ADR0 => N8_0,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_6860
    );
  alu_comp_reg_acc_7 : X_LATCHE
    generic map(
      LOC => "SLICE_X5Y5",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_acc_7_CLK,
      I => alu_comp_Alu_op_4_reg_acc_7_Mux_42_o,
      O => alu_comp_reg_acc_7_6792,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2144 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y5",
      INIT => X"AAAAAAAAFF00CCCC"
    )
    port map (
      ADR2 => '1',
      ADR5 => ALU_op(4),
      ADR4 => ALU_op(3),
      ADR3 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2142_6933,
      ADR1 => RAM_Data(7),
      ADR0 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_6860,
      O => alu_comp_Alu_op_4_reg_acc_7_Mux_42_o
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2121 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y5",
      INIT => X"CD00EC00FE00DF00"
    )
    port map (
      ADR3 => ALU_op(4),
      ADR5 => alu_comp_reg_a_6_6584,
      ADR0 => alu_comp_reg_a_5_6587,
      ADR4 => ALU_op(0),
      ADR2 => alu_comp_reg_a_4_6590,
      ADR1 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_6860,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o212
    );
  alu_comp_reg_acc_6 : X_LATCHE
    generic map(
      LOC => "SLICE_X5Y5",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_acc_6_CLK,
      I => alu_comp_Alu_op_4_reg_acc_6_Mux_44_o,
      O => alu_comp_reg_acc_6_6876,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2125 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y5",
      INIT => X"F0FFF0FAF0F5F0F0"
    )
    port map (
      ADR1 => '1',
      ADR3 => ALU_op(4),
      ADR0 => ALU_op(3),
      ADR5 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2123_0,
      ADR4 => RAM_Data(6),
      ADR2 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o212,
      O => alu_comp_Alu_op_4_reg_acc_6_Mux_44_o
    );
  N4_N4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_b_7_reg_a_7_LessThan_13_o11_2198,
      O => alu_comp_reg_b_7_reg_a_7_LessThan_13_o11_0
    );
  alu_comp_reg_a_7_reg_b_7_LessThan_12_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"00AAAAFF00AAAAFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => alu_comp_reg_b_3_6579,
      ADR0 => alu_comp_reg_a_3_6578,
      ADR4 => alu_comp_reg_a_7_reg_b_7_LessThan_12_o1_7596,
      ADR5 => '1',
      O => N4
    );
  alu_comp_reg_b_7_reg_a_7_LessThan_13_o11 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"88EE88EE"
    )
    port map (
      ADR2 => '1',
      ADR1 => alu_comp_reg_b_7_reg_a_7_LessThan_13_o1,
      ADR3 => alu_comp_reg_b_3_6579,
      ADR0 => alu_comp_reg_a_3_6578,
      ADR4 => '1',
      O => alu_comp_reg_b_7_reg_a_7_LessThan_13_o11_2198
    );
  alu_comp_reg_a_7_reg_b_7_LessThan_12_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"22FF0022B2FF00B2"
    )
    port map (
      ADR3 => alu_comp_reg_a_2_6574,
      ADR4 => alu_comp_reg_b_2_6575,
      ADR1 => alu_comp_reg_a_1_6628,
      ADR0 => alu_comp_reg_b_1_6700,
      ADR5 => alu_comp_reg_a_0_6629,
      ADR2 => alu_comp_reg_b_0_6630,
      O => alu_comp_reg_a_7_reg_b_7_LessThan_12_o1_7596
    );
  alu_comp_reg_b_7_reg_a_7_LessThan_13_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"4FFF04FF004F0004"
    )
    port map (
      ADR3 => alu_comp_reg_b_2_6575,
      ADR5 => alu_comp_reg_a_2_6574,
      ADR2 => alu_comp_reg_b_1_6700,
      ADR4 => alu_comp_reg_a_1_6628,
      ADR0 => alu_comp_reg_b_0_6630,
      ADR1 => alu_comp_reg_a_0_6629,
      O => alu_comp_reg_b_7_reg_a_7_LessThan_13_o1
    );
  alu_comp_reg_acc_1 : X_LATCHE
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_acc_1_CLK,
      I => alu_comp_Alu_op_4_reg_acc_1_Mux_54_o,
      O => alu_comp_reg_acc_1_6795,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o225 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"FAFFFAAAF8DDF888"
    )
    port map (
      ADR0 => ALU_op(4),
      ADR5 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_6860,
      ADR1 => alu_comp_reg_a_1_6628,
      ADR3 => ALU_op(3),
      ADR4 => RAM_Data(1),
      ADR2 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o224_7598,
      O => alu_comp_Alu_op_4_reg_acc_1_Mux_54_o
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o224 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"0C0C7F4C00007340"
    )
    port map (
      ADR1 => ALU_op(2),
      ADR2 => ALU_op(1),
      ADR5 => N38_0,
      ADR0 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_1_Q_6908,
      ADR4 => ALU_op(4),
      ADR3 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o221,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o224_7598
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2235_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"F0F0FCF8F0F0F0F0"
    )
    port map (
      ADR1 => ALU_op(2),
      ADR4 => ALU_op(1),
      ADR5 => alu_comp_reg_a_0_6629,
      ADR0 => ALU_op(0),
      ADR3 => alu_comp_reg_b_0_6630,
      ADR2 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2232_0,
      O => N36
    );
  alu_comp_reg_acc_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_acc_0_CLK,
      I => alu_comp_Alu_op_4_reg_acc_0_Mux_56_o,
      O => alu_comp_reg_acc_0_6862,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o2235 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y7",
      INIT => X"FFFAFF50CCFACC50"
    )
    port map (
      ADR3 => ALU_op(4),
      ADR1 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_6860,
      ADR5 => alu_comp_reg_a_0_6629,
      ADR0 => ALU_op(3),
      ADR4 => N36,
      ADR2 => RAM_Data(0),
      O => alu_comp_Alu_op_4_reg_acc_0_Mux_56_o
    );
  dma_top_CurrentState_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_dma_top_CurrentState_FSM_FFd3_CLK,
      I => dma_top_CurrentState_FSM_FFd3_In,
      O => dma_top_CurrentState_FSM_FFd3_6546,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_CurrentState_FSM_FFd3_In3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => X"00CC00CC00CC50CC"
    )
    port map (
      ADR3 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR4 => controlador_CurrentState_FSM_FFd2_6508,
      ADR0 => controlador_CurrentState_FSM_FFd1_6558,
      ADR5 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR2 => controlador_CurrentState_FSM_FFd3_6540,
      ADR1 => dma_top_CurrentState_FSM_FFd3_In2_0,
      O => dma_top_CurrentState_FSM_FFd3_In
    );
  controlador_Mmux_ALU_op6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => X"BBFFAF8EBBDDFFEF"
    )
    port map (
      ADR4 => controlador_Reg_instruct_2_6568,
      ADR5 => controlador_Reg_instruct_1_6599,
      ADR0 => controlador_Reg_instruct_5_6570,
      ADR2 => controlador_Reg_instruct_0_6644,
      ADR3 => controlador_Reg_instruct_4_6569,
      ADR1 => controlador_Reg_instruct_3_6567,
      O => N12
    );
  controlador_Mmux_ALU_op6 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => X"00000000004000C8"
    )
    port map (
      ADR2 => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_2_0,
      ADR4 => N12,
      ADR0 => controlador_Reg_instruct_7_6561,
      ADR3 => controlador_Reg_instruct_6_6560,
      ADR1 => controlador_CurrentState_FSM_FFd1_6558,
      ADR5 => controlador_CurrentState_FSM_FFd3_6540,
      O => ALU_op(2)
    );
  ram_top_periph_ram_contents_ram_6_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0741_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_IN,
      O => ram_top_periph_ram_contents_ram_6(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => X"FFCA0FCAF0CA00CA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_4(1),
      ADR1 => ram_top_periph_ram_contents_ram_5(1),
      ADR4 => ram_top_periph_ram_contents_ram_7(1),
      ADR5 => ram_top_periph_ram_contents_ram_6(1),
      ADR2 => RAM_Addr_0_LogicTrst3_7415,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux1_11_7378
    );
  ram_top_periph_ram_contents_ram_6_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0741_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_IN,
      O => ram_top_periph_ram_contents_ram_6(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0741_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_IN,
      O => ram_top_periph_ram_contents_ram_6(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_6_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0741_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_IN,
      O => ram_top_periph_ram_contents_ram_6(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_48_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1035_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_IN,
      O => ram_top_periph_ram_contents_ram_48(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_48_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1035_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_IN,
      O => ram_top_periph_ram_contents_ram_48(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_48_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1035_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_IN,
      O => ram_top_periph_ram_contents_ram_48(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_48_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1035_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_IN,
      O => ram_top_periph_ram_contents_ram_48(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => X"F0AAF0AACCFFCC00"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_4(3),
      ADR1 => ram_top_periph_ram_contents_ram_5(3),
      ADR2 => ram_top_periph_ram_contents_ram_7(3),
      ADR0 => ram_top_periph_ram_contents_ram_6(3),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux3_11_7386
    );
  ram_top_periph_ram_contents_ram_4_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0727_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_IN,
      O => ram_top_periph_ram_contents_ram_4(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_125 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"F5EEA0EEF544A044"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_48(1),
      ADR4 => ram_top_periph_ram_contents_ram_49(1),
      ADR2 => ram_top_periph_ram_contents_ram_51(1),
      ADR5 => ram_top_periph_ram_contents_ram_50(1),
      ADR3 => RAM_Addr_0_LogicTrst3_7415,
      ADR0 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux1_125_7523
    );
  ram_top_periph_ram_contents_ram_4_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0727_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_IN,
      O => ram_top_periph_ram_contents_ram_4(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0741_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"0000000000020000"
    )
    port map (
      ADR0 => RAM_Addr(1),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(3),
      ADR5 => RAM_Addr(0),
      ADR2 => RAM_Addr(5),
      ADR3 => RAM_Addr(4),
      O => ram_top_periph_ram_n0741_inv
    );
  ram_top_periph_ram_n1147_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"0000000000000001"
    )
    port map (
      ADR4 => RAM_Addr(3),
      ADR3 => RAM_Addr(1),
      ADR1 => RAM_Addr(0),
      ADR0 => RAM_Addr(2),
      ADR5 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n1147_inv
    );
  RAM_Data_7_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"FC0CFC0C00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => RAM_Addr(4),
      ADR2 => RAM_Addr(5),
      ADR1 => ram_top_periph_ram_mux7_7_6846,
      ADR3 => ram_top_periph_ram_mux7_8_6843,
      O => RAM_Data_7_LogicTrst3_6880
    );
  RS232_PHY_Data_FF_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_7_CLK,
      I => TX_data(7),
      O => RS232_PHY_Data_FF(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data81 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"F0F0F000F0F0C000"
    )
    port map (
      ADR0 => '1',
      ADR2 => dma_top_Mmux_TX_Data11,
      ADR3 => RAM_OE,
      ADR4 => RAM_Data_7_LogicTrst1_6844,
      ADR5 => RAM_Data_7_LogicTrst2_6879,
      ADR1 => RAM_Data_7_LogicTrst3_6880,
      O => TX_data(7)
    );
  RAM_Data_6_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"CC44CC4488008800"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => RAM_Addr(4),
      ADR0 => RAM_Addr(5),
      ADR5 => ram_top_periph_ram_mux6_7_6836,
      ADR3 => ram_top_periph_ram_mux6_8_6833,
      O => RAM_Data_6_LogicTrst3_6878
    );
  RS232_PHY_Data_FF_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_6_CLK,
      I => TX_data(6),
      O => RS232_PHY_Data_FF(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data71 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => X"FC00EC00FC00EC00"
    )
    port map (
      ADR5 => '1',
      ADR3 => dma_top_Mmux_TX_Data11,
      ADR2 => RAM_OE,
      ADR1 => RAM_Data_6_LogicTrst1_6834,
      ADR0 => RAM_Data_6_LogicTrst2_6877,
      ADR4 => RAM_Data_6_LogicTrst3_6878,
      O => TX_data(6)
    );
  ram_top_periph_ram_contents_ram_16_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0811_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_IN,
      O => ram_top_periph_ram_contents_ram_16(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_16_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0811_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_IN,
      O => ram_top_periph_ram_contents_ram_16(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_16_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0811_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_IN,
      O => ram_top_periph_ram_contents_ram_16(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_16_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0811_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_IN,
      O => ram_top_periph_ram_contents_ram_16(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0867_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"0000000000001000"
    )
    port map (
      ADR2 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR0 => RAM_Addr(1),
      ADR5 => RAM_Addr(0),
      ADR1 => RAM_Addr(5),
      ADR3 => RAM_Addr(4),
      O => ram_top_periph_ram_n0867_inv
    );
  ram_top_periph_ram_contents_ram_25_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0874_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_IN,
      O => ram_top_periph_ram_contents_ram_25(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_6 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"EE44EE44F5F5A0A0"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_6946,
      ADR0 => RAM_Addr_2_LogicTrst3_6947,
      ADR1 => ram_top_periph_ram_mux4_111_7601,
      ADR3 => ram_top_periph_ram_mux4_12_7388,
      ADR2 => ram_top_periph_ram_mux4_11_7389,
      ADR4 => ram_top_periph_ram_mux4_10_7390,
      O => ram_top_periph_ram_mux4_6_6806
    );
  ram_top_periph_ram_contents_ram_25_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0874_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_IN,
      O => ram_top_periph_ram_contents_ram_25(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_4_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"AFABAFABAEAAAEAA"
    )
    port map (
      ADR4 => '1',
      ADR0 => ram_top_gp_ram_n0025_4_0,
      ADR1 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      ADR3 => ram_top_periph_ram_mux4_71_6803,
      ADR5 => ram_top_periph_ram_mux4_6_6806,
      O => RAM_Data_4_LogicTrst2_6872
    );
  ram_top_periph_ram_contents_ram_25_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0874_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_IN,
      O => ram_top_periph_ram_contents_ram_25(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_111 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"F0F0FF00AAAACCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_8(4),
      ADR0 => ram_top_periph_ram_contents_ram_9(4),
      ADR2 => ram_top_periph_ram_contents_ram_11(4),
      ADR3 => ram_top_periph_ram_contents_ram_10(4),
      ADR5 => RAM_Addr_1_LogicTrst34,
      ADR4 => RAM_Addr_0_LogicTrst34,
      O => ram_top_periph_ram_mux4_111_7601
    );
  ram_top_periph_ram_contents_ram_25_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0874_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_IN,
      O => ram_top_periph_ram_contents_ram_25(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3_5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"FFFFFFF3CCC0FFF3"
    )
    port map (
      ADR0 => '1',
      ADR5 => dma_top_data_count(0),
      ADR1 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR2 => RAM_Addr_0_LogicTrst,
      ADR3 => RAM_Addr_0_LogicTrst1_7407,
      ADR4 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_0_LogicTrst34
    );
  ram_top_periph_ram_contents_ram_27_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0888_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_IN,
      O => ram_top_periph_ram_contents_ram_27(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_27_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0888_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_IN,
      O => ram_top_periph_ram_contents_ram_27(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_27_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0888_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_IN,
      O => ram_top_periph_ram_contents_ram_27(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_6 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"FE76DC54BA329810"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_6946,
      ADR0 => RAM_Addr_2_LogicTrst3_6947,
      ADR5 => ram_top_periph_ram_mux6_111_7393,
      ADR3 => ram_top_periph_ram_mux6_12_7394,
      ADR4 => ram_top_periph_ram_mux6_11_7395,
      ADR2 => ram_top_periph_ram_mux6_10_7396,
      O => ram_top_periph_ram_mux6_6_6835
    );
  ram_top_periph_ram_contents_ram_27_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0888_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_IN,
      O => ram_top_periph_ram_contents_ram_27(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_6_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"FF00FF00FFDDFF88"
    )
    port map (
      ADR2 => '1',
      ADR3 => ram_top_gp_ram_n0025_6_0,
      ADR0 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      ADR1 => ram_top_periph_ram_mux6_71_6832,
      ADR4 => ram_top_periph_ram_mux6_6_6835,
      O => RAM_Data_6_LogicTrst2_6877
    );
  ram_top_periph_ram_contents_ram_17_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0818_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_IN,
      O => ram_top_periph_ram_contents_ram_17(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_122 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"FA0AFA0AFCFC0C0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_24(7),
      ADR0 => ram_top_periph_ram_contents_ram_25(7),
      ADR3 => ram_top_periph_ram_contents_ram_27(7),
      ADR4 => ram_top_periph_ram_contents_ram_26(7),
      ADR5 => RAM_Addr_0_LogicTrst35,
      ADR2 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux7_122_7551
    );
  ram_top_periph_ram_contents_ram_17_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0818_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_IN,
      O => ram_top_periph_ram_contents_ram_17(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_13 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"CFCFC0C0FA0AFA0A"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_28(7),
      ADR3 => ram_top_periph_ram_contents_ram_29(7),
      ADR1 => ram_top_periph_ram_contents_ram_31(7),
      ADR4 => ram_top_periph_ram_contents_ram_30(7),
      ADR2 => RAM_Addr_0_LogicTrst34,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux7_13_7474
    );
  ram_top_periph_ram_contents_ram_17_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0818_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_IN,
      O => ram_top_periph_ram_contents_ram_17(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"EEF5EEA044F544A0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_4(6),
      ADR2 => ram_top_periph_ram_contents_ram_5(6),
      ADR5 => ram_top_periph_ram_contents_ram_7(6),
      ADR1 => ram_top_periph_ram_contents_ram_6(6),
      ADR0 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux6_11_7395
    );
  ram_top_periph_ram_contents_ram_17_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0818_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_IN,
      O => ram_top_periph_ram_contents_ram_17(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y19",
      INIT => X"AAAAFF00F0F0CCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_4(4),
      ADR3 => ram_top_periph_ram_contents_ram_5(4),
      ADR0 => ram_top_periph_ram_contents_ram_7(4),
      ADR2 => ram_top_periph_ram_contents_ram_6(4),
      ADR5 => RAM_Addr_0_LogicTrst31,
      ADR4 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux4_11_7389
    );
  ram_top_periph_ram_mux6_121 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_20(6),
      ADR5 => ram_top_periph_ram_contents_ram_21(6),
      ADR1 => ram_top_periph_ram_contents_ram_23(6),
      ADR0 => ram_top_periph_ram_contents_ram_22(6),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux6_121_7546
    );
  ram_top_periph_ram_mux7_121 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"EF2FEC2CE323E020"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_20(7),
      ADR5 => ram_top_periph_ram_contents_ram_21(7),
      ADR3 => ram_top_periph_ram_contents_ram_23(7),
      ADR0 => ram_top_periph_ram_contents_ram_22(7),
      ADR1 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux7_121_7552
    );
  ram_top_periph_ram_contents_ram_5_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0734_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_IN,
      O => ram_top_periph_ram_contents_ram_5(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"FFCA0FCAF0CA00CA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_12(4),
      ADR1 => ram_top_periph_ram_contents_ram_13(4),
      ADR4 => ram_top_periph_ram_contents_ram_15(4),
      ADR5 => ram_top_periph_ram_contents_ram_14(4),
      ADR2 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux4_12_7388
    );
  ram_top_periph_ram_contents_ram_54_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1077_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_IN,
      O => ram_top_periph_ram_contents_ram_54(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"EFEAE5E04F4A4540"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_12(7),
      ADR4 => ram_top_periph_ram_contents_ram_13(7),
      ADR5 => ram_top_periph_ram_contents_ram_15(7),
      ADR1 => ram_top_periph_ram_contents_ram_14(7),
      ADR0 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux7_12_7397
    );
  ram_top_periph_ram_contents_ram_54_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1077_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_IN,
      O => ram_top_periph_ram_contents_ram_54(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_131 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"FF55D8D8AA00D8D8"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_44(5),
      ADR5 => ram_top_periph_ram_contents_ram_45(5),
      ADR3 => ram_top_periph_ram_contents_ram_47(5),
      ADR1 => ram_top_periph_ram_contents_ram_46(5),
      ADR0 => RAM_Addr_1_LogicTrst34,
      ADR4 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux5_131_7542
    );
  ram_top_periph_ram_contents_ram_54_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1077_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_IN,
      O => ram_top_periph_ram_contents_ram_54(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_54_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1077_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_IN,
      O => ram_top_periph_ram_contents_ram_54(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_12 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"FFCCF0AA00CCF0AA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_12(6),
      ADR2 => ram_top_periph_ram_contents_ram_13(6),
      ADR5 => ram_top_periph_ram_contents_ram_15(6),
      ADR1 => ram_top_periph_ram_contents_ram_14(6),
      ADR3 => RAM_Addr_0_LogicTrst33,
      ADR4 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux6_12_7394
    );
  ram_top_periph_ram_contents_ram_14_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0797_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_IN,
      O => ram_top_periph_ram_contents_ram_14(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0797_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_IN,
      O => ram_top_periph_ram_contents_ram_14(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0797_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_IN,
      O => ram_top_periph_ram_contents_ram_14(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_113 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"F0AAFFCCF0AA00CC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_32(5),
      ADR5 => ram_top_periph_ram_contents_ram_33(5),
      ADR2 => ram_top_periph_ram_contents_ram_35(5),
      ADR0 => ram_top_periph_ram_contents_ram_34(5),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux5_113_7602
    );
  ram_top_periph_ram_contents_ram_14_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0797_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_IN,
      O => ram_top_periph_ram_contents_ram_14(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_71 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"FDEC7564B9A83120"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_6946,
      ADR0 => RAM_Addr_2_LogicTrst3_6947,
      ADR5 => ram_top_periph_ram_mux5_124_7541,
      ADR4 => ram_top_periph_ram_mux5_131_7542,
      ADR2 => ram_top_periph_ram_mux5_123_7543,
      ADR3 => ram_top_periph_ram_mux5_113_7602,
      O => ram_top_periph_ram_mux5_71_6813
    );
  ram_top_periph_ram_contents_ram_28_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0895_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_IN,
      O => ram_top_periph_ram_contents_ram_28(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_28_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0895_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_IN,
      O => ram_top_periph_ram_contents_ram_28(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_28_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0895_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_IN,
      O => ram_top_periph_ram_contents_ram_28(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  rom_comp_n0680_8_rom_comp_n0680_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(8),
      O => rom_comp_n0680_8_0
    );
  rom_comp_Mram_n06808_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y2"
    )
    port map (
      IA => rom_comp_Mram_n06808_f71,
      IB => rom_comp_Mram_n06808_f7_2576,
      O => rom_comp_n0680(8),
      SEL => ROM_Addr(7)
    );
  rom_comp_Mram_n06808_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y2"
    )
    port map (
      IA => rom_comp_Mram_n068083_2577,
      IB => rom_comp_Mram_n068082_2585,
      O => rom_comp_Mram_n06808_f71,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n06808_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y2"
    )
    port map (
      IA => rom_comp_Mram_n068081_2593,
      IB => rom_comp_Mram_n06808_2601,
      O => rom_comp_Mram_n06808_f7_2576,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n068083 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"20450802400000C3"
    )
    port map (
      ADR3 => ROM_Addr_2_0,
      ADR2 => ROM_Addr_4_0,
      ADR1 => ROM_Addr(3),
      ADR4 => ROM_Addr_0_0,
      ADR0 => ROM_Addr(5),
      ADR5 => ROM_Addr(1),
      O => rom_comp_Mram_n068083_2577
    );
  rom_comp_Mram_n068082 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"4088C0820C288205"
    )
    port map (
      ADR0 => ROM_Addr_2_0,
      ADR1 => ROM_Addr(1),
      ADR4 => ROM_Addr(3),
      ADR5 => ROM_Addr(5),
      ADR3 => ROM_Addr_0_0,
      ADR2 => ROM_Addr_4_0,
      O => rom_comp_Mram_n068082_2585
    );
  rom_comp_Mram_n068081 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"1810904083802304"
    )
    port map (
      ADR2 => ROM_Addr(1),
      ADR5 => ROM_Addr(3),
      ADR0 => ROM_Addr(5),
      ADR1 => ROM_Addr_2_0,
      ADR3 => ROM_Addr_4_0,
      ADR4 => ROM_Addr_0_0,
      O => rom_comp_Mram_n068081_2593
    );
  rom_comp_Mram_n06808 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"0000000008000C01"
    )
    port map (
      ADR5 => ROM_Addr_2_0,
      ADR2 => ROM_Addr(5),
      ADR1 => ROM_Addr(3),
      ADR3 => ROM_Addr(1),
      ADR4 => ROM_Addr_4_0,
      ADR0 => ROM_Addr_0_0,
      O => rom_comp_Mram_n06808_2601
    );
  rom_comp_n0680_10_rom_comp_n0680_10_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(10),
      O => rom_comp_n0680_10_0
    );
  rom_comp_Mram_n06804_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y3"
    )
    port map (
      IA => rom_comp_Mram_n06804_f71,
      IB => rom_comp_Mram_n06804_f7_2610,
      O => rom_comp_n0680(10),
      SEL => ROM_Addr(7)
    );
  rom_comp_Mram_n06804_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y3"
    )
    port map (
      IA => rom_comp_Mram_n068043_2611,
      IB => rom_comp_Mram_n068042_2619,
      O => rom_comp_Mram_n06804_f71,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n06804_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y3"
    )
    port map (
      IA => rom_comp_Mram_n068041_2627,
      IB => rom_comp_Mram_n06804_2635,
      O => rom_comp_Mram_n06804_f7_2610,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n068044 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"400704652C903620"
    )
    port map (
      ADR5 => ROM_Addr(5),
      ADR3 => ROM_Addr_4_0,
      ADR1 => ROM_Addr_2_0,
      ADR0 => ROM_Addr(3),
      ADR2 => ROM_Addr_0_0,
      ADR4 => ROM_Addr(1),
      O => rom_comp_Mram_n068043_2611
    );
  rom_comp_Mram_n068043 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"1004061460448003"
    )
    port map (
      ADR1 => ROM_Addr_2_0,
      ADR3 => ROM_Addr(1),
      ADR5 => ROM_Addr(3),
      ADR4 => ROM_Addr(5),
      ADR0 => ROM_Addr_0_0,
      ADR2 => ROM_Addr_4_0,
      O => rom_comp_Mram_n068042_2619
    );
  rom_comp_Mram_n068042 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"1483422004B84606"
    )
    port map (
      ADR4 => ROM_Addr(3),
      ADR3 => ROM_Addr(5),
      ADR2 => ROM_Addr_2_0,
      ADR1 => ROM_Addr_4_0,
      ADR0 => ROM_Addr(1),
      ADR5 => ROM_Addr_0_0,
      O => rom_comp_Mram_n068041_2627
    );
  rom_comp_Mram_n068041 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => X"004000AF0024008A"
    )
    port map (
      ADR3 => ROM_Addr(5),
      ADR4 => ROM_Addr(1),
      ADR0 => ROM_Addr(3),
      ADR5 => ROM_Addr_0_0,
      ADR1 => ROM_Addr_4_0,
      ADR2 => ROM_Addr_2_0,
      O => rom_comp_Mram_n06804_2635
    );
  RS232_PHY_Shift_i_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_i_0_CLK,
      I => RS232_PHY_Shift_Result(0),
      O => RS232_PHY_Shift_i(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mcount_i_xor_0_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Shift_i(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Shift_Result(0)
    );
  controlador_Reg_instruct_7_controlador_Reg_instruct_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(2),
      O => alu_comp_n0225_2_0
    );
  controlador_Reg_instruct_7_controlador_Reg_instruct_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(1),
      O => alu_comp_n0225_1_0
    );
  controlador_Reg_instruct_7_controlador_Reg_instruct_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_1_Q,
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_1_0
    );
  controlador_Reg_instruct_7 : X_LATCHE
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_instruct_7_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_7_IN,
      O => controlador_Reg_instruct_7_6561,
      RST => GND,
      SET => GND
    );
  alu_comp_n0225_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"0000101000001010"
    )
    port map (
      ADR3 => '1',
      ADR2 => ALU_op(2),
      ADR1 => ALU_op(4),
      ADR0 => ALU_op(1),
      ADR4 => ALU_op(3),
      ADR5 => '1',
      O => alu_comp_n0225(5)
    );
  alu_comp_n0225_2_1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"31310404"
    )
    port map (
      ADR3 => '1',
      ADR2 => ALU_op(2),
      ADR1 => ALU_op(4),
      ADR0 => ALU_op(1),
      ADR4 => ALU_op(3),
      O => alu_comp_n0225(2)
    );
  controlador_Reg_instruct_6 : X_LATCHE
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_instruct_6_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_6_IN,
      O => controlador_Reg_instruct_6_6560,
      RST => GND,
      SET => GND
    );
  alu_comp_n0225_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"0001100000011000"
    )
    port map (
      ADR0 => ALU_op(3),
      ADR1 => ALU_op(4),
      ADR4 => ALU_op(0),
      ADR3 => ALU_op(1),
      ADR2 => ALU_op(2),
      ADR5 => '1',
      O => alu_comp_n0225(3)
    );
  alu_comp_n0225_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"07222622"
    )
    port map (
      ADR0 => ALU_op(3),
      ADR1 => ALU_op(4),
      ADR4 => ALU_op(0),
      ADR3 => ALU_op(1),
      ADR2 => ALU_op(2),
      O => alu_comp_n0225(1)
    );
  controlador_Reg_instruct_5 : X_LATCHE
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_instruct_5_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_5_IN,
      O => controlador_Reg_instruct_5_6570,
      RST => GND,
      SET => GND
    );
  controlador_Mram_Reg_instruct_5_GND_14_o_wide_mux_0_OUT31 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"0000030300000303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => controlador_Reg_instruct_3_6567,
      ADR4 => controlador_Reg_instruct_5_6570,
      ADR1 => controlador_Reg_instruct_4_6569,
      ADR5 => '1',
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_3_Q
    );
  controlador_Mram_Reg_instruct_5_GND_14_o_wide_mux_0_OUT111 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"00001300"
    )
    port map (
      ADR3 => controlador_Reg_instruct_1_6599,
      ADR0 => controlador_Reg_instruct_2_6568,
      ADR2 => controlador_Reg_instruct_3_6567,
      ADR4 => controlador_Reg_instruct_5_6570,
      ADR1 => controlador_Reg_instruct_4_6569,
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_1_Q
    );
  controlador_Reg_instruct_4 : X_LATCHE
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_instruct_4_CLK,
      I => NlwBufferSignal_controlador_Reg_instruct_4_IN,
      O => controlador_Reg_instruct_4_6569,
      RST => GND,
      SET => GND
    );
  controlador_Mmux_ALU_op71 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => X"0003000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => controlador_Reg_instruct_6_6560,
      ADR1 => controlador_Reg_instruct_7_6561,
      ADR5 => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_3_Q,
      ADR4 => controlador_CurrentState_FSM_FFd1_6558,
      ADR2 => controlador_CurrentState_FSM_FFd3_6540,
      O => ALU_op(3)
    );
  controlador_Reg_operand_7 : X_LATCHE
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_operand_7_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_7_IN,
      O => controlador_Reg_operand_7_6692,
      RST => GND,
      SET => GND
    );
  controlador_Reg_operand_6 : X_LATCHE
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_operand_6_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_6_IN,
      O => controlador_Reg_operand_6_6690,
      RST => GND,
      SET => GND
    );
  RAM_Data_3_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"0000000000000800"
    )
    port map (
      ADR1 => alu_comp_reg_acc_3_6818,
      ADR4 => ALU_op(3),
      ADR0 => ALU_op(2),
      ADR2 => ALU_op(1),
      ADR3 => ALU_op(4),
      ADR5 => ALU_op(0),
      O => RAM_Data_3_LogicTrst
    );
  controlador_Reg_operand_5 : X_LATCHE
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_operand_5_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_5_IN,
      O => controlador_Reg_operand_5_6689,
      RST => GND,
      SET => GND
    );
  RAM_Data_3_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"FFFEFFFCFFFAFFF0"
    )
    port map (
      ADR0 => controlador_Reg_operand_3_6687,
      ADR5 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR1 => Data_out(3),
      ADR4 => controlador_CurrentState_2_PWR_93_o_Mux_207_o,
      ADR3 => RAM_Data_3_LogicTrst,
      ADR2 => RAM_Data_0_LogicTrst3_6944,
      O => RAM_Data_3_LogicTrst1_6800
    );
  controlador_Reg_operand_4 : X_LATCHE
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_operand_4_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_4_IN,
      O => controlador_Reg_operand_4_6688,
      RST => GND,
      SET => GND
    );
  alu_comp_Alu_op_4_reg_a_3_Mux_68_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y6",
      INIT => X"FF00FF00FFFFE0E0"
    )
    port map (
      ADR5 => ALU_op(2),
      ADR2 => RAM_OE,
      ADR1 => RAM_Data_3_LogicTrst2_6870,
      ADR0 => RAM_Data_3_LogicTrst3_6871,
      ADR4 => RAM_Data_3_LogicTrst1_6800,
      ADR3 => alu_comp_reg_acc_3_6818,
      O => alu_comp_Alu_op_4_reg_a_3_Mux_68_o
    );
  alu_comp_reg_acc_3 : X_LATCHE
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_acc_3_CLK,
      I => alu_comp_Alu_op_4_reg_acc_3_Mux_50_o,
      O => alu_comp_reg_acc_3_6818,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o265 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"FFFAFF50EEFACC50"
    )
    port map (
      ADR3 => ALU_op(4),
      ADR1 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_6860,
      ADR5 => alu_comp_reg_a_3_6578,
      ADR0 => ALU_op(3),
      ADR2 => RAM_Data(3),
      ADR4 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o263,
      O => alu_comp_Alu_op_4_reg_acc_3_Mux_50_o
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o264 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"03A333A300A030A0"
    )
    port map (
      ADR2 => ALU_op(2),
      ADR3 => ALU_op(1),
      ADR0 => N42_0,
      ADR4 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_Q_6577,
      ADR1 => ALU_op(4),
      ADR5 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o261,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o263
    );
  alu_comp_reg_acc_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_reg_acc_2_CLK,
      I => alu_comp_Alu_op_4_reg_acc_2_Mux_52_o,
      O => alu_comp_reg_acc_2_6867,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o245 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"FEBAFEBAFEBADC10"
    )
    port map (
      ADR0 => ALU_op(4),
      ADR5 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_6860,
      ADR4 => alu_comp_reg_a_2_6574,
      ADR1 => ALU_op(3),
      ADR2 => RAM_Data(2),
      ADR3 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o243,
      O => alu_comp_Alu_op_4_reg_acc_2_Mux_52_o
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o244 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y7",
      INIT => X"22222E2E0F000F00"
    )
    port map (
      ADR5 => ALU_op(2),
      ADR1 => ALU_op(1),
      ADR0 => N40_0,
      ADR4 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_2_Q_6573,
      ADR2 => ALU_op(4),
      ADR3 => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o241,
      O => alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o243
    );
  RS232_PHY_Data_FF_3_RS232_PHY_Data_FF_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N40,
      O => N40_0
    );
  RAM_Data_3_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"CC00CC00CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      ADR4 => ram_top_periph_ram_mux3_7_6802,
      ADR3 => ram_top_periph_ram_mux3_8_6799,
      O => RAM_Data_3_LogicTrst3_6871
    );
  RS232_PHY_Data_FF_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_3_CLK,
      I => TX_data(3),
      O => RS232_PHY_Data_FF(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"FFCC0000FFC00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => dma_top_Mmux_TX_Data11,
      ADR1 => RAM_OE,
      ADR3 => RAM_Data_3_LogicTrst1_6800,
      ADR2 => RAM_Data_3_LogicTrst2_6870,
      ADR5 => RAM_Data_3_LogicTrst3_6871,
      O => TX_data(3)
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"AAAA5555AAAA5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => alu_comp_reg_a_2_6574,
      ADR0 => alu_comp_reg_b_2_6575,
      ADR5 => '1',
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_2_Q_6573
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o244_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y8",
      INIT => X"EEEE0088"
    )
    port map (
      ADR2 => '1',
      ADR1 => ALU_op(0),
      ADR3 => ALU_op(4),
      ADR4 => alu_comp_reg_a_2_6574,
      ADR0 => alu_comp_reg_b_2_6575,
      O => N40
    );
  RAM_Addr_6_LogicTrst_RAM_Addr_6_LogicTrst_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(6),
      O => RAM_Addr_6_0
    );
  RAM_Addr_6_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"CC88C4804C084400"
    )
    port map (
      ADR1 => controlador_Reg_instruct_5_6570,
      ADR0 => controlador_Reg_instruct_2_6568,
      ADR2 => controlador_Reg_instruct_0_6644,
      ADR4 => controlador_Reg_operand_6_6690,
      ADR5 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_6_0,
      ADR3 => alu_comp_Index_Reg_6_6729,
      O => RAM_Addr_6_LogicTrst
    );
  RAM_Addr_7_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"CCFF0033CCFF0033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR3 => dma_top_n0170_inv,
      ADR4 => RAM_Addr_7_LogicTrst1_7609,
      ADR5 => '1',
      O => RAM_Addr(7)
    );
  RAM_Addr_6_LogicTrst3 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"88BB88BB"
    )
    port map (
      ADR2 => '1',
      ADR0 => RAM_Addr_6_LogicTrst1_7607,
      ADR1 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR3 => dma_top_n0170_inv,
      ADR4 => '1',
      O => RAM_Addr(6)
    );
  RAM_Addr_7_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"FFFFFFFFFA000A00"
    )
    port map (
      ADR1 => '1',
      ADR3 => RAM_OELogicTrst1,
      ADR2 => controlador_Reg_instruct_3_6567,
      ADR0 => controlador_Reg_operand_7_6692,
      ADR4 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_0,
      ADR5 => RAM_Addr_7_LogicTrst,
      O => RAM_Addr_7_LogicTrst1_7609
    );
  RAM_Addr_6_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y11",
      INIT => X"FAF8FAF8F0F8F0F8"
    )
    port map (
      ADR4 => '1',
      ADR0 => RAM_OELogicTrst1,
      ADR3 => controlador_Reg_instruct_3_6567,
      ADR1 => controlador_Reg_operand_6_6690,
      ADR5 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_6_0,
      ADR2 => RAM_Addr_6_LogicTrst,
      O => RAM_Addr_6_LogicTrst1_7607
    );
  ram_top_periph_ram_mux2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => X"CCF0AAFFCCF0AA00"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_4(2),
      ADR2 => ram_top_periph_ram_contents_ram_5(2),
      ADR1 => ram_top_periph_ram_contents_ram_7(2),
      ADR0 => ram_top_periph_ram_contents_ram_6(2),
      ADR4 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux2_11_7383
    );
  ram_top_periph_ram_contents_ram_5_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0734_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_IN,
      O => ram_top_periph_ram_contents_ram_5(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_3_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"CCFFC0F3CCFFC0F3"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR2 => RAM_Addr_3_LogicTrst,
      ADR4 => RAM_Addr_3_LogicTrst1_7612,
      ADR3 => dma_top_n0170_inv,
      O => RAM_Addr_3_LogicTrst3_6946
    );
  RAM_Addr_3_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"F0C0A0C050C000C0"
    )
    port map (
      ADR4 => controlador_Reg_operand_3_6687,
      ADR0 => controlador_Reg_instruct_0_6644,
      ADR3 => controlador_Reg_instruct_2_6568,
      ADR2 => controlador_Reg_instruct_5_6570,
      ADR1 => alu_comp_Index_Reg_3_6723,
      ADR5 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_3_0,
      O => RAM_Addr_3_LogicTrst1_7612
    );
  RAM_Addr_3_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"AAAAFFFFAA00FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR5 => RAM_Addr_3_LogicTrst,
      ADR3 => RAM_Addr_3_LogicTrst1_7612,
      ADR4 => dma_top_n0170_inv,
      O => RAM_Addr(3)
    );
  ram_top_periph_ram_contents_ram_49_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1042_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_IN,
      O => ram_top_periph_ram_contents_ram_49(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_3_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"0000300000002200"
    )
    port map (
      ADR0 => controlador_Reg_operand_3_6687,
      ADR5 => controlador_Reg_instruct_3_6567,
      ADR3 => controlador_Reg_instruct_4_6569,
      ADR4 => controlador_Reg_instruct_2_6568,
      ADR1 => controlador_Reg_instruct_5_6570,
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_3_0,
      O => RAM_Addr_3_LogicTrst
    );
  INV_ram_top_gp_ram_Mram_contents_ram4_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram4_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram4_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram4_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_BWE1
    );
  ram_top_gp_ram_n0025_3_ram_top_gp_ram_n0025_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(3),
      O => ram_top_gp_ram_n0025_3_0
    );
  ram_top_gp_ram_Mram_contents_ram4_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y14"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram4_F7_B_2836,
      IB => ram_top_gp_ram_Mram_contents_ram4_F7_A_2844,
      O => ram_top_gp_ram_n0025(3),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram4_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X6Y14"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram4_D_2842,
      IB => ram_top_gp_ram_Mram_contents_ram4_C_2850,
      O => ram_top_gp_ram_Mram_contents_ram4_F7_B_2836,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram4_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X6Y14"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram4_B_2858,
      IB => ram_top_gp_ram_Mram_contents_ram4_A_2866,
      O => ram_top_gp_ram_Mram_contents_ram4_F7_A_2844,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram4_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram4_D_2842,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE1,
      WE2 => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram4_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram4_C_2850,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram4_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram4_B_2858,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_3_INV_ram_top_gp_ram_Mram_contents_ram4_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram4_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram4_A_2866,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  RAM_Addr_0_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"EF004F00E0004000"
    )
    port map (
      ADR1 => controlador_Reg_operand_0_6682,
      ADR0 => controlador_Reg_instruct_0_6644,
      ADR2 => controlador_Reg_instruct_2_6568,
      ADR3 => controlador_Reg_instruct_5_6570,
      ADR5 => alu_comp_Index_Reg_0_6716,
      ADR4 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_0_0,
      O => RAM_Addr_0_LogicTrst1_7407
    );
  ram_top_periph_ram_contents_ram_5_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0734_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_IN,
      O => ram_top_periph_ram_contents_ram_5(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"FFF0FCF0FFFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => dma_top_data_count(0),
      ADR3 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR1 => RAM_Addr_0_LogicTrst,
      ADR4 => RAM_Addr_0_LogicTrst1_7407,
      ADR5 => dma_top_n0170_inv,
      O => RAM_Addr(0)
    );
  ram_top_periph_ram_contents_ram_53_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1070_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_IN,
      O => ram_top_periph_ram_contents_ram_53(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1070_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_IN,
      O => ram_top_periph_ram_contents_ram_53(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1070_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_IN,
      O => ram_top_periph_ram_contents_ram_53(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_53_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1070_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_IN,
      O => ram_top_periph_ram_contents_ram_53(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0727_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"0000000000000004"
    )
    port map (
      ADR4 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0727_inv
    );
  ram_top_periph_ram_contents_ram_9_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0762_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_IN,
      O => ram_top_periph_ram_contents_ram_9(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_9_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0762_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_IN,
      O => ram_top_periph_ram_contents_ram_9(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_9_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0762_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_IN,
      O => ram_top_periph_ram_contents_ram_9(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1105_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"0040000000000000"
    )
    port map (
      ADR5 => RAM_Addr(1),
      ADR0 => RAM_Addr(2),
      ADR3 => RAM_Addr(0),
      ADR2 => RAM_Addr(3),
      ADR4 => RAM_Addr(5),
      ADR1 => RAM_Addr(4),
      O => ram_top_periph_ram_n1105_inv
    );
  ram_top_periph_ram_contents_ram_9_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0762_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_IN,
      O => ram_top_periph_ram_contents_ram_9(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0902_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y17",
      INIT => X"0020000000000000"
    )
    port map (
      ADR0 => RAM_Addr(0),
      ADR5 => RAM_Addr(2),
      ADR3 => RAM_Addr(1),
      ADR2 => RAM_Addr(3),
      ADR1 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n0902_inv
    );
  INV_ram_top_gp_ram_Mram_contents_ram7_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram7_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram7_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram7_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_BWE1
    );
  ram_top_gp_ram_n0025_6_ram_top_gp_ram_n0025_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(6),
      O => ram_top_gp_ram_n0025_6_0
    );
  ram_top_gp_ram_Mram_contents_ram7_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y18"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram7_F7_B_2934,
      IB => ram_top_gp_ram_Mram_contents_ram7_F7_A_2942,
      O => ram_top_gp_ram_n0025(6),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram7_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X6Y18"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram7_D_2940,
      IB => ram_top_gp_ram_Mram_contents_ram7_C_2948,
      O => ram_top_gp_ram_Mram_contents_ram7_F7_B_2934,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram7_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X6Y18"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram7_B_2956,
      IB => ram_top_gp_ram_Mram_contents_ram7_A_2964,
      O => ram_top_gp_ram_Mram_contents_ram7_F7_A_2942,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram7_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram7_D_2940,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE1,
      WE2 => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram7_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram7_C_2948,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram7_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram7_B_2956,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_6_INV_ram_top_gp_ram_Mram_contents_ram7_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram7_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y18",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram7_A_2964,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_periph_ram_contents_ram_4_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0727_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_IN,
      O => ram_top_periph_ram_contents_ram_4(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_4_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0727_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_IN,
      O => ram_top_periph_ram_contents_ram_4(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_4_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0727_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_IN,
      O => ram_top_periph_ram_contents_ram_4(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_112 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"FAFCFA0C0AFC0A0C"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_17(7),
      ADR5 => ram_top_periph_ram_contents_ram_19(7),
      ADR0 => ram_top_periph_ram_contents_ram_18(7),
      ADR1 => ram_top_periph_ram_contents_ram_16(7),
      ADR2 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux7_112_7613
    );
  ram_top_periph_ram_contents_ram_4_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0727_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_IN,
      O => ram_top_periph_ram_contents_ram_4(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_7 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y19",
      INIT => X"FCAFFCA00CAF0CA0"
    )
    port map (
      ADR3 => RAM_Addr_3_LogicTrst3_6946,
      ADR2 => RAM_Addr_2_LogicTrst3_6947,
      ADR1 => ram_top_periph_ram_mux7_122_7551,
      ADR0 => ram_top_periph_ram_mux7_121_7552,
      ADR5 => ram_top_periph_ram_mux7_13_7474,
      ADR4 => ram_top_periph_ram_mux7_112_7613,
      O => ram_top_periph_ram_mux7_7_6846
    );
  ram_top_periph_ram_contents_ram_21_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0846_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_IN,
      O => ram_top_periph_ram_contents_ram_21(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0846_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_IN,
      O => ram_top_periph_ram_contents_ram_21(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0846_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_IN,
      O => ram_top_periph_ram_contents_ram_21(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0846_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_4_IN,
      O => ram_top_periph_ram_contents_ram_21(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  INV_ram_top_gp_ram_Mram_contents_ram8_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram8_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram8_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram8_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_BWE1
    );
  ram_top_gp_ram_n0025_7_ram_top_gp_ram_n0025_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(7),
      O => ram_top_gp_ram_n0025_7_0
    );
  ram_top_gp_ram_Mram_contents_ram8_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y21"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram8_F7_B_3007,
      IB => ram_top_gp_ram_Mram_contents_ram8_F7_A_3015,
      O => ram_top_gp_ram_n0025(7),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram8_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X6Y21"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram8_D_3013,
      IB => ram_top_gp_ram_Mram_contents_ram8_C_3021,
      O => ram_top_gp_ram_Mram_contents_ram8_F7_B_3007,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram8_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X6Y21"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram8_B_3029,
      IB => ram_top_gp_ram_Mram_contents_ram8_A_3037,
      O => ram_top_gp_ram_Mram_contents_ram8_F7_A_3015,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram8_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram8_D_3013,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE1,
      WE2 => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram8_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram8_C_3021,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram8_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram8_B_3029,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_7_INV_ram_top_gp_ram_Mram_contents_ram8_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram8_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X6Y21",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram8_A_3037,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_periph_ram_mux5_124 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => X"CCFFCC00AAF0AAF0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_40(5),
      ADR0 => ram_top_periph_ram_contents_ram_41(5),
      ADR1 => ram_top_periph_ram_contents_ram_43(5),
      ADR4 => ram_top_periph_ram_contents_ram_42(5),
      ADR5 => RAM_Addr_1_LogicTrst3_5_7514,
      ADR3 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux5_124_7541
    );
  ram_top_periph_ram_contents_ram_41_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0986_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_IN,
      O => ram_top_periph_ram_contents_ram_41(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_41_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0986_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_IN,
      O => ram_top_periph_ram_contents_ram_41(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_19_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0832_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_IN,
      O => ram_top_periph_ram_contents_ram_19(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_19_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0832_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_IN,
      O => ram_top_periph_ram_contents_ram_19(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_19_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0832_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_IN,
      O => ram_top_periph_ram_contents_ram_19(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_19_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0832_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_IN,
      O => ram_top_periph_ram_contents_ram_19(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_pack_9,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_5_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y3",
      INIT => X"FF7F0080FFFF0000"
    )
    port map (
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_5_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_3_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y3",
      INIT => X"F5FF0A00F5FF0A00"
    )
    port map (
      ADR1 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_3_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT51 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y3",
      INIT => X"C6CCCCCC"
    )
    port map (
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_4_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_4_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_pack_9,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_1_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y3",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR3 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_1_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(4),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => X"8000000000000000"
    )
    port map (
      ADR5 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_5_Q_6602,
      ADR4 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_6_Q_6791,
      ADR0 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_7_Q_6790,
      ADR3 => ALU_op(0),
      ADR1 => ALU_op(1),
      ADR2 => ALU_op(2),
      O => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o1
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => X"8000000000000000"
    )
    port map (
      ADR2 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_0_Q_6627,
      ADR0 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_1_Q_6908,
      ADR4 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_2_Q_6573,
      ADR1 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_Q_6577,
      ADR3 => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_4_Q_6586,
      ADR5 => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o1,
      O => alu_comp_Mmux_Alu_op_4_FlagZ_Mux_58_o11_7484
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_0_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_0_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N8,
      O => N8_0
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X7Y5",
      INIT => X"A5A5A5A5A5A5A5A5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => alu_comp_reg_a_0_6629,
      ADR2 => alu_comp_reg_b_0_6630,
      ADR5 => '1',
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_0_Q_6627
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o21021_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y5",
      INIT => X"FF00CC00"
    )
    port map (
      ADR3 => alu_comp_reg_a_3_6578,
      ADR4 => alu_comp_reg_a_2_6574,
      ADR1 => alu_comp_reg_a_1_6628,
      ADR0 => '1',
      ADR2 => '1',
      O => N8
    );
  rom_comp_Mmux_Instruction71 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y5",
      INIT => X"0000000000000200"
    )
    port map (
      ADR1 => controlador_prog_count(8),
      ADR4 => controlador_prog_count(11),
      ADR5 => controlador_prog_count(10),
      ADR0 => controlador_CurrentState_FSM_FFd2_6508,
      ADR3 => rom_comp_n0680_8_0,
      ADR2 => controlador_prog_count(9),
      O => ROM_data(4)
    );
  controlador_Reg_operand_3 : X_LATCHE
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_operand_3_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_3_IN,
      O => controlador_Reg_operand_3_6687,
      RST => GND,
      SET => GND
    );
  controlador_Reg_operand_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_operand_2_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_2_IN,
      O => controlador_Reg_operand_2_6685,
      RST => GND,
      SET => GND
    );
  RAM_Data_2_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"0000040000000000"
    )
    port map (
      ADR3 => alu_comp_reg_acc_2_6867,
      ADR0 => ALU_op(3),
      ADR1 => ALU_op(2),
      ADR2 => ALU_op(1),
      ADR5 => ALU_op(4),
      ADR4 => ALU_op(0),
      O => RAM_Data_2_LogicTrst
    );
  controlador_Reg_operand_1 : X_LATCHE
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_operand_1_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_1_IN,
      O => controlador_Reg_operand_1_6684,
      RST => GND,
      SET => GND
    );
  RAM_Data_2_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"FFFFFFF8FFF8FFF8"
    )
    port map (
      ADR0 => controlador_Reg_operand_2_6685,
      ADR5 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR4 => Data_out(2),
      ADR1 => controlador_CurrentState_2_PWR_93_o_Mux_207_o,
      ADR3 => RAM_Data_2_LogicTrst,
      ADR2 => RAM_Data_0_LogicTrst3_6944,
      O => RAM_Data_2_LogicTrst1_6839
    );
  controlador_Reg_operand_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_controlador_Reg_operand_0_CLK,
      I => NlwBufferSignal_controlador_Reg_operand_0_IN,
      O => controlador_Reg_operand_0_6682,
      RST => GND,
      SET => GND
    );
  alu_comp_Alu_op_4_reg_a_2_Mux_70_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y6",
      INIT => X"AAAAAAAAFFFFF0C0"
    )
    port map (
      ADR5 => ALU_op(2),
      ADR2 => RAM_OE,
      ADR3 => RAM_Data_2_LogicTrst2_6868,
      ADR1 => RAM_Data_2_LogicTrst3_6869,
      ADR4 => RAM_Data_2_LogicTrst1_6839,
      ADR0 => alu_comp_reg_acc_2_6867,
      O => alu_comp_Alu_op_4_reg_a_2_Mux_70_o
    );
  alu_comp_Index_Reg_3 : X_LATCHE
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_3_CLK,
      I => alu_comp_Alu_op_4_Index_Reg_3_Mux_100_o,
      O => alu_comp_Index_Reg_3_6723,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_Index_Reg_3_Mux_100_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"AAAAAAAAFFCCFFC0"
    )
    port map (
      ADR0 => alu_comp_reg_acc_3_6818,
      ADR3 => RAM_Data_3_LogicTrst1_6800,
      ADR1 => RAM_OE,
      ADR5 => ALU_op(0),
      ADR2 => RAM_Data_3_LogicTrst2_6870,
      ADR4 => RAM_Data_3_LogicTrst3_6871,
      O => alu_comp_Alu_op_4_Index_Reg_3_Mux_100_o
    );
  alu_comp_Index_Reg_2 : X_LATCHE
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_2_CLK,
      I => alu_comp_Alu_op_4_Index_Reg_2_Mux_102_o,
      O => alu_comp_Index_Reg_2_6720,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_Index_Reg_2_Mux_102_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"FF00FF00FCFCF8F8"
    )
    port map (
      ADR3 => alu_comp_reg_acc_2_6867,
      ADR2 => RAM_Data_2_LogicTrst1_6839,
      ADR1 => RAM_OE,
      ADR5 => ALU_op(0),
      ADR4 => RAM_Data_2_LogicTrst2_6868,
      ADR0 => RAM_Data_2_LogicTrst3_6869,
      O => alu_comp_Alu_op_4_Index_Reg_2_Mux_102_o
    );
  alu_comp_Index_Reg_1 : X_LATCHE
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_1_CLK,
      I => alu_comp_Alu_op_4_Index_Reg_1_Mux_104_o,
      O => alu_comp_Index_Reg_1_6718,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_Index_Reg_1_Mux_104_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"FFFC0F0CFFF80F08"
    )
    port map (
      ADR4 => alu_comp_reg_acc_1_6795,
      ADR3 => RAM_Data_1_LogicTrst1_6822,
      ADR1 => RAM_OE,
      ADR2 => ALU_op(0),
      ADR5 => RAM_Data_1_LogicTrst2_6865,
      ADR0 => RAM_Data_1_LogicTrst3_6866,
      O => alu_comp_Alu_op_4_Index_Reg_1_Mux_104_o
    );
  alu_comp_Index_Reg_0 : X_LATCHE
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => '0'
    )
    port map (
      GE => VCC,
      CLK => NlwBufferSignal_alu_comp_Index_Reg_0_CLK,
      I => alu_comp_Alu_op_4_Index_Reg_0_Mux_106_o,
      O => alu_comp_Index_Reg_0_6716,
      RST => GND,
      SET => GND
    );
  alu_comp_Mmux_Alu_op_4_Index_Reg_0_Mux_106_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y7",
      INIT => X"FFFF0000FCECFCEC"
    )
    port map (
      ADR4 => alu_comp_reg_acc_0_6862,
      ADR1 => RAM_Data_0_LogicTrst1_6810,
      ADR2 => RAM_OE,
      ADR5 => ALU_op(0),
      ADR3 => RAM_Data_0_LogicTrst2_6863,
      ADR0 => RAM_Data_0_LogicTrst4_6864,
      O => alu_comp_Alu_op_4_Index_Reg_0_Mux_106_o
    );
  dma_top_data_count_1_dma_top_data_count_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => dma_top_CurrentState_FSM_FFd3_In2_3215,
      O => dma_top_CurrentState_FSM_FFd3_In2_0
    );
  RAM_OELogicTrst : X_LUT6
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"FFFDFFFFFDFDFFFF"
    )
    port map (
      ADR5 => N24_0,
      ADR2 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR4 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR0 => dma_top_data_count(1),
      ADR1 => dma_top_data_count(0),
      ADR3 => controlador_n0457,
      O => RAM_OE
    );
  dma_top_data_count_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => '0'
    )
    port map (
      CE => dma_top_n0170_inv,
      CLK => NlwBufferSignal_dma_top_data_count_1_CLK,
      I => dma_top_Mcount_data_count1,
      O => dma_top_data_count(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mcount_data_count_xor_1_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => dma_top_data_count(1),
      ADR2 => dma_top_data_count(0),
      ADR5 => '1',
      O => dma_top_Mcount_data_count1
    );
  dma_top_CurrentState_FSM_FFd3_In2 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"C0E2CCEE"
    )
    port map (
      ADR1 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR3 => controlador_CurrentState_FSM_FFd3_6540,
      ADR0 => dma_top_CurrentState_FSM_FFd3_In1_7617,
      ADR4 => dma_top_data_count(1),
      ADR2 => dma_top_data_count(0),
      O => dma_top_CurrentState_FSM_FFd3_In2_3215
    );
  dma_top_CurrentState_FSM_FFd3_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"0000A00000000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => RX_Empty,
      ADR4 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR5 => controlador_Reg_instruct_6_6560,
      ADR3 => controlador_Reg_instruct_7_6561,
      ADR0 => controlador_CurrentState_FSM_FFd1_6558,
      O => dma_top_CurrentState_FSM_FFd3_In1_7617
    );
  dma_top_data_count_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => '0'
    )
    port map (
      CE => dma_top_n0170_inv,
      CLK => NlwBufferSignal_dma_top_data_count_0_CLK,
      I => dma_top_Mcount_data_count,
      O => dma_top_data_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mcount_data_count_xor_0_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y8",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => dma_top_data_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => dma_top_Mcount_data_count
    );
  RAM_Addr_1_LogicTrst1_RAM_Addr_1_LogicTrst1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N24,
      O => N24_0
    );
  RAM_Addr_1_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => X"A2AA80AAA2008000"
    )
    port map (
      ADR4 => controlador_Reg_operand_1_6684,
      ADR1 => controlador_Reg_instruct_0_6644,
      ADR3 => controlador_Reg_instruct_2_6568,
      ADR0 => controlador_Reg_instruct_5_6570,
      ADR5 => alu_comp_Index_Reg_1_6718,
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_1_0,
      O => RAM_Addr_1_LogicTrst1_7487
    );
  RAM_OELogicTrst11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => X"0000303000003030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => controlador_Reg_instruct_5_6570,
      ADR1 => controlador_Reg_instruct_2_6568,
      ADR2 => controlador_Reg_instruct_4_6569,
      ADR5 => '1',
      O => RAM_OELogicTrst1
    );
  RAM_OELogicTrst_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y9",
      INIT => X"00001000"
    )
    port map (
      ADR0 => controlador_Reg_instruct_6_6560,
      ADR3 => controlador_Reg_instruct_7_6561,
      ADR4 => controlador_Reg_instruct_5_6570,
      ADR1 => controlador_Reg_instruct_2_6568,
      ADR2 => controlador_Reg_instruct_4_6569,
      O => N24
    );
  ram_top_periph_ram_contents_ram_12_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0783_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_IN,
      O => ram_top_periph_ram_contents_ram_12(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_12_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0783_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_IN,
      O => ram_top_periph_ram_contents_ram_12(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_12_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0783_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_IN,
      O => ram_top_periph_ram_contents_ram_12(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_12_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0783_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_IN,
      O => ram_top_periph_ram_contents_ram_12(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y12",
      INIT => X"0501040000000000"
    )
    port map (
      ADR4 => controlador_Reg_operand_0_6682,
      ADR1 => controlador_Reg_instruct_3_6567,
      ADR5 => controlador_Reg_instruct_4_6569,
      ADR2 => controlador_Reg_instruct_2_6568,
      ADR0 => controlador_Reg_instruct_5_6570,
      ADR3 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_0_0,
      O => RAM_Addr_0_LogicTrst
    );
  ram_top_periph_ram_mux_125 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"DDDDF5A08888F5A0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_48(0),
      ADR2 => ram_top_periph_ram_contents_ram_49(0),
      ADR1 => ram_top_periph_ram_contents_ram_51(0),
      ADR5 => ram_top_periph_ram_contents_ram_50(0),
      ADR0 => RAM_Addr_0_LogicTrst3_7415,
      ADR4 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux_125_7483
    );
  ram_top_periph_ram_contents_ram_16_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0811_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_IN,
      O => ram_top_periph_ram_contents_ram_16(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_6 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"FEFACCFFFEFACCFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => dma_top_data_count(1),
      ADR4 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR2 => RAM_Addr_1_LogicTrst,
      ADR0 => RAM_Addr_1_LogicTrst1_7487,
      ADR3 => dma_top_n0170_inv,
      O => RAM_Addr_1_LogicTrst35
    );
  ram_top_periph_ram_contents_ram_16_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0811_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_IN,
      O => ram_top_periph_ram_contents_ram_16(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_n0170_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"BAAAAAAABBAAAAAA"
    )
    port map (
      ADR5 => dma_top_data_count(1),
      ADR1 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR2 => dma_top_data_count(0),
      ADR3 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR0 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR4 => dma_top_TX_RDY_ACK_out_AND_269_o,
      O => dma_top_n0170_inv
    );
  ram_top_periph_ram_contents_ram_16_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0811_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_IN,
      O => ram_top_periph_ram_contents_ram_16(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"FFFFFFF5AAA0FFF5"
    )
    port map (
      ADR1 => '1',
      ADR5 => dma_top_data_count(0),
      ADR0 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR2 => RAM_Addr_0_LogicTrst,
      ADR3 => RAM_Addr_0_LogicTrst1_7407,
      ADR4 => dma_top_n0170_inv,
      O => RAM_Addr_0_LogicTrst3_7415
    );
  ram_top_periph_ram_contents_ram_4_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0727_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_IN,
      O => ram_top_periph_ram_contents_ram_4(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"FFCC3300E2E2E2E2"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_4(0),
      ADR2 => ram_top_periph_ram_contents_ram_5(0),
      ADR4 => ram_top_periph_ram_contents_ram_7(0),
      ADR3 => ram_top_periph_ram_contents_ram_6(0),
      ADR1 => RAM_Addr_0_LogicTrst3_7415,
      ADR5 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux_11_6949
    );
  ram_top_periph_ram_contents_ram_4_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0727_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_IN,
      O => ram_top_periph_ram_contents_ram_4(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"FCFFFCFFFCFFCC0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => dma_top_data_count(1),
      ADR2 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR4 => RAM_Addr_1_LogicTrst,
      ADR5 => RAM_Addr_1_LogicTrst1_7487,
      ADR3 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_1_LogicTrst31
    );
  ram_top_periph_ram_contents_ram_16_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0811_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_IN,
      O => ram_top_periph_ram_contents_ram_16(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_2_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FF00F000FFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR2 => RAM_Addr_2_LogicTrst,
      ADR4 => RAM_Addr_2_LogicTrst1_7620,
      ADR5 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_2_LogicTrst3_6947
    );
  RAM_Addr_2_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"F5A00000CCCC0000"
    )
    port map (
      ADR3 => controlador_Reg_operand_2_6685,
      ADR0 => controlador_Reg_instruct_0_6644,
      ADR5 => controlador_Reg_instruct_2_6568,
      ADR4 => controlador_Reg_instruct_5_6570,
      ADR1 => alu_comp_Index_Reg_2_6720,
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_2_0,
      O => RAM_Addr_2_LogicTrst1_7620
    );
  RAM_Addr_2_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FFF00000FFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR2 => RAM_Addr_2_LogicTrst,
      ADR3 => RAM_Addr_2_LogicTrst1_7620,
      ADR5 => dma_top_n0170_inv1_7409,
      O => RAM_Addr(2)
    );
  RAM_Addr_2_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"000A000800020000"
    )
    port map (
      ADR4 => controlador_Reg_operand_2_6685,
      ADR1 => controlador_Reg_instruct_3_6567,
      ADR0 => controlador_Reg_instruct_4_6569,
      ADR2 => controlador_Reg_instruct_2_6568,
      ADR3 => controlador_Reg_instruct_5_6570,
      ADR5 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_2_0,
      O => RAM_Addr_2_LogicTrst
    );
  ram_top_periph_ram_contents_ram_11_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0776_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_IN,
      O => ram_top_periph_ram_contents_ram_11(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_111 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"FB3BCB0BF838C808"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_8(3),
      ADR0 => ram_top_periph_ram_contents_ram_9(3),
      ADR4 => ram_top_periph_ram_contents_ram_10(3),
      ADR3 => ram_top_periph_ram_contents_ram_11(3),
      ADR1 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux3_111_7385
    );
  ram_top_periph_ram_contents_ram_11_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0776_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_IN,
      O => ram_top_periph_ram_contents_ram_11(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_11_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0776_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_IN,
      O => ram_top_periph_ram_contents_ram_11(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y16",
      INIT => X"FAEAFFCFFAEAFFCF"
    )
    port map (
      ADR5 => '1',
      ADR0 => dma_top_data_count(1),
      ADR2 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR1 => RAM_Addr_1_LogicTrst,
      ADR3 => RAM_Addr_1_LogicTrst1_7487,
      ADR4 => dma_top_n0170_inv,
      O => RAM_Addr(1)
    );
  ram_top_periph_ram_contents_ram_30_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0909_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_IN,
      O => ram_top_periph_ram_contents_ram_30(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0909_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_IN,
      O => ram_top_periph_ram_contents_ram_30(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0909_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_IN,
      O => ram_top_periph_ram_contents_ram_30(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0909_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_IN,
      O => ram_top_periph_ram_contents_ram_30(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0825_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"0000000000040000"
    )
    port map (
      ADR4 => RAM_Addr(1),
      ADR5 => RAM_Addr(2),
      ADR2 => RAM_Addr(3),
      ADR0 => RAM_Addr(0),
      ADR3 => RAM_Addr(5),
      ADR1 => RAM_Addr(4),
      O => ram_top_periph_ram_n0825_inv
    );
  ram_top_periph_ram_n0790_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"0000004000000000"
    )
    port map (
      ADR3 => RAM_Addr(1),
      ADR5 => RAM_Addr(0),
      ADR2 => RAM_Addr(2),
      ADR1 => RAM_Addr(3),
      ADR0 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n0790_inv
    );
  ram_top_periph_ram_contents_ram_11_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0776_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_IN,
      O => ram_top_periph_ram_contents_ram_11(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_121 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y18",
      INIT => X"CCAAFFF0CCAA00F0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_20(4),
      ADR5 => ram_top_periph_ram_contents_ram_21(4),
      ADR1 => ram_top_periph_ram_contents_ram_23(4),
      ADR0 => ram_top_periph_ram_contents_ram_22(4),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux4_121_7535
    );
  ram_top_periph_ram_contents_ram_18_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0825_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_IN,
      O => ram_top_periph_ram_contents_ram_18(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_122 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"AFAFA0A0CFC0CFC0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_24(6),
      ADR1 => ram_top_periph_ram_contents_ram_25(6),
      ADR0 => ram_top_periph_ram_contents_ram_27(6),
      ADR4 => ram_top_periph_ram_contents_ram_26(6),
      ADR2 => RAM_Addr_0_LogicTrst35,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux6_122_7622
    );
  ram_top_periph_ram_contents_ram_18_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0825_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_IN,
      O => ram_top_periph_ram_contents_ram_18(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_13 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"F3F3C0C0EE22EE22"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_28(6),
      ADR4 => ram_top_periph_ram_contents_ram_29(6),
      ADR2 => ram_top_periph_ram_contents_ram_31(6),
      ADR3 => ram_top_periph_ram_contents_ram_30(6),
      ADR5 => RAM_Addr_0_LogicTrst34,
      ADR1 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux6_13_7623
    );
  ram_top_periph_ram_contents_ram_18_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0825_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_IN,
      O => ram_top_periph_ram_contents_ram_18(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_112 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"CCAACCAAF0FFF000"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_17(6),
      ADR1 => ram_top_periph_ram_contents_ram_19(6),
      ADR0 => ram_top_periph_ram_contents_ram_18(6),
      ADR4 => ram_top_periph_ram_contents_ram_16(6),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux6_112_7624
    );
  ram_top_periph_ram_contents_ram_18_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0825_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_IN,
      O => ram_top_periph_ram_contents_ram_18(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_7 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y19",
      INIT => X"FBD9EAC873516240"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR1 => RAM_Addr_2_LogicTrst3_6947,
      ADR3 => ram_top_periph_ram_mux6_122_7622,
      ADR2 => ram_top_periph_ram_mux6_121_7546,
      ADR5 => ram_top_periph_ram_mux6_13_7623,
      ADR4 => ram_top_periph_ram_mux6_112_7624,
      O => ram_top_periph_ram_mux6_7_6836
    );
  ram_top_periph_ram_contents_ram_13_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0790_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_IN,
      O => ram_top_periph_ram_contents_ram_13(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_13_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0790_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_IN,
      O => ram_top_periph_ram_contents_ram_13(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_131 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"D8D8FFAAD8D85500"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_44(6),
      ADR2 => ram_top_periph_ram_contents_ram_45(6),
      ADR1 => ram_top_periph_ram_contents_ram_47(6),
      ADR5 => ram_top_periph_ram_contents_ram_46(6),
      ADR0 => RAM_Addr_1_LogicTrst34,
      ADR4 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux6_131_7626
    );
  ram_top_periph_ram_contents_ram_13_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0790_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_IN,
      O => ram_top_periph_ram_contents_ram_13(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_113 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"FFAA00AAF0CCF0CC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_32(6),
      ADR2 => ram_top_periph_ram_contents_ram_33(6),
      ADR4 => ram_top_periph_ram_contents_ram_35(6),
      ADR0 => ram_top_periph_ram_contents_ram_34(6),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux6_113_7627
    );
  ram_top_periph_ram_contents_ram_13_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0790_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_IN,
      O => ram_top_periph_ram_contents_ram_13(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_71 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y20",
      INIT => X"DDF588F5DDA088A0"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR3 => RAM_Addr_2_LogicTrst3_6947,
      ADR2 => ram_top_periph_ram_mux6_124_7547,
      ADR1 => ram_top_periph_ram_mux6_131_7626,
      ADR4 => ram_top_periph_ram_mux6_123_7548,
      ADR5 => ram_top_periph_ram_mux6_113_7627,
      O => ram_top_periph_ram_mux6_71_6832
    );
  ram_top_periph_ram_contents_ram_34_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0937_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_IN,
      O => ram_top_periph_ram_contents_ram_34(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_34_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0937_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_IN,
      O => ram_top_periph_ram_contents_ram_34(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_34_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0937_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_IN,
      O => ram_top_periph_ram_contents_ram_34(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_34_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0937_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_IN,
      O => ram_top_periph_ram_contents_ram_34(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1063_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y21",
      INIT => X"0000000000080000"
    )
    port map (
      ADR2 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR1 => RAM_Addr(2),
      ADR3 => RAM_Addr(0),
      ADR0 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n1063_inv
    );
  ram_top_periph_ram_contents_ram_35_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0944_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_IN,
      O => ram_top_periph_ram_contents_ram_35(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_124 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => X"AACCAACCF0FFF000"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_40(6),
      ADR2 => ram_top_periph_ram_contents_ram_41(6),
      ADR0 => ram_top_periph_ram_contents_ram_43(6),
      ADR1 => ram_top_periph_ram_contents_ram_42(6),
      ADR5 => RAM_Addr_1_LogicTrst3_5_7514,
      ADR3 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux6_124_7547
    );
  ram_top_periph_ram_contents_ram_35_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0944_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_IN,
      O => ram_top_periph_ram_contents_ram_35(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_35_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0944_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_IN,
      O => ram_top_periph_ram_contents_ram_35(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_35_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0944_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_IN,
      O => ram_top_periph_ram_contents_ram_35(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1000_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_IN,
      O => ram_top_periph_ram_contents_ram_43(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1000_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_IN,
      O => ram_top_periph_ram_contents_ram_43(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i : X_FF
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN,
      O => RX_Empty,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  controlador_CurrentState_FSM_FFd3_In3 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y8"
    )
    port map (
      IA => N48,
      IB => N49,
      O => controlador_CurrentState_FSM_FFd3_In,
      SEL => controlador_CurrentState_FSM_FFd3_6540
    );
  controlador_CurrentState_FSM_FFd3_In3_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"EEFEAABAAABA0010"
    )
    port map (
      ADR0 => controlador_CurrentState_FSM_FFd2_6508,
      ADR4 => controlador_Reg_instruct_6_6560,
      ADR5 => controlador_Reg_instruct_7_6561,
      ADR1 => controlador_CurrentState_FSM_FFd1_6558,
      ADR2 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR3 => dma_top_CurrentState_FSM_FFd3_6546,
      O => N48
    );
  controlador_CurrentState_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_controlador_CurrentState_FSM_FFd3_CLK,
      I => controlador_CurrentState_FSM_FFd3_In,
      O => controlador_CurrentState_FSM_FFd3_6540,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_CurrentState_FSM_FFd3_In3_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"2000220020442244"
    )
    port map (
      ADR1 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR0 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR3 => controlador_CurrentState_FSM_FFd1_6558,
      ADR4 => dma_top_data_count(1),
      ADR2 => dma_top_data_count(0),
      ADR5 => controlador_CurrentState_FSM_FFd2_6508,
      O => N49
    );
  controlador_CurrentState_FSM_FFd1_In_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"FFFF3333FFFFFF33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR5 => dma_top_data_count(0),
      ADR3 => dma_top_data_count(1),
      ADR1 => dma_top_CurrentState_FSM_FFd3_6546,
      O => N22
    );
  controlador_CurrentState_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_controlador_CurrentState_FSM_FFd1_CLK,
      I => controlador_CurrentState_FSM_FFd1_In_3544,
      O => controlador_CurrentState_FSM_FFd1_6558,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_CurrentState_FSM_FFd1_In : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"AAC2FFC2AA02AA02"
    )
    port map (
      ADR3 => controlador_CurrentState_FSM_FFd3_6540,
      ADR4 => N22,
      ADR0 => controlador_CurrentState_FSM_FFd2_6508,
      ADR5 => controlador_CurrentState_FSM_FFd1_6558,
      ADR2 => controlador_Reg_instruct_7_6561,
      ADR1 => controlador_Reg_instruct_6_6560,
      O => controlador_CurrentState_FSM_FFd1_In_3544
    );
  ram_top_periph_ram_contents_ram_0_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1147_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_IN,
      O => ram_top_periph_ram_contents_ram_0(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_0_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1147_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_IN,
      O => ram_top_periph_ram_contents_ram_0(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_0_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1147_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_IN,
      O => ram_top_periph_ram_contents_ram_0(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_0_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1147_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_IN,
      O => ram_top_periph_ram_contents_ram_0(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_7_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y10",
      INIT => X"C8C80808CC00CC00"
    )
    port map (
      ADR1 => controlador_Reg_instruct_5_6570,
      ADR5 => controlador_Reg_instruct_2_6568,
      ADR2 => controlador_Reg_instruct_0_6644,
      ADR0 => controlador_Reg_operand_7_6692,
      ADR4 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_7_0,
      ADR3 => alu_comp_Index_Reg_7_6731,
      O => RAM_Addr_7_LogicTrst
    );
  ram_top_periph_ram_contents_ram_24_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0867_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_IN,
      O => ram_top_periph_ram_contents_ram_24(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_24_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0867_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_IN,
      O => ram_top_periph_ram_contents_ram_24(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_24_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0867_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_IN,
      O => ram_top_periph_ram_contents_ram_24(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0853_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_IN,
      O => ram_top_periph_ram_contents_ram_22(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0853_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_IN,
      O => ram_top_periph_ram_contents_ram_22(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_6 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"EF2FEC2CE323E020"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_6946,
      ADR2 => RAM_Addr_2_LogicTrst3_6947,
      ADR5 => ram_top_periph_ram_mux2_111_7381,
      ADR3 => ram_top_periph_ram_mux2_12_7382,
      ADR0 => ram_top_periph_ram_mux2_11_7383,
      ADR4 => ram_top_periph_ram_mux2_10_7384,
      O => ram_top_periph_ram_mux2_6_6840
    );
  RAM_Data_2_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y12",
      INIT => X"FF00FF00FFF3FFC0"
    )
    port map (
      ADR0 => '1',
      ADR3 => ram_top_gp_ram_n0025_2_0,
      ADR1 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      ADR2 => ram_top_periph_ram_mux2_71_6837,
      ADR4 => ram_top_periph_ram_mux2_6_6840,
      O => RAM_Data_2_LogicTrst2_6868
    );
  ram_top_periph_ram_contents_ram_54_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1077_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_IN,
      O => ram_top_periph_ram_contents_ram_54(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_54_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1077_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_IN,
      O => ram_top_periph_ram_contents_ram_54(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_54_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1077_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_IN,
      O => ram_top_periph_ram_contents_ram_54(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_54_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1077_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_IN,
      O => ram_top_periph_ram_contents_ram_54(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_12 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y13",
      INIT => X"FFAACCF000AACCF0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_12(2),
      ADR1 => ram_top_periph_ram_contents_ram_13(2),
      ADR5 => ram_top_periph_ram_contents_ram_15(2),
      ADR0 => ram_top_periph_ram_contents_ram_14(2),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux2_12_7382
    );
  ram_top_periph_ram_contents_ram_51_3_ram_top_periph_ram_contents_ram_51_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data_3_pack_7,
      O => RAM_Data(3)
    );
  RAM_Data_3_LogicTrst5 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y14"
    )
    port map (
      IA => N64,
      IB => N65,
      O => RAM_Data_3_pack_7,
      SEL => RAM_Addr(5)
    );
  ram_top_periph_ram_contents_ram_51_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1056_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_IN,
      O => ram_top_periph_ram_contents_ram_51(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_3_LogicTrst5_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"EEEEEEEEEAEAEEAA"
    )
    port map (
      ADR1 => RAM_OE,
      ADR4 => RAM_Addr(4),
      ADR3 => ram_top_periph_ram_mux3_6_6801,
      ADR5 => ram_top_gp_ram_n0025_3_0,
      ADR2 => ram_top_periph_ram_mux3_7_6802,
      ADR0 => RAM_Data_3_LogicTrst1_6800,
      O => N64
    );
  RAM_Data_3_LogicTrst5_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"FFEEFFFCFF00FF00"
    )
    port map (
      ADR5 => RAM_OE,
      ADR4 => RAM_Addr(4),
      ADR2 => ram_top_periph_ram_mux3_71_6798,
      ADR1 => ram_top_gp_ram_n0025_3_0,
      ADR0 => ram_top_periph_ram_mux3_8_6799,
      ADR3 => RAM_Data_3_LogicTrst1_6800,
      O => N65
    );
  ram_top_periph_ram_contents_ram_51_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1056_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_IN,
      O => ram_top_periph_ram_contents_ram_51(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_132 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"CAFFCAF0CA0FCA00"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_52(3),
      ADR0 => ram_top_periph_ram_contents_ram_53(3),
      ADR1 => ram_top_periph_ram_contents_ram_55(3),
      ADR5 => ram_top_periph_ram_contents_ram_54(3),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux3_132_7629
    );
  ram_top_periph_ram_contents_ram_51_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1056_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_IN,
      O => ram_top_periph_ram_contents_ram_51(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_8 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y14",
      INIT => X"DFDA8F8AD5D08580"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR2 => RAM_Addr_2_LogicTrst3_6947,
      ADR1 => ram_top_periph_ram_mux3_14_7437,
      ADR5 => ram_top_periph_ram_mux3_133_7533,
      ADR3 => ram_top_periph_ram_mux3_125_7534,
      ADR4 => ram_top_periph_ram_mux3_132_7629,
      O => ram_top_periph_ram_mux3_8_6799
    );
  ram_top_periph_ram_contents_ram_60_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1119_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_IN,
      O => ram_top_periph_ram_contents_ram_60(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_111 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"FB73EA62D951C840"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_8(2),
      ADR5 => ram_top_periph_ram_contents_ram_9(2),
      ADR3 => ram_top_periph_ram_contents_ram_11(2),
      ADR2 => ram_top_periph_ram_contents_ram_10(2),
      ADR0 => RAM_Addr_0_LogicTrst33,
      ADR1 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux2_111_7381
    );
  ram_top_periph_ram_contents_ram_60_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1119_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_IN,
      O => ram_top_periph_ram_contents_ram_60(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_121 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => X"AFA0AFA0CFCFC0C0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_20(3),
      ADR3 => ram_top_periph_ram_contents_ram_21(3),
      ADR0 => ram_top_periph_ram_contents_ram_23(3),
      ADR1 => ram_top_periph_ram_contents_ram_22(3),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux3_121_7530
    );
  ram_top_periph_ram_contents_ram_60_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1119_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_IN,
      O => ram_top_periph_ram_contents_ram_60(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_60_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1119_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_IN,
      O => ram_top_periph_ram_contents_ram_60(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1126_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_IN,
      O => ram_top_periph_ram_contents_ram_61(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1126_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_IN,
      O => ram_top_periph_ram_contents_ram_61(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1126_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_IN,
      O => ram_top_periph_ram_contents_ram_61(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0839_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"0000000200000000"
    )
    port map (
      ADR2 => RAM_Addr(3),
      ADR1 => RAM_Addr(1),
      ADR4 => RAM_Addr(0),
      ADR0 => RAM_Addr(2),
      ADR3 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0839_inv
    );
  ram_top_periph_ram_contents_ram_61_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1126_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_IN,
      O => ram_top_periph_ram_contents_ram_61(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0846_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y16",
      INIT => X"0010000000000000"
    )
    port map (
      ADR3 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(1),
      ADR2 => RAM_Addr(0),
      ADR0 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0846_inv
    );
  ram_top_periph_ram_contents_ram_26_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0881_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_IN,
      O => ram_top_periph_ram_contents_ram_26(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_14 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"FAFAFC0C0A0AFC0C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_60(7),
      ADR0 => ram_top_periph_ram_contents_ram_61(7),
      ADR5 => ram_top_periph_ram_contents_ram_63(7),
      ADR3 => ram_top_periph_ram_contents_ram_62(7),
      ADR4 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux7_14_7475
    );
  ram_top_periph_ram_contents_ram_26_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0881_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_IN,
      O => ram_top_periph_ram_contents_ram_26(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_26_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0881_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_IN,
      O => ram_top_periph_ram_contents_ram_26(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_26_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0881_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_IN,
      O => ram_top_periph_ram_contents_ram_26(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0909_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y17",
      INIT => X"0000080000000000"
    )
    port map (
      ADR3 => RAM_Addr(1),
      ADR1 => RAM_Addr(2),
      ADR4 => RAM_Addr(0),
      ADR0 => RAM_Addr(3),
      ADR2 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0909_inv
    );
  ram_top_periph_ram_contents_ram_63_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1140_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_IN,
      O => ram_top_periph_ram_contents_ram_63(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0874_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => X"0000000002000000"
    )
    port map (
      ADR3 => RAM_Addr(0),
      ADR1 => RAM_Addr(1),
      ADR0 => RAM_Addr(3),
      ADR5 => RAM_Addr(2),
      ADR2 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n0874_inv
    );
  ram_top_periph_ram_contents_ram_63_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1140_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_IN,
      O => ram_top_periph_ram_contents_ram_63(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_14 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => X"BFB3BCB08F838C80"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_60(6),
      ADR3 => ram_top_periph_ram_contents_ram_61(6),
      ADR5 => ram_top_periph_ram_contents_ram_62(6),
      ADR0 => ram_top_periph_ram_contents_ram_63(6),
      ADR1 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux6_14_7466
    );
  ram_top_periph_ram_contents_ram_63_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1140_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_IN,
      O => ram_top_periph_ram_contents_ram_63(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_63_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1140_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_IN,
      O => ram_top_periph_ram_contents_ram_63(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0762_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y18",
      INIT => X"0000000000000040"
    )
    port map (
      ADR3 => RAM_Addr(1),
      ADR1 => RAM_Addr(0),
      ADR2 => RAM_Addr(3),
      ADR5 => RAM_Addr(2),
      ADR4 => RAM_Addr(5),
      ADR0 => RAM_Addr(4),
      O => ram_top_periph_ram_n0762_inv
    );
  ram_top_periph_ram_contents_ram_62_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1133_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_IN,
      O => ram_top_periph_ram_contents_ram_62(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1133_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_IN,
      O => ram_top_periph_ram_contents_ram_62(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1133_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_IN,
      O => ram_top_periph_ram_contents_ram_62(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1133_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_IN,
      O => ram_top_periph_ram_contents_ram_62(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1021_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y19",
      INIT => X"0000008000000000"
    )
    port map (
      ADR2 => RAM_Addr(1),
      ADR0 => RAM_Addr(2),
      ADR4 => RAM_Addr(0),
      ADR1 => RAM_Addr(3),
      ADR5 => RAM_Addr(5),
      ADR3 => RAM_Addr(4),
      O => ram_top_periph_ram_n1021_inv
    );
  ram_top_periph_ram_contents_ram_46_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1021_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_IN,
      O => ram_top_periph_ram_contents_ram_46(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_131 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"AFFCA0FCAF0CA00C"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_44(4),
      ADR4 => ram_top_periph_ram_contents_ram_45(4),
      ADR0 => ram_top_periph_ram_contents_ram_47(4),
      ADR5 => ram_top_periph_ram_contents_ram_46(4),
      ADR2 => RAM_Addr_1_LogicTrst34,
      ADR3 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux4_131_7631
    );
  ram_top_periph_ram_contents_ram_46_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1021_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_IN,
      O => ram_top_periph_ram_contents_ram_46(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"EEEAEEEAFFF3FFF3"
    )
    port map (
      ADR4 => '1',
      ADR0 => dma_top_data_count(0),
      ADR1 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR2 => RAM_Addr_0_LogicTrst,
      ADR3 => RAM_Addr_0_LogicTrst1_7407,
      ADR5 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_0_LogicTrst32
    );
  ram_top_periph_ram_contents_ram_46_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1021_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_IN,
      O => ram_top_periph_ram_contents_ram_46(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_113 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"CCFFAAF0CC00AAF0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_32(4),
      ADR0 => ram_top_periph_ram_contents_ram_33(4),
      ADR1 => ram_top_periph_ram_contents_ram_35(4),
      ADR5 => ram_top_periph_ram_contents_ram_34(4),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux4_113_7632
    );
  ram_top_periph_ram_contents_ram_46_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1021_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_IN,
      O => ram_top_periph_ram_contents_ram_46(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_71 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"F7E6D5C4B3A29180"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_6946,
      ADR0 => RAM_Addr_2_LogicTrst3_6947,
      ADR5 => ram_top_periph_ram_mux4_124_7536,
      ADR2 => ram_top_periph_ram_mux4_131_7631,
      ADR4 => ram_top_periph_ram_mux4_123_7537,
      ADR3 => ram_top_periph_ram_mux4_113_7632,
      O => ram_top_periph_ram_mux4_71_6803
    );
  ram_top_periph_ram_contents_ram_33_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0930_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_IN,
      O => ram_top_periph_ram_contents_ram_33(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_33_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0930_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_IN,
      O => ram_top_periph_ram_contents_ram_33(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0755_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => X"0000000100000000"
    )
    port map (
      ADR0 => RAM_Addr(1),
      ADR1 => RAM_Addr(0),
      ADR3 => RAM_Addr(2),
      ADR5 => RAM_Addr(3),
      ADR2 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n0755_inv
    );
  ram_top_periph_ram_contents_ram_33_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0930_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_IN,
      O => ram_top_periph_ram_contents_ram_33(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0895_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y21",
      INIT => X"0000000004000000"
    )
    port map (
      ADR5 => RAM_Addr(1),
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(0),
      ADR3 => RAM_Addr(3),
      ADR2 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n0895_inv
    );
  ram_top_periph_ram_contents_ram_33_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0930_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_IN,
      O => ram_top_periph_ram_contents_ram_33(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0930_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"0000000000001000"
    )
    port map (
      ADR3 => RAM_Addr(0),
      ADR5 => RAM_Addr(2),
      ADR0 => RAM_Addr(3),
      ADR1 => RAM_Addr(1),
      ADR2 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n0930_inv
    );
  ram_top_periph_ram_n0923_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => X"0000000000000100"
    )
    port map (
      ADR2 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR0 => RAM_Addr(0),
      ADR1 => RAM_Addr(2),
      ADR3 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n0923_inv
    );
  ram_top_periph_ram_contents_ram_42_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0993_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_IN,
      O => ram_top_periph_ram_contents_ram_42(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0993_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_IN,
      O => ram_top_periph_ram_contents_ram_42(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0993_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_IN,
      O => ram_top_periph_ram_contents_ram_42(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0993_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_IN,
      O => ram_top_periph_ram_contents_ram_42(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0832_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"0000002000000000"
    )
    port map (
      ADR2 => RAM_Addr(1),
      ADR1 => RAM_Addr(3),
      ADR0 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR3 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0832_inv
    );
  ram_top_periph_ram_contents_ram_38_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0965_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_IN,
      O => ram_top_periph_ram_contents_ram_38(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_38_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0965_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_IN,
      O => ram_top_periph_ram_contents_ram_38(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_38_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0965_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_IN,
      O => ram_top_periph_ram_contents_ram_38(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0993_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => X"0000000000002000"
    )
    port map (
      ADR0 => RAM_Addr(1),
      ADR1 => RAM_Addr(0),
      ADR2 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR3 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0993_inv
    );
  ram_top_periph_ram_switches_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_3_IN,
      O => ram_top_periph_ram_switches(3),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_switches_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_2_IN,
      O => ram_top_periph_ram_switches(2),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_switches_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_1_IN,
      O => ram_top_periph_ram_switches(1),
      RST => GND,
      SET => GND
    );
  ram_top_periph_ram_switches_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y2",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_ram_top_periph_ram_switches_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_switches_0_IN,
      O => ram_top_periph_ram_switches(0),
      RST => GND,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_N4_pack_8,
      O => RS232_PHY_Internal_memory_BU2_N4
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT91_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y3",
      INIT => X"00FFFFFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_N2
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT101_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y3",
      INIT => X"55FFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      O => RS232_PHY_Internal_memory_BU2_N4_pack_8
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8 : X_FF
    generic map(
      LOC => "SLICE_X9Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_8_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(8),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT91 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y3",
      INIT => X"F0F0F0F0F078F0F0"
    )
    port map (
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41,
      ADR3 => RS232_PHY_Internal_memory_BU2_N2,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_8_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9 : X_FF
    generic map(
      LOC => "SLICE_X9Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_9_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(9),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y3",
      INIT => X"FFBFFFFF00400000"
    )
    port map (
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(9),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41,
      ADR0 => RS232_PHY_Internal_memory_BU2_N4,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_9_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Addr(0),
      O => ROM_Addr_0_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Addr(2),
      O => ROM_Addr_2_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  ROM_Addr_1_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => X"CCFFCCFFCCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => controlador_CurrentState_FSM_FFd2_6508,
      ADR1 => controlador_prog_count(1),
      ADR5 => '1',
      O => ROM_Addr(1)
    );
  ROM_Addr_0_LogicTrst1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => X"F0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => controlador_prog_count(0),
      ADR3 => controlador_CurrentState_FSM_FFd2_6508,
      ADR4 => '1',
      O => ROM_Addr(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  ROM_Addr_3_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => controlador_CurrentState_FSM_FFd2_6508,
      ADR3 => controlador_prog_count(3),
      ADR5 => '1',
      O => ROM_Addr(3)
    );
  ROM_Addr_2_LogicTrst1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => X"CCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => controlador_prog_count(2),
      ADR4 => controlador_CurrentState_FSM_FFd2_6508,
      ADR3 => '1',
      O => ROM_Addr(2)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_rt : X_LUT5
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(9),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_rt_3948
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9 : X_FF
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_rt_3948,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_rt : X_LUT5
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(8),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_rt_3954
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8 : X_FF
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_rt_3954,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  ROM_Addr_7_ROM_Addr_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Addr(6),
      O => ROM_Addr_6_0
    );
  ROM_Addr_7_ROM_Addr_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_Addr(4),
      O => ROM_Addr_4_0
    );
  ROM_Addr_7_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => X"CCFFCCFFCCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => controlador_CurrentState_FSM_FFd2_6508,
      ADR1 => controlador_prog_count(7),
      ADR5 => '1',
      O => ROM_Addr(7)
    );
  ROM_Addr_6_LogicTrst1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => X"FFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => controlador_prog_count(6),
      ADR3 => controlador_CurrentState_FSM_FFd2_6508,
      ADR2 => '1',
      O => ROM_Addr(6)
    );
  ROM_Addr_5_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => controlador_CurrentState_FSM_FFd2_6508,
      ADR3 => controlador_prog_count(5),
      ADR5 => '1',
      O => ROM_Addr(5)
    );
  ROM_Addr_4_LogicTrst1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => X"CCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => controlador_prog_count(4),
      ADR4 => controlador_CurrentState_FSM_FFd2_6508,
      ADR3 => '1',
      O => ROM_Addr(4)
    );
  rom_comp_Mmux_Instruction61 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => X"0000000000000020"
    )
    port map (
      ADR4 => controlador_prog_count(8),
      ADR5 => controlador_prog_count(11),
      ADR3 => controlador_prog_count(10),
      ADR0 => controlador_CurrentState_FSM_FFd2_6508,
      ADR2 => rom_comp_n0680_9_0,
      ADR1 => controlador_prog_count(9),
      O => ROM_data(3)
    );
  rom_comp_Mmux_Instruction51 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => X"0000001000000000"
    )
    port map (
      ADR0 => controlador_prog_count(8),
      ADR4 => controlador_prog_count(11),
      ADR3 => controlador_prog_count(10),
      ADR5 => controlador_CurrentState_FSM_FFd2_6508,
      ADR2 => rom_comp_n0680_10_0,
      ADR1 => controlador_prog_count(9),
      O => ROM_data(2)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_134_o_Mux_289_o,
      O => controlador_CurrentState_2_PWR_134_o_Mux_289_o_0
    );
  controlador_CurrentState_n0672_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => controlador_CurrentState_FSM_FFd3_6540,
      ADR3 => controlador_CurrentState_FSM_FFd2_6508,
      ADR5 => '1',
      O => controlador_CurrentState_2_PWR_126_o_Mux_273_o
    );
  controlador_CurrentState_n0672_3_1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => controlador_CurrentState_FSM_FFd3_6540,
      ADR3 => controlador_CurrentState_FSM_FFd2_6508,
      O => controlador_CurrentState_2_PWR_134_o_Mux_289_o
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  rom_comp_Mmux_Instruction41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => X"0000010000000000"
    )
    port map (
      ADR0 => controlador_prog_count(8),
      ADR2 => controlador_prog_count(11),
      ADR1 => controlador_prog_count(10),
      ADR5 => controlador_CurrentState_FSM_FFd2_6508,
      ADR3 => rom_comp_n0680_11_0,
      ADR4 => controlador_prog_count(9),
      O => ROM_data(1)
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N42,
      O => N42_0
    );
  alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => X"AAAA5555AAAA5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => alu_comp_reg_a_3_6578,
      ADR0 => alu_comp_reg_b_3_6579,
      ADR5 => '1',
      O => alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_lut_3_Q_6577
    );
  alu_comp_Mmux_Alu_op_4_reg_acc_0_Mux_56_o264_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => X"FFAA2200"
    )
    port map (
      ADR2 => '1',
      ADR3 => ALU_op(0),
      ADR1 => ALU_op(4),
      ADR4 => alu_comp_reg_a_3_6578,
      ADR0 => alu_comp_reg_b_3_6579,
      O => N42
    );
  dma_top_CurrentState_FSM_FFd2_dma_top_CurrentState_FSM_FFd2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Data_read_pack_4,
      O => Data_read
    );
  dma_top_CurrentState_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_dma_top_CurrentState_FSM_FFd2_CLK,
      I => dma_top_CurrentState_FSM_FFd2_In,
      O => dma_top_CurrentState_FSM_FFd2_6543,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_CurrentState_FSM_FFd2_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"00FF000500FF0005"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR4 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR0 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR2 => RX_Empty,
      O => dma_top_CurrentState_FSM_FFd2_In
    );
  dma_top_CurrentState_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_dma_top_CurrentState_FSM_FFd1_CLK,
      I => dma_top_CurrentState_FSM_FFd1_In,
      O => dma_top_CurrentState_FSM_FFd1_6642,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_CurrentState_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"DCFC50F0DCFC50F0"
    )
    port map (
      ADR0 => dma_top_data_count(0),
      ADR3 => dma_top_data_count(1),
      ADR4 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR2 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR1 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR5 => '1',
      O => dma_top_CurrentState_FSM_FFd1_In
    );
  dma_top_Mmux_Data_Read11 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"5CFC50F0"
    )
    port map (
      ADR0 => dma_top_data_count(0),
      ADR3 => dma_top_data_count(1),
      ADR4 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR2 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR1 => dma_top_CurrentState_FSM_FFd2_6543,
      O => Data_read_pack_4
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_ram_rd_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"3030303030303030"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Data_read,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6640,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y8",
      INIT => X"FFFF3030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      ADR2 => Data_read,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6640,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_tmp_ram_rd_en
    );
  RAM_Addr_1_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y9",
      INIT => X"000000A200000080"
    )
    port map (
      ADR5 => controlador_Reg_operand_1_6684,
      ADR1 => controlador_Reg_instruct_3_6567,
      ADR0 => controlador_Reg_instruct_4_6569,
      ADR4 => controlador_Reg_instruct_2_6568,
      ADR3 => controlador_Reg_instruct_5_6570,
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_1_0,
      O => RAM_Addr_1_LogicTrst
    );
  RAM_Data_1_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"CCCCC0C00000C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => RAM_Addr(4),
      ADR4 => RAM_Addr(5),
      ADR2 => ram_top_periph_ram_mux1_7_6824,
      ADR5 => ram_top_periph_ram_mux1_8_6821,
      O => RAM_Data_1_LogicTrst3_6866
    );
  RS232_PHY_Data_FF_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_1_CLK,
      I => TX_data(1),
      O => RS232_PHY_Data_FF(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data21 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y10",
      INIT => X"F0A0F0A0F0A0F000"
    )
    port map (
      ADR1 => '1',
      ADR2 => dma_top_Mmux_TX_Data11,
      ADR0 => RAM_OE,
      ADR3 => RAM_Data_1_LogicTrst1_6822,
      ADR4 => RAM_Data_1_LogicTrst2_6865,
      ADR5 => RAM_Data_1_LogicTrst3_6866,
      O => TX_data(1)
    );
  ram_top_periph_ram_contents_ram_3_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0720_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_IN,
      O => ram_top_periph_ram_contents_ram_3(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_10 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_0(3),
      ADR4 => ram_top_periph_ram_contents_ram_1(3),
      ADR0 => ram_top_periph_ram_contents_ram_3(3),
      ADR2 => ram_top_periph_ram_contents_ram_2(3),
      ADR1 => RAM_Addr_0_LogicTrst3_7415,
      ADR3 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux3_10_7387
    );
  ram_top_periph_ram_mux1_6 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"B8B8FF33B8B8CC00"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_6946,
      ADR4 => RAM_Addr_2_LogicTrst3_6947,
      ADR5 => ram_top_periph_ram_mux1_10_7377,
      ADR2 => ram_top_periph_ram_mux1_11_7378,
      ADR0 => ram_top_periph_ram_mux1_12_7379,
      ADR3 => ram_top_periph_ram_mux1_111_7380,
      O => ram_top_periph_ram_mux1_6_6823
    );
  RAM_Data_1_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y11",
      INIT => X"CCCCCCCCEEFFEECC"
    )
    port map (
      ADR2 => '1',
      ADR1 => ram_top_gp_ram_n0025_1_0,
      ADR3 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      ADR0 => ram_top_periph_ram_mux1_71_6820,
      ADR4 => ram_top_periph_ram_mux1_6_6823,
      O => RAM_Data_1_LogicTrst2_6865
    );
  ram_top_periph_ram_contents_ram_13_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0790_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_IN,
      O => ram_top_periph_ram_contents_ram_13(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_13_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0790_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_IN,
      O => ram_top_periph_ram_contents_ram_13(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_13_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0790_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_IN,
      O => ram_top_periph_ram_contents_ram_13(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_13_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0790_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_IN,
      O => ram_top_periph_ram_contents_ram_13(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_12 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y12",
      INIT => X"EEFCEE3022FC2230"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_12(1),
      ADR0 => ram_top_periph_ram_contents_ram_13(1),
      ADR5 => ram_top_periph_ram_contents_ram_15(1),
      ADR4 => ram_top_periph_ram_contents_ram_14(1),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR1 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux1_12_7379
    );
  ram_top_periph_ram_mux3_12 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => X"CCAACCAAF0FFF000"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_12(3),
      ADR0 => ram_top_periph_ram_contents_ram_13(3),
      ADR1 => ram_top_periph_ram_contents_ram_15(3),
      ADR2 => ram_top_periph_ram_contents_ram_14(3),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux3_12_7638
    );
  ram_top_periph_ram_contents_ram_51_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1056_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_IN,
      O => ram_top_periph_ram_contents_ram_51(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_51_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1056_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_IN,
      O => ram_top_periph_ram_contents_ram_51(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_6 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => X"CACACACAFF0FF000"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_6946,
      ADR2 => RAM_Addr_2_LogicTrst3_6947,
      ADR0 => ram_top_periph_ram_mux3_111_7385,
      ADR1 => ram_top_periph_ram_mux3_12_7638,
      ADR3 => ram_top_periph_ram_mux3_11_7386,
      ADR4 => ram_top_periph_ram_mux3_10_7387,
      O => ram_top_periph_ram_mux3_6_6801
    );
  ram_top_periph_ram_contents_ram_51_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1056_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_IN,
      O => ram_top_periph_ram_contents_ram_51(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_3_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y13",
      INIT => X"F5F5F4F4F1F1F0F0"
    )
    port map (
      ADR3 => '1',
      ADR2 => ram_top_gp_ram_n0025_3_0,
      ADR1 => RAM_Addr(5),
      ADR0 => RAM_Addr(4),
      ADR5 => ram_top_periph_ram_mux3_71_6798,
      ADR4 => ram_top_periph_ram_mux3_6_6801,
      O => RAM_Data_3_LogicTrst2_6870
    );
  ram_top_periph_ram_contents_ram_56_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1091_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_IN,
      O => ram_top_periph_ram_contents_ram_56(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1077_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"0000000040000000"
    )
    port map (
      ADR0 => RAM_Addr(3),
      ADR5 => RAM_Addr(0),
      ADR1 => RAM_Addr(1),
      ADR3 => RAM_Addr(2),
      ADR4 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n1077_inv
    );
  ram_top_periph_ram_contents_ram_56_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1091_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_IN,
      O => ram_top_periph_ram_contents_ram_56(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_56_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1091_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_IN,
      O => ram_top_periph_ram_contents_ram_56(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"FFD855D8AAD800D8"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_8(1),
      ADR5 => ram_top_periph_ram_contents_ram_9(1),
      ADR4 => ram_top_periph_ram_contents_ram_11(1),
      ADR1 => ram_top_periph_ram_contents_ram_10(1),
      ADR3 => RAM_Addr_0_LogicTrst33,
      ADR0 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux1_111_7380
    );
  ram_top_periph_ram_contents_ram_56_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1091_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_IN,
      O => ram_top_periph_ram_contents_ram_56(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_133 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"CFCFC0C0FA0AFA0A"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_56(3),
      ADR3 => ram_top_periph_ram_contents_ram_57(3),
      ADR1 => ram_top_periph_ram_contents_ram_59(3),
      ADR4 => ram_top_periph_ram_contents_ram_58(3),
      ADR2 => RAM_Addr_0_LogicTrst33,
      ADR5 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux3_133_7533
    );
  ram_top_periph_ram_contents_ram_18_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0825_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_IN,
      O => ram_top_periph_ram_contents_ram_18(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_112 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"CCF0CCF0AAFFAA00"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_17(3),
      ADR1 => ram_top_periph_ram_contents_ram_19(3),
      ADR2 => ram_top_periph_ram_contents_ram_18(3),
      ADR4 => ram_top_periph_ram_contents_ram_16(3),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux3_112_7640
    );
  ram_top_periph_ram_contents_ram_18_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0825_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_IN,
      O => ram_top_periph_ram_contents_ram_18(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_7 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y15",
      INIT => X"BF8FBC8CB383B080"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_6946,
      ADR2 => RAM_Addr_2_LogicTrst3_6947,
      ADR5 => ram_top_periph_ram_mux3_122_7529,
      ADR0 => ram_top_periph_ram_mux3_13_7436,
      ADR3 => ram_top_periph_ram_mux3_121_7530,
      ADR4 => ram_top_periph_ram_mux3_112_7640,
      O => ram_top_periph_ram_mux3_7_6802
    );
  ram_top_periph_ram_contents_ram_28_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0895_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_IN,
      O => ram_top_periph_ram_contents_ram_28(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_122 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => X"ACACACACFFF00F00"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_24(3),
      ADR4 => ram_top_periph_ram_contents_ram_25(3),
      ADR0 => ram_top_periph_ram_contents_ram_27(3),
      ADR1 => ram_top_periph_ram_contents_ram_26(3),
      ADR2 => RAM_Addr_0_LogicTrst34,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux3_122_7529
    );
  ram_top_periph_ram_contents_ram_28_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0895_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_IN,
      O => ram_top_periph_ram_contents_ram_28(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_28_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0895_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_IN,
      O => ram_top_periph_ram_contents_ram_28(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_28_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0895_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_IN,
      O => ram_top_periph_ram_contents_ram_28(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1098_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y16",
      INIT => X"0040000000000000"
    )
    port map (
      ADR4 => RAM_Addr(0),
      ADR0 => RAM_Addr(2),
      ADR3 => RAM_Addr(1),
      ADR2 => RAM_Addr(3),
      ADR1 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n1098_inv
    );
  ram_top_periph_ram_mux_122 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => X"FC30EEEEFC302222"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_24(0),
      ADR5 => ram_top_periph_ram_contents_ram_25(0),
      ADR3 => ram_top_periph_ram_contents_ram_27(0),
      ADR2 => ram_top_periph_ram_contents_ram_26(0),
      ADR1 => RAM_Addr_0_LogicTrst34,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux_122_7476
    );
  ram_top_periph_ram_contents_ram_18_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0825_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_IN,
      O => ram_top_periph_ram_contents_ram_18(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => X"FFFCFFF0FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR4 => dma_top_data_count(1),
      ADR5 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR2 => RAM_Addr_1_LogicTrst,
      ADR3 => RAM_Addr_1_LogicTrst1_7487,
      ADR1 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_1_LogicTrst32
    );
  ram_top_periph_ram_contents_ram_18_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0825_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_IN,
      O => ram_top_periph_ram_contents_ram_18(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_5 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => X"FFFAFF00FAFAFFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => dma_top_data_count(1),
      ADR4 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR2 => RAM_Addr_1_LogicTrst,
      ADR0 => RAM_Addr_1_LogicTrst1_7487,
      ADR5 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_1_LogicTrst34
    );
  dma_top_n0170_inv1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y17",
      INIT => X"CCCCECEECCCCCCCC"
    )
    port map (
      ADR3 => dma_top_data_count(1),
      ADR4 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR2 => dma_top_data_count(0),
      ADR0 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR1 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR5 => dma_top_TX_RDY_ACK_out_AND_269_o,
      O => dma_top_n0170_inv1_7409
    );
  ram_top_periph_ram_mux5_14 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"FAFACFC00A0ACFC0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_60(5),
      ADR1 => ram_top_periph_ram_contents_ram_61(5),
      ADR5 => ram_top_periph_ram_contents_ram_63(5),
      ADR0 => ram_top_periph_ram_contents_ram_62(5),
      ADR2 => RAM_Addr_0_LogicTrst33,
      ADR4 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux5_14_7457
    );
  ram_top_periph_ram_mux4_14 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"DDDD8888F5A0F5A0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_60(4),
      ADR2 => ram_top_periph_ram_contents_ram_61(4),
      ADR1 => ram_top_periph_ram_contents_ram_63(4),
      ADR4 => ram_top_periph_ram_contents_ram_62(4),
      ADR0 => RAM_Addr_0_LogicTrst33,
      ADR5 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux4_14_7447
    );
  ram_top_periph_ram_contents_ram_40_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0979_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_IN,
      O => ram_top_periph_ram_contents_ram_40(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3_4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"FFF0FFA0FFFFAFAF"
    )
    port map (
      ADR1 => '1',
      ADR3 => dma_top_data_count(0),
      ADR2 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR4 => RAM_Addr_0_LogicTrst,
      ADR0 => RAM_Addr_0_LogicTrst1_7407,
      ADR5 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_0_LogicTrst33
    );
  ram_top_periph_ram_contents_ram_26_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0881_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_IN,
      O => ram_top_periph_ram_contents_ram_26(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0818_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => X"0000000001000000"
    )
    port map (
      ADR3 => RAM_Addr(0),
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR2 => RAM_Addr(5),
      ADR4 => RAM_Addr(4),
      O => ram_top_periph_ram_n0818_inv
    );
  ram_top_periph_ram_contents_ram_26_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0881_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_IN,
      O => ram_top_periph_ram_contents_ram_26(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_26_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0881_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_IN,
      O => ram_top_periph_ram_contents_ram_26(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_26_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0881_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_IN,
      O => ram_top_periph_ram_contents_ram_26(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_124 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y19",
      INIT => X"F0FFF000AACCAACC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_40(4),
      ADR4 => ram_top_periph_ram_contents_ram_41(4),
      ADR2 => ram_top_periph_ram_contents_ram_43(4),
      ADR0 => ram_top_periph_ram_contents_ram_42(4),
      ADR3 => RAM_Addr_1_LogicTrst3_5_7514,
      ADR5 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux4_124_7536
    );
  ram_top_periph_ram_contents_ram_23_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0860_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_IN,
      O => ram_top_periph_ram_contents_ram_23(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_113 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"FD5DAD0DF858A808"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_32(7),
      ADR1 => ram_top_periph_ram_contents_ram_33(7),
      ADR3 => ram_top_periph_ram_contents_ram_35(7),
      ADR4 => ram_top_periph_ram_contents_ram_34(7),
      ADR0 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux7_113_7642
    );
  ram_top_periph_ram_contents_ram_23_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0860_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_IN,
      O => ram_top_periph_ram_contents_ram_23(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_71 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"BBBBF3C08888F3C0"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_6946,
      ADR4 => RAM_Addr_2_LogicTrst3_6947,
      ADR2 => ram_top_periph_ram_mux7_124_7553,
      ADR0 => ram_top_periph_ram_mux7_131_7554,
      ADR5 => ram_top_periph_ram_mux7_123_7555,
      ADR3 => ram_top_periph_ram_mux7_113_7642,
      O => ram_top_periph_ram_mux7_71_6842
    );
  ram_top_periph_ram_contents_ram_23_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0860_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_IN,
      O => ram_top_periph_ram_contents_ram_23(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"D8D8D8D8FFAA5500"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_8(0),
      ADR4 => ram_top_periph_ram_contents_ram_9(0),
      ADR1 => ram_top_periph_ram_contents_ram_11(0),
      ADR2 => ram_top_periph_ram_contents_ram_10(0),
      ADR0 => RAM_Addr_0_LogicTrst33,
      ADR5 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux_111_6951
    );
  ram_top_periph_ram_contents_ram_23_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0860_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_IN,
      O => ram_top_periph_ram_contents_ram_23(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"FFAFFFAFFFAFF505"
    )
    port map (
      ADR1 => '1',
      ADR3 => dma_top_data_count(1),
      ADR0 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR5 => RAM_Addr_1_LogicTrst,
      ADR4 => RAM_Addr_1_LogicTrst1_7487,
      ADR2 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_1_LogicTrst33
    );
  ram_top_periph_ram_contents_ram_36_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0951_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_IN,
      O => ram_top_periph_ram_contents_ram_36(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux6_123 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => X"FC0CFAFAFC0C0A0A"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_36(6),
      ADR1 => ram_top_periph_ram_contents_ram_37(6),
      ADR3 => ram_top_periph_ram_contents_ram_39(6),
      ADR5 => ram_top_periph_ram_contents_ram_38(6),
      ADR4 => RAM_Addr_0_LogicTrst33,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux6_123_7548
    );
  ram_top_periph_ram_contents_ram_36_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0951_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_IN,
      O => ram_top_periph_ram_contents_ram_36(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_123 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => X"CCF0CCF0AAFFAA00"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_36(7),
      ADR0 => ram_top_periph_ram_contents_ram_37(7),
      ADR1 => ram_top_periph_ram_contents_ram_39(7),
      ADR2 => ram_top_periph_ram_contents_ram_38(7),
      ADR3 => RAM_Addr_0_LogicTrst33,
      ADR5 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux7_123_7555
    );
  ram_top_periph_ram_contents_ram_36_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0951_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_IN,
      O => ram_top_periph_ram_contents_ram_36(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux4_123 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => X"FACF0ACFFAC00AC0"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_37(4),
      ADR4 => ram_top_periph_ram_contents_ram_39(4),
      ADR0 => ram_top_periph_ram_contents_ram_38(4),
      ADR5 => ram_top_periph_ram_contents_ram_36(4),
      ADR2 => RAM_Addr_0_LogicTrst33,
      ADR3 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux4_123_7537
    );
  ram_top_periph_ram_contents_ram_36_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0951_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_IN,
      O => ram_top_periph_ram_contents_ram_36(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux5_123 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y22",
      INIT => X"F0FFF000CCAACCAA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_36(5),
      ADR1 => ram_top_periph_ram_contents_ram_37(5),
      ADR2 => ram_top_periph_ram_contents_ram_39(5),
      ADR4 => ram_top_periph_ram_contents_ram_38(5),
      ADR3 => RAM_Addr_0_LogicTrst33,
      ADR5 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux5_123_7543
    );
  ram_top_periph_ram_contents_ram_37_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0958_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_IN,
      O => ram_top_periph_ram_contents_ram_37(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0958_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_IN,
      O => ram_top_periph_ram_contents_ram_37(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0958_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_IN,
      O => ram_top_periph_ram_contents_ram_37(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0958_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_IN,
      O => ram_top_periph_ram_contents_ram_37(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0881_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y23",
      INIT => X"0004000000000000"
    )
    port map (
      ADR1 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(3),
      ADR0 => RAM_Addr(2),
      ADR2 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0881_inv
    );
  ram_top_periph_ram_contents_ram_38_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y24",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0965_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_IN,
      O => ram_top_periph_ram_contents_ram_38(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wr_pntr_plus1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_wr_pntr_0_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y3",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wr_pntr_plus1(0)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN : X_FF
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_6881,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X10Y5",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_7648,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X10Y5"
    )
    port map (
      CI => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1,
      DI(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X10Y5",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_6882,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X10Y5",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_7647,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"8241824182418241"
    )
    port map (
      ADR4 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(9),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(8),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_c1_v1(4)
    );
  RS232_PHY_Internal_memory_BU2_dbiterr_10_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_RS232_PHY_Internal_memory_BU2_dbiterr_10_A5LUT_O_UNCONNECTED
    );
  RS232_PHY_Shift_Q_6 : X_FF
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_6_CLK,
      I => RS232_PHY_Shift_Q_6_D_MUX_26_o,
      O => RS232_PHY_Shift_Q(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_6_D_MUX_26_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => X"FFFF0000FF3FC000"
    )
    port map (
      ADR0 => '1',
      ADR5 => RS232_PHY_Shift_i(0),
      ADR2 => RS232_PHY_Shift_i(1),
      ADR4 => RS232_PHY_Shift_Q(6),
      ADR1 => RS232_PHY_Shift_i(2),
      ADR3 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_6_D_MUX_26_o
    );
  RS232_PHY_Shift_Q_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_5_CLK,
      I => RS232_PHY_Shift_Q_5_D_MUX_27_o,
      O => RS232_PHY_Shift_Q(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_5_D_MUX_27_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => X"BA8AAAAABA8AAAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => RS232_PHY_Shift_i(1),
      ADR4 => RS232_PHY_Shift_i(2),
      ADR0 => RS232_PHY_Shift_Q(5),
      ADR2 => RS232_PHY_Shift_i(0),
      ADR3 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_5_D_MUX_27_o
    );
  RS232_PHY_Shift_Q_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_4_CLK,
      I => RS232_PHY_Shift_Q_4_D_MUX_28_o,
      O => RS232_PHY_Shift_Q(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_4_D_MUX_28_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => X"FFFFFFBB00440000"
    )
    port map (
      ADR2 => '1',
      ADR3 => RS232_PHY_Shift_i(0),
      ADR0 => RS232_PHY_Shift_i(1),
      ADR5 => RS232_PHY_Shift_Q(4),
      ADR1 => RS232_PHY_Shift_i(2),
      ADR4 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_4_D_MUX_28_o
    );
  controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => X"EEEEEEEEFBF7FFF7"
    )
    port map (
      ADR1 => controlador_Reg_instruct_5_6570,
      ADR0 => controlador_Reg_instruct_2_6568,
      ADR3 => controlador_Reg_instruct_1_6599,
      ADR4 => controlador_Reg_instruct_0_6644,
      ADR2 => controlador_Reg_instruct_3_6567,
      ADR5 => controlador_Reg_instruct_4_6569,
      O => N14
    );
  controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => X"FFFF000200000000"
    )
    port map (
      ADR2 => N14,
      ADR1 => controlador_Reg_instruct_6_6560,
      ADR0 => controlador_Reg_instruct_7_6561,
      ADR4 => controlador_CurrentState_FSM_FFd2_1_6930,
      ADR5 => controlador_CurrentState_FSM_FFd1_6558,
      ADR3 => controlador_CurrentState_FSM_FFd3_6540,
      O => controlador_CurrentState_2_PWR_33_o_Mux_87_o
    );
  RS232_PHY_Data_FF_2_RS232_PHY_Data_FF_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o,
      O => RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o_0
    );
  RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_2_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y8"
    )
    port map (
      IA => RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_4_4461,
      IB => RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_3_4466,
      O => RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o,
      SEL => RS232_PHY_Transmitter_data_count(2)
    );
  RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      ADR4 => RS232_PHY_Transmitter_data_count(1),
      ADR2 => RS232_PHY_Transmitter_data_count(0),
      ADR3 => RS232_PHY_Data_FF(2),
      ADR0 => RS232_PHY_Data_FF(3),
      ADR1 => RS232_PHY_Data_FF(1),
      ADR5 => RS232_PHY_Data_FF(0),
      O => RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_4_4461
    );
  RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"FADD50DDFA885088"
    )
    port map (
      ADR3 => RS232_PHY_Transmitter_data_count(1),
      ADR0 => RS232_PHY_Transmitter_data_count(0),
      ADR2 => RS232_PHY_Data_FF(6),
      ADR4 => RS232_PHY_Data_FF(7),
      ADR1 => RS232_PHY_Data_FF(5),
      ADR5 => RS232_PHY_Data_FF(4),
      O => RS232_PHY_Transmitter_Mmux_data_count_2_Data_7_Mux_6_o_3_4466
    );
  RAM_Data_2_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"D080D080D080D080"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => RAM_Addr(4),
      ADR0 => RAM_Addr(5),
      ADR3 => ram_top_periph_ram_mux2_7_6841,
      ADR1 => ram_top_periph_ram_mux2_8_6838,
      O => RAM_Data_2_LogicTrst3_6869
    );
  RS232_PHY_Data_FF_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_2_CLK,
      I => TX_data(2),
      O => RS232_PHY_Data_FF(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data31 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y8",
      INIT => X"AAA8AAA8AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR0 => dma_top_Mmux_TX_Data11,
      ADR5 => RAM_OE,
      ADR3 => RAM_Data_2_LogicTrst1_6839,
      ADR1 => RAM_Data_2_LogicTrst2_6868,
      ADR2 => RAM_Data_2_LogicTrst3_6869,
      O => TX_data(2)
    );
  INV_ram_top_gp_ram_Mram_contents_ram2_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram2_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram2_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram2_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_BWE1
    );
  ram_top_gp_ram_n0025_1_ram_top_gp_ram_n0025_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(1),
      O => ram_top_gp_ram_n0025_1_0
    );
  ram_top_gp_ram_Mram_contents_ram2_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y10"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram2_F7_B_4489,
      IB => ram_top_gp_ram_Mram_contents_ram2_F7_A_4497,
      O => ram_top_gp_ram_n0025(1),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram2_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X10Y10"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram2_D_4495,
      IB => ram_top_gp_ram_Mram_contents_ram2_C_4503,
      O => ram_top_gp_ram_Mram_contents_ram2_F7_B_4489,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram2_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X10Y10"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram2_B_4511,
      IB => ram_top_gp_ram_Mram_contents_ram2_A_4519,
      O => ram_top_gp_ram_Mram_contents_ram2_F7_A_4497,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram2_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram2_D_4495,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE1,
      WE2 => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram2_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram2_C_4503,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram2_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram2_B_4511,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_1_INV_ram_top_gp_ram_Mram_contents_ram2_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram2_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y10",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram2_A_4519,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_periph_ram_contents_ram_3_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0720_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_IN,
      O => ram_top_periph_ram_contents_ram_3(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_10 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => X"FCFC3030EE22EE22"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_0(1),
      ADR2 => ram_top_periph_ram_contents_ram_1(1),
      ADR4 => ram_top_periph_ram_contents_ram_3(1),
      ADR3 => ram_top_periph_ram_contents_ram_2(1),
      ADR5 => RAM_Addr_0_LogicTrst3_7415,
      ADR1 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux1_10_7377
    );
  ram_top_periph_ram_contents_ram_3_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0720_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_IN,
      O => ram_top_periph_ram_contents_ram_3(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_3_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0720_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_IN,
      O => ram_top_periph_ram_contents_ram_3(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  INV_ram_top_gp_ram_Mram_contents_ram1_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram1_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram1_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram1_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_BWE1
    );
  ram_top_gp_ram_n0025_0_ram_top_gp_ram_n0025_0_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(0),
      O => ram_top_gp_ram_n0025_0_0
    );
  ram_top_gp_ram_Mram_contents_ram1_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram1_F7_B_4542,
      IB => ram_top_gp_ram_Mram_contents_ram1_F7_A_4550,
      O => ram_top_gp_ram_n0025(0),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram1_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X10Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram1_D_4548,
      IB => ram_top_gp_ram_Mram_contents_ram1_C_4556,
      O => ram_top_gp_ram_Mram_contents_ram1_F7_B_4542,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram1_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X10Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram1_B_4564,
      IB => ram_top_gp_ram_Mram_contents_ram1_A_4572,
      O => ram_top_gp_ram_Mram_contents_ram1_F7_A_4550,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram1_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram1_D_4548,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE1,
      WE2 => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram1_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram1_C_4556,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram1_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram1_B_4564,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_0_INV_ram_top_gp_ram_Mram_contents_ram1_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram1_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X10Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram1_A_4572,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_periph_ram_contents_ram_9_2_ram_top_periph_ram_contents_ram_9_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data_2_pack_7,
      O => RAM_Data(2)
    );
  RAM_Data_2_LogicTrst5 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y13"
    )
    port map (
      IA => N66,
      IB => N67,
      O => RAM_Data_2_pack_7,
      SEL => RAM_Addr(5)
    );
  ram_top_periph_ram_contents_ram_9_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0762_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_IN,
      O => ram_top_periph_ram_contents_ram_9(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_2_LogicTrst5_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"FFFEFFF4FF00FF00"
    )
    port map (
      ADR5 => RAM_OE,
      ADR0 => RAM_Addr(4),
      ADR1 => ram_top_periph_ram_mux2_6_6840,
      ADR2 => ram_top_gp_ram_n0025_2_0,
      ADR4 => ram_top_periph_ram_mux2_7_6841,
      ADR3 => RAM_Data_2_LogicTrst1_6839,
      O => N66
    );
  RAM_Data_2_LogicTrst5_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"FFEEFF00FFFCFF00"
    )
    port map (
      ADR4 => RAM_OE,
      ADR5 => RAM_Addr(4),
      ADR2 => ram_top_periph_ram_mux2_71_6837,
      ADR1 => ram_top_gp_ram_n0025_2_0,
      ADR0 => ram_top_periph_ram_mux2_8_6838,
      ADR3 => RAM_Data_2_LogicTrst1_6839,
      O => N67
    );
  ram_top_periph_ram_contents_ram_9_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0762_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_IN,
      O => ram_top_periph_ram_contents_ram_9(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_132 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"DFDA8F8AD5D08580"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_52(2),
      ADR5 => ram_top_periph_ram_contents_ram_53(2),
      ADR1 => ram_top_periph_ram_contents_ram_55(2),
      ADR4 => ram_top_periph_ram_contents_ram_54(2),
      ADR0 => RAM_Addr_0_LogicTrst31,
      ADR2 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux2_132_7651
    );
  ram_top_periph_ram_contents_ram_9_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0762_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_IN,
      O => ram_top_periph_ram_contents_ram_9(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_8 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y13",
      INIT => X"DFD58F85DAD08A80"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR2 => RAM_Addr_2_LogicTrst3_6947,
      ADR1 => ram_top_periph_ram_mux2_14_7428,
      ADR3 => ram_top_periph_ram_mux2_133_7527,
      ADR5 => ram_top_periph_ram_mux2_125_7528,
      ADR4 => ram_top_periph_ram_mux2_132_7651,
      O => ram_top_periph_ram_mux2_8_6838
    );
  ram_top_periph_ram_contents_ram_1_0_ram_top_periph_ram_contents_ram_1_0_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data_0_pack_6,
      O => RAM_Data(0)
    );
  RAM_Data_0_LogicTrst5 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y14"
    )
    port map (
      IA => N54,
      IB => N55,
      O => RAM_Data_0_pack_6,
      SEL => RAM_Addr(5)
    );
  ram_top_periph_ram_contents_ram_1_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0706_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_IN,
      O => ram_top_periph_ram_contents_ram_1(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_0_LogicTrst5_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"FAFAEAFAFAEAEAEA"
    )
    port map (
      ADR2 => RAM_OE,
      ADR3 => RAM_Addr(4),
      ADR5 => ram_top_periph_ram_mux_6_6811,
      ADR1 => ram_top_gp_ram_n0025_0_0,
      ADR4 => ram_top_periph_ram_mux_7_6812,
      ADR0 => RAM_Data_0_LogicTrst1_6810,
      O => N54
    );
  RAM_Data_0_LogicTrst5_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"FFFFFF00FFFFD800"
    )
    port map (
      ADR3 => RAM_OE,
      ADR0 => RAM_Addr(4),
      ADR2 => ram_top_periph_ram_mux_71_6808,
      ADR5 => ram_top_gp_ram_n0025_0_0,
      ADR1 => ram_top_periph_ram_mux_8_6809,
      ADR4 => RAM_Data_0_LogicTrst1_6810,
      O => N55
    );
  ram_top_periph_ram_contents_ram_1_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0706_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_IN,
      O => ram_top_periph_ram_contents_ram_1(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_132 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"F0CCF0CCFFAA00AA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_52(1),
      ADR1 => ram_top_periph_ram_contents_ram_53(1),
      ADR2 => ram_top_periph_ram_contents_ram_55(1),
      ADR4 => ram_top_periph_ram_contents_ram_54(1),
      ADR5 => RAM_Addr_0_LogicTrst3_7415,
      ADR3 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux1_132_7652
    );
  ram_top_periph_ram_contents_ram_1_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0706_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_IN,
      O => ram_top_periph_ram_contents_ram_1(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_8 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y14",
      INIT => X"FBD97351EAC86240"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR1 => RAM_Addr_2_LogicTrst3_6947,
      ADR4 => ram_top_periph_ram_mux1_14_7420,
      ADR3 => ram_top_periph_ram_mux1_133_7522,
      ADR5 => ram_top_periph_ram_mux1_125_7523,
      ADR2 => ram_top_periph_ram_mux1_132_7652,
      O => ram_top_periph_ram_mux1_8_6821
    );
  ram_top_periph_ram_contents_ram_8_1_ram_top_periph_ram_contents_ram_8_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data_1_pack_6,
      O => RAM_Data(1)
    );
  RAM_Data_1_LogicTrst5 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y15"
    )
    port map (
      IA => N68,
      IB => N69,
      O => RAM_Data_1_pack_6,
      SEL => RAM_Addr(5)
    );
  ram_top_periph_ram_contents_ram_8_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0755_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_IN,
      O => ram_top_periph_ram_contents_ram_8(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Data_1_LogicTrst5_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"FFEEFEFEAAAAAAAA"
    )
    port map (
      ADR5 => RAM_OE,
      ADR4 => RAM_Addr(4),
      ADR2 => ram_top_periph_ram_mux1_6_6823,
      ADR1 => ram_top_gp_ram_n0025_1_0,
      ADR3 => ram_top_periph_ram_mux1_7_6824,
      ADR0 => RAM_Data_1_LogicTrst1_6822,
      O => N68
    );
  RAM_Data_1_LogicTrst5_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"FFCCFFCCFFC8FF40"
    )
    port map (
      ADR1 => RAM_OE,
      ADR0 => RAM_Addr(4),
      ADR2 => ram_top_periph_ram_mux1_71_6820,
      ADR5 => ram_top_gp_ram_n0025_1_0,
      ADR4 => ram_top_periph_ram_mux1_8_6821,
      ADR3 => RAM_Data_1_LogicTrst1_6822,
      O => N69
    );
  ram_top_periph_ram_contents_ram_8_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0755_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_IN,
      O => ram_top_periph_ram_contents_ram_8(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_132 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_52(0),
      ADR1 => ram_top_periph_ram_contents_ram_53(0),
      ADR3 => ram_top_periph_ram_contents_ram_55(0),
      ADR0 => ram_top_periph_ram_contents_ram_54(0),
      ADR5 => RAM_Addr_0_LogicTrst3_7415,
      ADR4 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux_132_7653
    );
  ram_top_periph_ram_contents_ram_8_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0755_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_IN,
      O => ram_top_periph_ram_contents_ram_8(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_8 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y15",
      INIT => X"FFCCE2E23300E2E2"
    )
    port map (
      ADR4 => RAM_Addr_3_LogicTrst3_6946,
      ADR1 => RAM_Addr_2_LogicTrst3_6947,
      ADR5 => ram_top_periph_ram_mux_14_7404,
      ADR3 => ram_top_periph_ram_mux_133_7482,
      ADR0 => ram_top_periph_ram_mux_125_7483,
      ADR2 => ram_top_periph_ram_mux_132_7653,
      O => ram_top_periph_ram_mux_8_6809
    );
  ram_top_periph_ram_contents_ram_59_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1112_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_IN,
      O => ram_top_periph_ram_contents_ram_59(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_59_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1112_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_IN,
      O => ram_top_periph_ram_contents_ram_59(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_121 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => X"FAFA0A0ACFC0CFC0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_20(1),
      ADR0 => ram_top_periph_ram_contents_ram_21(1),
      ADR4 => ram_top_periph_ram_contents_ram_23(1),
      ADR1 => ram_top_periph_ram_contents_ram_22(1),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux1_121_7519
    );
  ram_top_periph_ram_contents_ram_59_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1112_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_IN,
      O => ram_top_periph_ram_contents_ram_59(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_59_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1112_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_IN,
      O => ram_top_periph_ram_contents_ram_59(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_25_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0874_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_IN,
      O => ram_top_periph_ram_contents_ram_25(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_25_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0874_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_IN,
      O => ram_top_periph_ram_contents_ram_25(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_25_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0874_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_IN,
      O => ram_top_periph_ram_contents_ram_25(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_25_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0874_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_IN,
      O => ram_top_periph_ram_contents_ram_25(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_47_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1028_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_IN,
      O => ram_top_periph_ram_contents_ram_47(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_131 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"BBF3BBC088F388C0"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_44(0),
      ADR5 => ram_top_periph_ram_contents_ram_45(0),
      ADR0 => ram_top_periph_ram_contents_ram_47(0),
      ADR2 => ram_top_periph_ram_contents_ram_46(0),
      ADR1 => RAM_Addr_1_LogicTrst34,
      ADR3 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux_131_7654
    );
  ram_top_periph_ram_contents_ram_47_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1028_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_IN,
      O => ram_top_periph_ram_contents_ram_47(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"FFFFAFAFFFF5AF05"
    )
    port map (
      ADR1 => '1',
      ADR4 => dma_top_data_count(0),
      ADR0 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR5 => RAM_Addr_0_LogicTrst,
      ADR3 => RAM_Addr_0_LogicTrst1_7407,
      ADR2 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_0_LogicTrst31
    );
  ram_top_periph_ram_contents_ram_47_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1028_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_IN,
      O => ram_top_periph_ram_contents_ram_47(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_113 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"FFAA00AAF0CCF0CC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_32(0),
      ADR0 => ram_top_periph_ram_contents_ram_33(0),
      ADR4 => ram_top_periph_ram_contents_ram_35(0),
      ADR2 => ram_top_periph_ram_contents_ram_34(0),
      ADR5 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux_113_7655
    );
  ram_top_periph_ram_contents_ram_47_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1028_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_IN,
      O => ram_top_periph_ram_contents_ram_47(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_71 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y18",
      INIT => X"F3BBF388C0BBC088"
    )
    port map (
      ADR1 => RAM_Addr_3_LogicTrst3_6946,
      ADR3 => RAM_Addr_2_LogicTrst3_6947,
      ADR0 => ram_top_periph_ram_mux_124_7478,
      ADR2 => ram_top_periph_ram_mux_131_7654,
      ADR5 => ram_top_periph_ram_mux_123_7479,
      ADR4 => ram_top_periph_ram_mux_113_7655,
      O => ram_top_periph_ram_mux_71_6808
    );
  ram_top_periph_ram_contents_ram_44_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1007_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_IN,
      O => ram_top_periph_ram_contents_ram_44(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_44_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1007_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_IN,
      O => ram_top_periph_ram_contents_ram_44(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_44_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1007_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_IN,
      O => ram_top_periph_ram_contents_ram_44(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_44_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1007_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_IN,
      O => ram_top_periph_ram_contents_ram_44(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1014_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_IN,
      O => ram_top_periph_ram_contents_ram_45(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_6 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1014_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_IN,
      O => ram_top_periph_ram_contents_ram_45(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_5 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1014_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_IN,
      O => ram_top_periph_ram_contents_ram_45(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1014_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => X"1000000000000000"
    )
    port map (
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR0 => RAM_Addr(1),
      ADR2 => RAM_Addr(3),
      ADR5 => RAM_Addr(5),
      ADR1 => RAM_Addr(4),
      O => ram_top_periph_ram_n1014_inv
    );
  ram_top_periph_ram_contents_ram_45_4 : X_FF
    generic map(
      LOC => "SLICE_X10Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1014_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_IN,
      O => ram_top_periph_ram_contents_ram_45(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_32_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0923_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_IN,
      O => ram_top_periph_ram_contents_ram_32(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_32_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0923_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_IN,
      O => ram_top_periph_ram_contents_ram_32(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_32_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0923_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_IN,
      O => ram_top_periph_ram_contents_ram_32(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0797_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y21",
      INIT => X"0000000000400000"
    )
    port map (
      ADR0 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(1),
      ADR2 => RAM_Addr(3),
      ADR3 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0797_inv
    );
  ram_top_periph_ram_contents_ram_52_3 : X_FF
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1063_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_IN,
      O => ram_top_periph_ram_contents_ram_52(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_52_2 : X_FF
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1063_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_IN,
      O => ram_top_periph_ram_contents_ram_52(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_52_1 : X_FF
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1063_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_IN,
      O => ram_top_periph_ram_contents_ram_52(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_52_0 : X_FF
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1063_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_IN,
      O => ram_top_periph_ram_contents_ram_52(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_124 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y22",
      INIT => X"CCCCF0F0FF00AAAA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_40(7),
      ADR2 => ram_top_periph_ram_contents_ram_41(7),
      ADR1 => ram_top_periph_ram_contents_ram_43(7),
      ADR3 => ram_top_periph_ram_contents_ram_42(7),
      ADR4 => RAM_Addr_1_LogicTrst3_5_7514,
      ADR5 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux7_124_7553
    );
  ram_top_periph_ram_contents_ram_40_7 : X_FF
    generic map(
      LOC => "SLICE_X10Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0979_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_IN,
      O => ram_top_periph_ram_contents_ram_40(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT91_F : X_LUT6
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      O => RS232_PHY_Internal_memory_BU2_N6
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_8 : X_FF
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_8_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_8_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT911 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => X"FFCC3300FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41,
      ADR3 => RS232_PHY_Internal_memory_BU2_N6,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_8_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_7_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_7_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => X"F7FFFFFF08000000"
    )
    port map (
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_7_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_7,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_7_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y3",
      INIT => X"FF7F0080FFFF0000"
    )
    port map (
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_7_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT411 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y3",
      INIT => X"FF33FFFFFF33FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y3",
      INIT => X"CC33CCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_2_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_2_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_pack_7,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X11Y3",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_6_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_6_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT71 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y3",
      INIT => X"FF003FC0FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_9_GND_57_o_mux_2_OUT41,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_GND_57_o_mux_2_OUT_6_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X11Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6594,
      RST => GND,
      SET => GND
    );
  rom_comp_Mmux_Instruction91 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => X"0000000000000008"
    )
    port map (
      ADR4 => controlador_prog_count(8),
      ADR5 => controlador_prog_count(11),
      ADR2 => controlador_prog_count(10),
      ADR0 => controlador_CurrentState_FSM_FFd2_6508,
      ADR1 => rom_comp_n0680_6_0,
      ADR3 => controlador_prog_count(9),
      O => ROM_data(6)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X11Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6596,
      RST => GND,
      SET => GND
    );
  rom_comp_Mmux_Instruction81 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => X"0000000000040000"
    )
    port map (
      ADR0 => controlador_prog_count(8),
      ADR5 => controlador_prog_count(11),
      ADR2 => controlador_prog_count(10),
      ADR4 => controlador_CurrentState_FSM_FFd2_6508,
      ADR1 => rom_comp_n0680_7_0,
      ADR3 => controlador_prog_count(9),
      O => ROM_data(5)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i : X_FF
    generic map(
      LOC => "SLICE_X11Y5",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_37_o_MUX_16_o,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6616,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_6882,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_37_o_MUX_16_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y5",
      INIT => X"0707070755000000"
    )
    port map (
      ADR4 => RS232_PHY_Fifo_write,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_6881,
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6616,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp0_0,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_comp1_0,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_37_o_MUX_16_o
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd2_RS232_PHY_Transmitter_CurrentState_FSM_FFd2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N26_pack_4,
      O => N26
    );
  RS232_PHY_Transmitter_TX1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => X"F555F555F555F555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6531,
      ADR3 => RS232_PHY_Transmitter_data_count_2_Data_7_Mux_6_o_0,
      ADR2 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6529,
      ADR5 => '1',
      O => RS232_TX_OBUF_6533
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd2_In_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => X"CCCC0000"
    )
    port map (
      ADR1 => RS232_PHY_Transmitter_data_count(1),
      ADR4 => RS232_PHY_Transmitter_data_count(0),
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => N26_pack_4
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd2_CLK,
      I => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_In_4918,
      O => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6531,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd2_In : X_LUT6
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => X"3FFFFFFF0A0A0A0A"
    )
    port map (
      ADR3 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR2 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6529,
      ADR1 => RS232_PHY_Transmitter_data_count(2),
      ADR5 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6531,
      ADR4 => N26,
      ADR0 => RS232_PHY_StartTX_6532,
      O => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_In_4918
    );
  RS232_PHY_Transmitter_data_count_2_RS232_PHY_Transmitter_data_count_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_data_count_1_pack_3,
      O => RS232_PHY_Transmitter_data_count(1)
    );
  RS232_PHY_Transmitter_data_count_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_data_count_2_CLK,
      I => RS232_PHY_Transmitter_Mcount_data_count2,
      O => RS232_PHY_Transmitter_data_count(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_data_count_xor_2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => X"7777888877778888"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => RS232_PHY_Transmitter_data_count(0),
      ADR4 => RS232_PHY_Transmitter_data_count(2),
      ADR1 => RS232_PHY_Transmitter_data_count(1),
      ADR5 => '1',
      O => RS232_PHY_Transmitter_Mcount_data_count2
    );
  RS232_PHY_Transmitter_Mcount_data_count_xor_1_11 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => X"66666666"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => RS232_PHY_Transmitter_data_count(0),
      ADR3 => '1',
      ADR1 => RS232_PHY_Transmitter_data_count(1),
      O => RS232_PHY_Transmitter_Mcount_data_count1
    );
  RS232_PHY_Transmitter_data_count_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_data_count_1_CLK,
      I => RS232_PHY_Transmitter_Mcount_data_count1,
      O => RS232_PHY_Transmitter_data_count_1_pack_3,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_data_count_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_data_count_0_CLK,
      I => RS232_PHY_Transmitter_Mcount_data_count,
      O => RS232_PHY_Transmitter_data_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_Mcount_data_count_xor_0_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Transmitter_data_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Transmitter_Mcount_data_count
    );
  controlador_CurrentState_FSM_FFd2_controlador_CurrentState_FSM_FFd2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N6_pack_7,
      O => N6
    );
  controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => X"F0F00000F0F20000"
    )
    port map (
      ADR5 => N14,
      ADR1 => controlador_Reg_instruct_6_6560,
      ADR0 => controlador_Reg_instruct_7_6561,
      ADR2 => controlador_CurrentState_FSM_FFd2_1_6930,
      ADR4 => controlador_CurrentState_FSM_FFd1_6558,
      ADR3 => controlador_CurrentState_FSM_FFd3_6540,
      O => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408
    );
  controlador_CurrentState_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_controlador_CurrentState_FSM_FFd2_CLK,
      I => NlwBufferSignal_controlador_CurrentState_FSM_FFd2_IN,
      O => controlador_CurrentState_FSM_FFd2_6508,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_n0310_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => X"0000F0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => controlador_Reg_instruct_6_6560,
      ADR2 => controlador_Reg_instruct_7_6561,
      ADR5 => '1',
      O => controlador_n0310
    );
  controlador_CurrentState_FSM_FFd2_In_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => X"FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => controlador_Reg_instruct_6_6560,
      ADR2 => controlador_Reg_instruct_7_6561,
      O => N6_pack_7
    );
  controlador_CurrentState_FSM_FFd2_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_controlador_CurrentState_FSM_FFd2_1_CLK,
      I => controlador_CurrentState_FSM_FFd2_In_7659,
      O => controlador_CurrentState_FSM_FFd2_1_6930,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  controlador_CurrentState_FSM_FFd2_In : X_LUT6
    generic map(
      LOC => "SLICE_X11Y8",
      INIT => X"0000A0F50000A0B1"
    )
    port map (
      ADR4 => controlador_CurrentState_FSM_FFd3_6540,
      ADR0 => controlador_CurrentState_FSM_FFd2_6508,
      ADR3 => controlador_CurrentState_FSM_FFd1_6558,
      ADR5 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR1 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR2 => N6,
      O => controlador_CurrentState_FSM_FFd2_In_7659
    );
  RAM_Data_0_LogicTrst4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"FF000000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => RAM_Addr(4),
      ADR5 => RAM_Addr(5),
      ADR2 => ram_top_periph_ram_mux_7_6812,
      ADR3 => ram_top_periph_ram_mux_8_6809,
      O => RAM_Data_0_LogicTrst4_6864
    );
  RS232_PHY_Data_FF_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      CLK => NlwBufferSignal_RS232_PHY_Data_FF_0_CLK,
      I => TX_data(0),
      O => RS232_PHY_Data_FF(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  dma_top_Mmux_TX_Data12 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y10",
      INIT => X"F0F0F0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => dma_top_Mmux_TX_Data11,
      ADR5 => RAM_OE,
      ADR1 => RAM_Data_0_LogicTrst1_6810,
      ADR3 => RAM_Data_0_LogicTrst2_6863,
      ADR4 => RAM_Data_0_LogicTrst4_6864,
      O => TX_data(0)
    );
  ram_top_periph_ram_contents_ram_2_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0713_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_IN,
      O => ram_top_periph_ram_contents_ram_2(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_2_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0713_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_IN,
      O => ram_top_periph_ram_contents_ram_2(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_10 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"DD88DD88FAFA5050"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_0(2),
      ADR3 => ram_top_periph_ram_contents_ram_1(2),
      ADR1 => ram_top_periph_ram_contents_ram_3(2),
      ADR4 => ram_top_periph_ram_contents_ram_2(2),
      ADR5 => RAM_Addr_0_LogicTrst3_7415,
      ADR0 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux2_10_7384
    );
  ram_top_periph_ram_contents_ram_2_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0713_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_IN,
      O => ram_top_periph_ram_contents_ram_2(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_5_LogicTrst1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"0000000000A20080"
    )
    port map (
      ADR4 => controlador_Reg_operand_5_6689,
      ADR1 => controlador_Reg_instruct_3_6567,
      ADR0 => controlador_Reg_instruct_4_6569,
      ADR3 => controlador_Reg_instruct_2_6568,
      ADR5 => controlador_Reg_instruct_5_6570,
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_5_0,
      O => RAM_Addr_5_LogicTrst
    );
  ram_top_periph_ram_contents_ram_2_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0713_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_IN,
      O => ram_top_periph_ram_contents_ram_2(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_5_LogicTrst2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y11",
      INIT => X"A280A280AAAA0000"
    )
    port map (
      ADR3 => controlador_Reg_operand_5_6689,
      ADR1 => controlador_Reg_instruct_0_6644,
      ADR5 => controlador_Reg_instruct_2_6568,
      ADR0 => controlador_Reg_instruct_5_6570,
      ADR4 => alu_comp_Index_Reg_5_6727,
      ADR2 => controlador_Index_Reg_7_Reg_operand_7_add_20_OUT_5_0,
      O => RAM_Addr_5_LogicTrst1_7411
    );
  ram_top_periph_ram_contents_ram_55_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1084_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_IN,
      O => ram_top_periph_ram_contents_ram_55(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_55_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1084_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_IN,
      O => ram_top_periph_ram_contents_ram_55(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_55_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1084_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_IN,
      O => ram_top_periph_ram_contents_ram_55(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0797_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_IN,
      O => ram_top_periph_ram_contents_ram_14(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0797_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_IN,
      O => ram_top_periph_ram_contents_ram_14(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_12 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => X"FF33E2E2CC00E2E2"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_12(0),
      ADR5 => ram_top_periph_ram_contents_ram_13(0),
      ADR3 => ram_top_periph_ram_contents_ram_15(0),
      ADR2 => ram_top_periph_ram_contents_ram_14(0),
      ADR4 => RAM_Addr_0_LogicTrst32,
      ADR1 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux_12_6950
    );
  ram_top_periph_ram_contents_ram_14_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0797_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_IN,
      O => ram_top_periph_ram_contents_ram_14(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_14_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0797_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_IN,
      O => ram_top_periph_ram_contents_ram_14(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_5_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y13",
      INIT => X"AAFF88DDAAFF88DD"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => controlador_CurrentState_2_PWR_33_o_Mux_87_o,
      ADR4 => RAM_Addr_5_LogicTrst,
      ADR1 => RAM_Addr_5_LogicTrst1_7411,
      ADR3 => dma_top_n0170_inv,
      O => RAM_Addr(5)
    );
  ram_top_periph_ram_contents_ram_57_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1098_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_IN,
      O => ram_top_periph_ram_contents_ram_57(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_14 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"CFC0CFC0FAFA0A0A"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_60(2),
      ADR3 => ram_top_periph_ram_contents_ram_61(2),
      ADR1 => ram_top_periph_ram_contents_ram_63(2),
      ADR4 => ram_top_periph_ram_contents_ram_62(2),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux2_14_7428
    );
  ram_top_periph_ram_contents_ram_57_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1098_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_IN,
      O => ram_top_periph_ram_contents_ram_57(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_133 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"F0CCAAFFF0CCAA00"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_56(1),
      ADR0 => ram_top_periph_ram_contents_ram_57(1),
      ADR2 => ram_top_periph_ram_contents_ram_59(1),
      ADR1 => ram_top_periph_ram_contents_ram_58(1),
      ADR3 => RAM_Addr_0_LogicTrst33,
      ADR4 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux1_133_7522
    );
  ram_top_periph_ram_contents_ram_57_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1098_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_IN,
      O => ram_top_periph_ram_contents_ram_57(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_133 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"FC0CAFAFFC0CA0A0"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_56(2),
      ADR0 => ram_top_periph_ram_contents_ram_57(2),
      ADR3 => ram_top_periph_ram_contents_ram_59(2),
      ADR1 => ram_top_periph_ram_contents_ram_58(2),
      ADR2 => RAM_Addr_0_LogicTrst33,
      ADR4 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux2_133_7527
    );
  ram_top_periph_ram_contents_ram_57_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1098_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_IN,
      O => ram_top_periph_ram_contents_ram_57(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_133 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y14",
      INIT => X"DD88FAFADD885050"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_56(0),
      ADR1 => ram_top_periph_ram_contents_ram_59(0),
      ADR3 => ram_top_periph_ram_contents_ram_58(0),
      ADR5 => ram_top_periph_ram_contents_ram_57(0),
      ADR0 => RAM_Addr_0_LogicTrst33,
      ADR4 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux_133_7482
    );
  ram_top_periph_ram_contents_ram_20_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0839_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_IN,
      O => ram_top_periph_ram_contents_ram_20(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_6 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"FEF45E54AEA40E04"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR2 => RAM_Addr_2_LogicTrst3_6947,
      ADR1 => ram_top_periph_ram_mux_10_6948,
      ADR5 => ram_top_periph_ram_mux_11_6949,
      ADR4 => ram_top_periph_ram_mux_12_6950,
      ADR3 => ram_top_periph_ram_mux_111_6951,
      O => ram_top_periph_ram_mux_6_6811
    );
  RAM_Data_0_LogicTrst3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"FFFF2323FFFF2020"
    )
    port map (
      ADR3 => '1',
      ADR4 => ram_top_gp_ram_n0025_0_0,
      ADR2 => RAM_Addr(5),
      ADR1 => RAM_Addr(4),
      ADR0 => ram_top_periph_ram_mux_71_6808,
      ADR5 => ram_top_periph_ram_mux_6_6811,
      O => RAM_Data_0_LogicTrst2_6863
    );
  ram_top_periph_ram_contents_ram_20_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0839_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_IN,
      O => ram_top_periph_ram_contents_ram_20(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1126_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"0080000000000000"
    )
    port map (
      ADR3 => RAM_Addr(1),
      ADR1 => RAM_Addr(2),
      ADR2 => RAM_Addr(3),
      ADR4 => RAM_Addr(0),
      ADR0 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n1126_inv
    );
  ram_top_periph_ram_n1112_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y15",
      INIT => X"2000000000000000"
    )
    port map (
      ADR0 => RAM_Addr(0),
      ADR2 => RAM_Addr(3),
      ADR3 => RAM_Addr(1),
      ADR1 => RAM_Addr(2),
      ADR4 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n1112_inv
    );
  ram_top_periph_ram_mux1_13 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"AAAACCCCFF00F0F0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_28(1),
      ADR3 => ram_top_periph_ram_contents_ram_29(1),
      ADR0 => ram_top_periph_ram_contents_ram_31(1),
      ADR1 => ram_top_periph_ram_contents_ram_30(1),
      ADR4 => RAM_Addr_0_LogicTrst34,
      ADR5 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux1_13_7419
    );
  ram_top_periph_ram_mux_10 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"DDDD8888FA50FA50"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_0(0),
      ADR3 => ram_top_periph_ram_contents_ram_1(0),
      ADR1 => ram_top_periph_ram_contents_ram_3(0),
      ADR4 => ram_top_periph_ram_contents_ram_2(0),
      ADR0 => RAM_Addr_0_LogicTrst3_7415,
      ADR5 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux_10_6948
    );
  ram_top_periph_ram_contents_ram_55_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1084_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_IN,
      O => ram_top_periph_ram_contents_ram_55(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y16",
      INIT => X"FFF0FAF0FFFFAAFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => dma_top_data_count(1),
      ADR3 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR4 => RAM_Addr_1_LogicTrst,
      ADR0 => RAM_Addr_1_LogicTrst1_7487,
      ADR5 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_1_LogicTrst3_7405
    );
  ram_top_periph_ram_contents_ram_27_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0888_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_IN,
      O => ram_top_periph_ram_contents_ram_27(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_122 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"FF0FF000CACACACA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_24(1),
      ADR1 => ram_top_periph_ram_contents_ram_25(1),
      ADR3 => ram_top_periph_ram_contents_ram_27(1),
      ADR4 => ram_top_periph_ram_contents_ram_26(1),
      ADR2 => RAM_Addr_0_LogicTrst34,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux1_122_7666
    );
  ram_top_periph_ram_contents_ram_27_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0888_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_IN,
      O => ram_top_periph_ram_contents_ram_27(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_27_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0888_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_IN,
      O => ram_top_periph_ram_contents_ram_27(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_112 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"CCF0CCF0AAFFAA00"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_17(1),
      ADR1 => ram_top_periph_ram_contents_ram_19(1),
      ADR0 => ram_top_periph_ram_contents_ram_18(1),
      ADR4 => ram_top_periph_ram_contents_ram_16(1),
      ADR5 => RAM_Addr_0_LogicTrst3_7415,
      ADR3 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux1_112_7667
    );
  ram_top_periph_ram_contents_ram_27_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0888_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_IN,
      O => ram_top_periph_ram_contents_ram_27(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_7 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y17",
      INIT => X"DDF5DDA088F588A0"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR3 => RAM_Addr_2_LogicTrst3_6947,
      ADR2 => ram_top_periph_ram_mux1_122_7666,
      ADR1 => ram_top_periph_ram_mux1_13_7419,
      ADR5 => ram_top_periph_ram_mux1_121_7519,
      ADR4 => ram_top_periph_ram_mux1_112_7667,
      O => ram_top_periph_ram_mux1_7_6824
    );
  ram_top_periph_ram_contents_ram_46_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1021_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_IN,
      O => ram_top_periph_ram_contents_ram_46(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_131 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"F3EEC0EEF322C022"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_44(2),
      ADR5 => ram_top_periph_ram_contents_ram_45(2),
      ADR2 => ram_top_periph_ram_contents_ram_47(2),
      ADR4 => ram_top_periph_ram_contents_ram_46(2),
      ADR3 => RAM_Addr_1_LogicTrst34,
      ADR1 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux2_131_7669
    );
  ram_top_periph_ram_contents_ram_46_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1021_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_IN,
      O => ram_top_periph_ram_contents_ram_46(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_113 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"FF55D8D8AA00D8D8"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_32(2),
      ADR1 => ram_top_periph_ram_contents_ram_33(2),
      ADR3 => ram_top_periph_ram_contents_ram_35(2),
      ADR5 => ram_top_periph_ram_contents_ram_34(2),
      ADR0 => RAM_Addr_0_LogicTrst31,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux2_113_7670
    );
  ram_top_periph_ram_contents_ram_46_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1021_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_IN,
      O => ram_top_periph_ram_contents_ram_46(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_71 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y18",
      INIT => X"DF8FD585DA8AD080"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR2 => RAM_Addr_2_LogicTrst3_6947,
      ADR4 => ram_top_periph_ram_mux2_124_7525,
      ADR1 => ram_top_periph_ram_mux2_131_7669,
      ADR3 => ram_top_periph_ram_mux2_123_7526,
      ADR5 => ram_top_periph_ram_mux2_113_7670,
      O => ram_top_periph_ram_mux2_71_6837
    );
  ram_top_periph_ram_contents_ram_46_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1021_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_IN,
      O => ram_top_periph_ram_contents_ram_46(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_131 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"CFC0AFAFCFC0A0A0"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_44(3),
      ADR3 => ram_top_periph_ram_contents_ram_45(3),
      ADR1 => ram_top_periph_ram_contents_ram_47(3),
      ADR0 => ram_top_periph_ram_contents_ram_46(3),
      ADR2 => RAM_Addr_1_LogicTrst34,
      ADR4 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux3_131_7672
    );
  ram_top_periph_ram_mux3_113 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"AAFFAA00CCF0CCF0"
    )
    port map (
      ADR2 => ram_top_periph_ram_contents_ram_32(3),
      ADR1 => ram_top_periph_ram_contents_ram_33(3),
      ADR0 => ram_top_periph_ram_contents_ram_35(3),
      ADR4 => ram_top_periph_ram_contents_ram_34(3),
      ADR3 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux3_113_7673
    );
  ram_top_periph_ram_mux3_71 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y19",
      INIT => X"ACFFACF0AC0FAC00"
    )
    port map (
      ADR3 => RAM_Addr_3_LogicTrst3_6946,
      ADR2 => RAM_Addr_2_LogicTrst3_6947,
      ADR1 => ram_top_periph_ram_mux3_124_7531,
      ADR0 => ram_top_periph_ram_mux3_131_7672,
      ADR5 => ram_top_periph_ram_mux3_123_7532,
      ADR4 => ram_top_periph_ram_mux3_113_7673,
      O => ram_top_periph_ram_mux3_71_6798
    );
  ram_top_periph_ram_contents_ram_40_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0979_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_IN,
      O => ram_top_periph_ram_contents_ram_40(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_124 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"AFAFCFC0A0A0CFC0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_40(1),
      ADR1 => ram_top_periph_ram_contents_ram_41(1),
      ADR0 => ram_top_periph_ram_contents_ram_43(1),
      ADR5 => ram_top_periph_ram_contents_ram_42(1),
      ADR4 => RAM_Addr_1_LogicTrst3_5_7514,
      ADR2 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux1_124_7520
    );
  ram_top_periph_ram_contents_ram_40_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0979_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_IN,
      O => ram_top_periph_ram_contents_ram_40(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_1_LogicTrst3_7 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"FFCFFFCFFFCFC0CF"
    )
    port map (
      ADR0 => '1',
      ADR1 => dma_top_data_count(1),
      ADR3 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR5 => RAM_Addr_1_LogicTrst,
      ADR4 => RAM_Addr_1_LogicTrst1_7487,
      ADR2 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_1_LogicTrst3_5_7514
    );
  ram_top_periph_ram_contents_ram_40_1 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0979_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_IN,
      O => ram_top_periph_ram_contents_ram_40(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_124 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"CCFFCC00F0AAF0AA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_40(0),
      ADR4 => ram_top_periph_ram_contents_ram_41(0),
      ADR1 => ram_top_periph_ram_contents_ram_43(0),
      ADR2 => ram_top_periph_ram_contents_ram_42(0),
      ADR3 => RAM_Addr_1_LogicTrst3_5_7514,
      ADR5 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux_124_7478
    );
  ram_top_periph_ram_contents_ram_40_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0979_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_IN,
      O => ram_top_periph_ram_contents_ram_40(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RAM_Addr_0_LogicTrst3_6 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y20",
      INIT => X"FFCCFCCCFFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => dma_top_data_count(0),
      ADR3 => controlador_Mmux_CurrentState_2_PWR_33_o_Mux_87_o1_7408,
      ADR2 => RAM_Addr_0_LogicTrst,
      ADR4 => RAM_Addr_0_LogicTrst1_7407,
      ADR5 => dma_top_n0170_inv1_7409,
      O => RAM_Addr_0_LogicTrst35
    );
  ram_top_periph_ram_contents_ram_35_3 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0944_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_IN,
      O => ram_top_periph_ram_contents_ram_35(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux7_131 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"CAFFCAF0CA0FCA00"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_44(7),
      ADR0 => ram_top_periph_ram_contents_ram_45(7),
      ADR1 => ram_top_periph_ram_contents_ram_47(7),
      ADR5 => ram_top_periph_ram_contents_ram_46(7),
      ADR2 => RAM_Addr_1_LogicTrst3_5_7514,
      ADR3 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux7_131_7554
    );
  ram_top_periph_ram_contents_ram_35_2 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0944_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_IN,
      O => ram_top_periph_ram_contents_ram_35(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_35_0 : X_FF
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0944_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_IN,
      O => ram_top_periph_ram_contents_ram_35(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0944_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y21",
      INIT => X"0000000002000000"
    )
    port map (
      ADR0 => RAM_Addr(1),
      ADR2 => RAM_Addr(3),
      ADR4 => RAM_Addr(0),
      ADR1 => RAM_Addr(2),
      ADR3 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0944_inv
    );
  ram_top_periph_ram_contents_ram_41_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0986_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_IN,
      O => ram_top_periph_ram_contents_ram_41(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_41_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0986_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_IN,
      O => ram_top_periph_ram_contents_ram_41(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0986_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y22",
      INIT => X"0000040000000000"
    )
    port map (
      ADR1 => RAM_Addr(0),
      ADR0 => RAM_Addr(1),
      ADR5 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR3 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0986_inv
    );
  ram_top_periph_ram_contents_ram_43_7 : X_FF
    generic map(
      LOC => "SLICE_X11Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1000_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_IN,
      O => ram_top_periph_ram_contents_ram_43(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_4 : X_FF
    generic map(
      LOC => "SLICE_X11Y23",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1000_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_IN,
      O => ram_top_periph_ram_contents_ram_43(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_pack_9,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(9),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT1031 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"0080000000800000"
    )
    port map (
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT103
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT71 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"AA6AAAAA"
    )
    port map (
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_6_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_6_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_pack_9,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"0F0FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT811 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"FF77FFFFFFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT41,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT81_7678
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9 : X_FF
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_9_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(9),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT101 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"FF807780FF807780"
    )
    port map (
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT103,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(9),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT81_7678,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_9_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_rt : X_LUT5
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(9),
      ADR4 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_rt_5339
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9 : X_FF
    generic map(
      LOC => "SLICE_X12Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_rt_5339,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(9),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  rom_comp_n0680_5_rom_comp_n0680_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(5),
      O => rom_comp_n0680_5_0
    );
  rom_comp_Mram_n068014_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y3"
    )
    port map (
      IA => rom_comp_Mram_n068014_f71,
      IB => rom_comp_Mram_n068014_f7_5344,
      O => rom_comp_n0680(5),
      SEL => ROM_Addr(7)
    );
  rom_comp_Mram_n068014_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y3"
    )
    port map (
      IA => rom_comp_Mram_n0680143_5345,
      IB => rom_comp_Mram_n0680142_5353,
      O => rom_comp_Mram_n068014_f71,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n068014_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y3"
    )
    port map (
      IA => rom_comp_Mram_n0680141_5361,
      IB => rom_comp_Mram_n068014_5369,
      O => rom_comp_Mram_n068014_f7_5344,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n0680143 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"084AADAF542A0881"
    )
    port map (
      ADR0 => ROM_Addr_0_0,
      ADR2 => ROM_Addr_2_0,
      ADR1 => ROM_Addr(5),
      ADR5 => ROM_Addr(1),
      ADR4 => ROM_Addr(3),
      ADR3 => ROM_Addr_4_0,
      O => rom_comp_Mram_n0680143_5345
    );
  rom_comp_Mram_n0680142 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"30F8BC1C120B07C5"
    )
    port map (
      ADR2 => ROM_Addr_4_0,
      ADR5 => ROM_Addr(1),
      ADR3 => ROM_Addr_0_0,
      ADR1 => ROM_Addr(3),
      ADR0 => ROM_Addr_2_0,
      ADR4 => ROM_Addr(5),
      O => rom_comp_Mram_n0680142_5353
    );
  rom_comp_Mram_n0680141 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"892567E560063DA5"
    )
    port map (
      ADR1 => ROM_Addr_2_0,
      ADR0 => ROM_Addr(3),
      ADR2 => ROM_Addr(1),
      ADR3 => ROM_Addr(5),
      ADR5 => ROM_Addr_4_0,
      ADR4 => ROM_Addr_0_0,
      O => rom_comp_Mram_n0680141_5361
    );
  rom_comp_Mram_n068014 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => X"002000DA004400AB"
    )
    port map (
      ADR3 => ROM_Addr(5),
      ADR4 => ROM_Addr_0_0,
      ADR0 => ROM_Addr(3),
      ADR5 => ROM_Addr_2_0,
      ADR2 => ROM_Addr(1),
      ADR1 => ROM_Addr_4_0,
      O => rom_comp_Mram_n068014_5369
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X12Y4",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_11_o_MUX_2_o,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6595,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_Mmux_rd_rst_asreg_GND_11_o_MUX_2_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6595,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6596,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_11_o_MUX_2_o
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"33330000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6594,
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6595,
      ADR3 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X12Y4",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_11_o_MUX_1_o,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6563,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_Mmux_wr_rst_asreg_GND_11_o_MUX_1_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"0C0C0C0C0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6563,
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6564,
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_11_o_MUX_1_o
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => X"0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6562,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6563,
      ADR2 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb
    );
  RS232_PHY_Shift_Q_7_RS232_PHY_Shift_Q_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Fifo_write_pack_2,
      O => RS232_PHY_Fifo_write
    );
  RS232_PHY_Receiver_Mmux_Code_out11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"B8000000B8000000"
    )
    port map (
      ADR4 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      ADR3 => RS232_PHY_LineRD_in_6618,
      ADR1 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      ADR2 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR0 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR5 => '1',
      O => RS232_PHY_Code_out
    );
  RS232_PHY_Receiver_Mmux_Store_out11 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"30000000"
    )
    port map (
      ADR4 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      ADR3 => RS232_PHY_LineRD_in_6618,
      ADR1 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      ADR2 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR0 => '1',
      O => RS232_PHY_Fifo_write_pack_2
    );
  RS232_PHY_Shift_Q_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Shift_Q_7_CLK,
      I => RS232_PHY_Shift_Q_7_D_MUX_25_o,
      O => RS232_PHY_Shift_Q(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Shift_Mmux_Q_7_D_MUX_25_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"FF5FA000FFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR2 => RS232_PHY_Shift_i(0),
      ADR0 => RS232_PHY_Shift_i(1),
      ADR4 => RS232_PHY_Shift_Q(7),
      ADR5 => RS232_PHY_Shift_i(2),
      ADR3 => RS232_PHY_Code_out,
      O => RS232_PHY_Shift_Q_7_D_MUX_25_o
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_ram_wr_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => X"00CC00CC00CC00CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => RS232_PHY_Fifo_write,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6616,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_wr_en
    );
  rom_comp_n0680_11_rom_comp_n0680_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(11),
      O => rom_comp_n0680_11_0
    );
  rom_comp_Mram_n06802_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y6"
    )
    port map (
      IA => rom_comp_Mram_n06802_f71,
      IB => rom_comp_Mram_n06802_f7_5415,
      O => rom_comp_n0680(11),
      SEL => ROM_Addr(7)
    );
  rom_comp_Mram_n06802_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y6"
    )
    port map (
      IA => rom_comp_Mram_n068024_5416,
      IB => rom_comp_Mram_n068023_5424,
      O => rom_comp_Mram_n06802_f71,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n06802_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y6"
    )
    port map (
      IA => rom_comp_Mram_n068022_5432,
      IB => rom_comp_Mram_n068021_5440,
      O => rom_comp_Mram_n06802_f7_5415,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n068024 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"12B041977254A4C6"
    )
    port map (
      ADR2 => ROM_Addr_4_0,
      ADR5 => ROM_Addr(1),
      ADR3 => ROM_Addr(3),
      ADR1 => ROM_Addr(5),
      ADR4 => ROM_Addr_2_0,
      ADR0 => ROM_Addr_0_0,
      O => rom_comp_Mram_n068024_5416
    );
  rom_comp_Mram_n068023 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"2D05458EC3F3D813"
    )
    port map (
      ADR2 => ROM_Addr_4_0,
      ADR5 => ROM_Addr(3),
      ADR1 => ROM_Addr(1),
      ADR4 => ROM_Addr(5),
      ADR3 => ROM_Addr_0_0,
      ADR0 => ROM_Addr_2_0,
      O => rom_comp_Mram_n068023_5424
    );
  rom_comp_Mram_n068022 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"8309806A235284D5"
    )
    port map (
      ADR5 => ROM_Addr_2_0,
      ADR3 => ROM_Addr(5),
      ADR2 => ROM_Addr(1),
      ADR1 => ROM_Addr_4_0,
      ADR4 => ROM_Addr(3),
      ADR0 => ROM_Addr_0_0,
      O => rom_comp_Mram_n068022_5432
    );
  rom_comp_Mram_n068021 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => X"0000400104550500"
    )
    port map (
      ADR0 => ROM_Addr(5),
      ADR4 => ROM_Addr_2_0,
      ADR5 => ROM_Addr_4_0,
      ADR1 => ROM_Addr_0_0,
      ADR2 => ROM_Addr(3),
      ADR3 => ROM_Addr(1),
      O => rom_comp_Mram_n068021_5440
    );
  rom_comp_n0680_12_rom_comp_n0680_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(12),
      O => rom_comp_n0680_12_0
    );
  rom_comp_Mram_n0680_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y7"
    )
    port map (
      IA => rom_comp_Mram_n0680_f71,
      IB => rom_comp_Mram_n0680_f7_5449,
      O => rom_comp_n0680(12),
      SEL => ROM_Addr(7)
    );
  rom_comp_Mram_n0680_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y7"
    )
    port map (
      IA => rom_comp_Mram_n06803_5450,
      IB => rom_comp_Mram_n06802_5458,
      O => rom_comp_Mram_n0680_f71,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n0680_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y7"
    )
    port map (
      IA => rom_comp_Mram_n06801_5466,
      IB => rom_comp_Mram_n0680,
      O => rom_comp_Mram_n0680_f7_5449,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n06804 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"AA6AB155936A7199"
    )
    port map (
      ADR0 => ROM_Addr(3),
      ADR4 => ROM_Addr(1),
      ADR2 => ROM_Addr_4_0,
      ADR1 => ROM_Addr(5),
      ADR5 => ROM_Addr_2_0,
      ADR3 => ROM_Addr_0_0,
      O => rom_comp_Mram_n06803_5450
    );
  rom_comp_Mram_n06803 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"B298AB77D4208B62"
    )
    port map (
      ADR0 => ROM_Addr(3),
      ADR1 => ROM_Addr(1),
      ADR3 => ROM_Addr_0_0,
      ADR4 => ROM_Addr(5),
      ADR5 => ROM_Addr_2_0,
      ADR2 => ROM_Addr_4_0,
      O => rom_comp_Mram_n06802_5458
    );
  rom_comp_Mram_n06802 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"72DD8231EDE70072"
    )
    port map (
      ADR2 => ROM_Addr_2_0,
      ADR1 => ROM_Addr_4_0,
      ADR0 => ROM_Addr(1),
      ADR5 => ROM_Addr(3),
      ADR3 => ROM_Addr(5),
      ADR4 => ROM_Addr_0_0,
      O => rom_comp_Mram_n06801_5466
    );
  rom_comp_Mram_n06801 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y7",
      INIT => X"0041008100DF00D0"
    )
    port map (
      ADR3 => ROM_Addr(5),
      ADR2 => ROM_Addr_2_0,
      ADR1 => ROM_Addr_0_0,
      ADR5 => ROM_Addr_4_0,
      ADR0 => ROM_Addr(3),
      ADR4 => ROM_Addr(1),
      O => rom_comp_Mram_n0680
    );
  dma_top_Mmux_TX_Data11_dma_top_Mmux_TX_Data11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_pack_4,
      O => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6529
    );
  dma_top_Mmux_TX_Data111 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"0051000000000000"
    )
    port map (
      ADR5 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR3 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR0 => dma_top_CurrentState_FSM_FFd1_6642,
      ADR4 => dma_top_TX_RDY_ACK_out_AND_269_o,
      ADR1 => dma_top_data_count(1),
      ADR2 => dma_top_data_count(0),
      O => dma_top_Mmux_TX_Data11
    );
  dma_top_TX_RDY_ACK_out_AND_269_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"000000000000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => RS232_PHY_Ack_in_6855,
      ADR4 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6529,
      ADR5 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6531,
      O => dma_top_TX_RDY_ACK_out_AND_269_o
    );
  RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"8800880088008800"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR1 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6531,
      ADR0 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6529,
      ADR5 => '1',
      O => RS232_PHY_Transmitter_en_data_count_width_count_7_AND_2_o
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd1_In1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"CCAACCAA"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o,
      ADR1 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6531,
      ADR0 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6529,
      O => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_In
    );
  RS232_PHY_Transmitter_CurrentState_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd1_CLK,
      I => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_In,
      O => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_pack_4,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => X"4000000000000000"
    )
    port map (
      ADR1 => RS232_PHY_Transmitter_width_count(5),
      ADR2 => RS232_PHY_Transmitter_width_count(3),
      ADR4 => RS232_PHY_Transmitter_width_count(7),
      ADR3 => RS232_PHY_Transmitter_width_count(2),
      ADR5 => RS232_PHY_Transmitter_width_count(1),
      ADR0 => N28,
      O => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o
    );
  ram_top_periph_ram_contents_ram_61_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1126_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_IN,
      O => ram_top_periph_ram_contents_ram_61(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1126_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_IN,
      O => ram_top_periph_ram_contents_ram_61(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1126_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_IN,
      O => ram_top_periph_ram_contents_ram_61(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_61_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1126_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_IN,
      O => ram_top_periph_ram_contents_ram_61(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0804_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_IN,
      O => ram_top_periph_ram_contents_ram_15(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0804_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_IN,
      O => ram_top_periph_ram_contents_ram_15(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0804_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_IN,
      O => ram_top_periph_ram_contents_ram_15(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_15_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0804_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_IN,
      O => ram_top_periph_ram_contents_ram_15(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0846_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_IN,
      O => ram_top_periph_ram_contents_ram_21(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_121 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"FFE455E4AAE400E4"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_20(0),
      ADR5 => ram_top_periph_ram_contents_ram_21(0),
      ADR4 => ram_top_periph_ram_contents_ram_23(0),
      ADR2 => ram_top_periph_ram_contents_ram_22(0),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR0 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux_121_7679
    );
  ram_top_periph_ram_contents_ram_21_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0846_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_IN,
      O => ram_top_periph_ram_contents_ram_21(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_21_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0846_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_IN,
      O => ram_top_periph_ram_contents_ram_21(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_112 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"FC0CFAFAFC0C0A0A"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_17(0),
      ADR3 => ram_top_periph_ram_contents_ram_19(0),
      ADR1 => ram_top_periph_ram_contents_ram_18(0),
      ADR0 => ram_top_periph_ram_contents_ram_16(0),
      ADR2 => RAM_Addr_0_LogicTrst3_7415,
      ADR4 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux_112_7680
    );
  ram_top_periph_ram_contents_ram_21_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0846_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_IN,
      O => ram_top_periph_ram_contents_ram_21(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_7 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y14",
      INIT => X"FF55AA00E4E4E4E4"
    )
    port map (
      ADR0 => RAM_Addr_3_LogicTrst3_6946,
      ADR5 => RAM_Addr_2_LogicTrst3_6947,
      ADR2 => ram_top_periph_ram_mux_122_7476,
      ADR3 => ram_top_periph_ram_mux_13_7401,
      ADR4 => ram_top_periph_ram_mux_121_7679,
      ADR1 => ram_top_periph_ram_mux_112_7680,
      O => ram_top_periph_ram_mux_7_6812
    );
  ram_top_periph_ram_mux_14 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"E4E4E4E4FF55AA00"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_60(0),
      ADR1 => ram_top_periph_ram_contents_ram_61(0),
      ADR2 => ram_top_periph_ram_contents_ram_63(0),
      ADR3 => ram_top_periph_ram_contents_ram_62(0),
      ADR5 => RAM_Addr_0_LogicTrst32,
      ADR0 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux_14_7404
    );
  ram_top_periph_ram_contents_ram_20_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0839_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_IN,
      O => ram_top_periph_ram_contents_ram_20(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_14 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"AAAAF0F0FF00CCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_60(3),
      ADR3 => ram_top_periph_ram_contents_ram_61(3),
      ADR0 => ram_top_periph_ram_contents_ram_63(3),
      ADR2 => ram_top_periph_ram_contents_ram_62(3),
      ADR4 => RAM_Addr_0_LogicTrst33,
      ADR5 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux3_14_7437
    );
  ram_top_periph_ram_contents_ram_20_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0839_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_IN,
      O => ram_top_periph_ram_contents_ram_20(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_121 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y15",
      INIT => X"F0CCF0CCAAFFAA00"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_20(2),
      ADR0 => ram_top_periph_ram_contents_ram_21(2),
      ADR2 => ram_top_periph_ram_contents_ram_23(2),
      ADR1 => ram_top_periph_ram_contents_ram_22(2),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux2_121_7524
    );
  ram_top_periph_ram_contents_ram_60_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1119_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_IN,
      O => ram_top_periph_ram_contents_ram_60(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_60_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1119_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_IN,
      O => ram_top_periph_ram_contents_ram_60(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_13 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"EF4FEA4AE545E040"
    )
    port map (
      ADR4 => ram_top_periph_ram_contents_ram_28(0),
      ADR1 => ram_top_periph_ram_contents_ram_29(0),
      ADR3 => ram_top_periph_ram_contents_ram_31(0),
      ADR5 => ram_top_periph_ram_contents_ram_30(0),
      ADR2 => RAM_Addr_0_LogicTrst34,
      ADR0 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux_13_7401
    );
  ram_top_periph_ram_contents_ram_60_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1119_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_IN,
      O => ram_top_periph_ram_contents_ram_60(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_60_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1119_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_IN,
      O => ram_top_periph_ram_contents_ram_60(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0853_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => X"0000000000200000"
    )
    port map (
      ADR1 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR5 => RAM_Addr(0),
      ADR0 => RAM_Addr(1),
      ADR3 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0853_inv
    );
  ram_top_periph_ram_mux2_122 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"FF00F0F0AAAACCCC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_24(2),
      ADR2 => ram_top_periph_ram_contents_ram_25(2),
      ADR3 => ram_top_periph_ram_contents_ram_27(2),
      ADR0 => ram_top_periph_ram_contents_ram_26(2),
      ADR5 => RAM_Addr_0_LogicTrst34,
      ADR4 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux2_122_7683
    );
  ram_top_periph_ram_contents_ram_24_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0867_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_IN,
      O => ram_top_periph_ram_contents_ram_24(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_13 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"AAAACCCCF0F0FF00"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_28(2),
      ADR1 => ram_top_periph_ram_contents_ram_29(2),
      ADR0 => ram_top_periph_ram_contents_ram_31(2),
      ADR2 => ram_top_periph_ram_contents_ram_30(2),
      ADR5 => RAM_Addr_0_LogicTrst34,
      ADR4 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux2_13_7684
    );
  ram_top_periph_ram_mux2_112 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"ACACACACFF0FF000"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_17(2),
      ADR0 => ram_top_periph_ram_contents_ram_19(2),
      ADR1 => ram_top_periph_ram_contents_ram_18(2),
      ADR4 => ram_top_periph_ram_contents_ram_16(2),
      ADR2 => RAM_Addr_0_LogicTrst31,
      ADR5 => RAM_Addr_1_LogicTrst35,
      O => ram_top_periph_ram_mux2_112_7685
    );
  ram_top_periph_ram_mux2_7 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y17",
      INIT => X"B8B8B8B8FFCC3300"
    )
    port map (
      ADR5 => RAM_Addr_3_LogicTrst3_6946,
      ADR1 => RAM_Addr_2_LogicTrst3_6947,
      ADR2 => ram_top_periph_ram_mux2_122_7683,
      ADR0 => ram_top_periph_ram_mux2_13_7684,
      ADR4 => ram_top_periph_ram_mux2_121_7524,
      ADR3 => ram_top_periph_ram_mux2_112_7685,
      O => ram_top_periph_ram_mux2_7_6841
    );
  ram_top_periph_ram_contents_ram_36_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0951_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_IN,
      O => ram_top_periph_ram_contents_ram_36(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_36_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0951_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_IN,
      O => ram_top_periph_ram_contents_ram_36(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_36_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0951_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_IN,
      O => ram_top_periph_ram_contents_ram_36(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux_123 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y18",
      INIT => X"F0AACCFFF0AACC00"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_37(0),
      ADR2 => ram_top_periph_ram_contents_ram_39(0),
      ADR0 => ram_top_periph_ram_contents_ram_38(0),
      ADR5 => ram_top_periph_ram_contents_ram_36(0),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR4 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux_123_7479
    );
  ram_top_periph_ram_contents_ram_38_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0965_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_IN,
      O => ram_top_periph_ram_contents_ram_38(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_124 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => X"CFC0AFAFCFC0A0A0"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_40(3),
      ADR0 => ram_top_periph_ram_contents_ram_41(3),
      ADR1 => ram_top_periph_ram_contents_ram_43(3),
      ADR3 => ram_top_periph_ram_contents_ram_42(3),
      ADR4 => RAM_Addr_1_LogicTrst3_5_7514,
      ADR2 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux3_124_7531
    );
  ram_top_periph_ram_contents_ram_38_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0965_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_IN,
      O => ram_top_periph_ram_contents_ram_38(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1133_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => X"0080000000000000"
    )
    port map (
      ADR3 => RAM_Addr(0),
      ADR2 => RAM_Addr(2),
      ADR4 => RAM_Addr(3),
      ADR1 => RAM_Addr(1),
      ADR5 => RAM_Addr(5),
      ADR0 => RAM_Addr(4),
      O => ram_top_periph_ram_n1133_inv
    );
  ram_top_periph_ram_contents_ram_38_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0965_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_IN,
      O => ram_top_periph_ram_contents_ram_38(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_123 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y19",
      INIT => X"FBD97351EAC86240"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_36(2),
      ADR2 => ram_top_periph_ram_contents_ram_37(2),
      ADR4 => ram_top_periph_ram_contents_ram_39(2),
      ADR3 => ram_top_periph_ram_contents_ram_38(2),
      ADR1 => RAM_Addr_0_LogicTrst32,
      ADR0 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux2_123_7526
    );
  ram_top_periph_ram_contents_ram_19_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0832_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_IN,
      O => ram_top_periph_ram_contents_ram_19(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux2_124 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => X"FFCCF0AA00CCF0AA"
    )
    port map (
      ADR0 => ram_top_periph_ram_contents_ram_40(2),
      ADR1 => ram_top_periph_ram_contents_ram_41(2),
      ADR5 => ram_top_periph_ram_contents_ram_43(2),
      ADR2 => ram_top_periph_ram_contents_ram_42(2),
      ADR3 => RAM_Addr_1_LogicTrst3_5_7514,
      ADR4 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux2_124_7525
    );
  ram_top_periph_ram_contents_ram_19_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0832_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_IN,
      O => ram_top_periph_ram_contents_ram_19(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_19_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0832_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_IN,
      O => ram_top_periph_ram_contents_ram_19(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_19_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0832_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_IN,
      O => ram_top_periph_ram_contents_ram_19(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_7 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0972_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_IN,
      O => ram_top_periph_ram_contents_ram_39(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_6 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0972_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_IN,
      O => ram_top_periph_ram_contents_ram_39(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_4 : X_FF
    generic map(
      LOC => "SLICE_X12Y21",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0972_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_IN,
      O => ram_top_periph_ram_contents_ram_39(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_5 : X_FF
    generic map(
      LOC => "SLICE_X12Y22",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0972_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_IN,
      O => ram_top_periph_ram_contents_ram_39(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o_7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y2",
      INIT => X"FFFFCCFFFFFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => RS232_PHY_Receiver_width_count(1),
      ADR1 => RS232_PHY_Receiver_width_count(0),
      ADR4 => RS232_PHY_Receiver_width_count(6),
      O => N32
    );
  RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X13Y2",
      INIT => X"0200000000000000"
    )
    port map (
      ADR4 => RS232_PHY_Receiver_width_count(5),
      ADR1 => RS232_PHY_Receiver_width_count(4),
      ADR2 => N32,
      ADR5 => RS232_PHY_Receiver_width_count(7),
      ADR0 => RS232_PHY_Receiver_width_count(2),
      ADR3 => RS232_PHY_Receiver_width_count(3),
      O => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y3",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK,
      I => '0',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0,
      RST => GND
    );
  controlador_set_prog_count_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y4",
      INIT => X"FFFFEFEFFFFFFFEF"
    )
    port map (
      ADR1 => N44,
      ADR4 => controlador_CurrentState_FSM_FFd3_6540,
      ADR0 => controlador_Reg_instruct_1_6599,
      ADR5 => alu_comp_FlagZ_7019,
      ADR3 => controlador_Reg_instruct_0_6644,
      ADR2 => controlador_CurrentState_FSM_FFd1_6558,
      O => controlador_set_prog_count_inv
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X13Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6562,
      RST => GND,
      SET => GND
    );
  controlador_Mmux_set_prog_count1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y4",
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      ADR4 => controlador_Reg_instruct_5_6570,
      ADR1 => controlador_Reg_instruct_3_6567,
      ADR5 => controlador_Reg_instruct_4_6569,
      ADR3 => controlador_Reg_instruct_6_6560,
      ADR2 => controlador_Reg_instruct_2_6568,
      ADR0 => controlador_Reg_instruct_7_6561,
      O => N44
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X13Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6564,
      RST => GND,
      SET => GND
    );
  controlador_Mmux_set_prog_count1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y4",
      INIT => X"0000003100000000"
    )
    port map (
      ADR5 => controlador_CurrentState_FSM_FFd1_6558,
      ADR3 => controlador_CurrentState_FSM_FFd3_6540,
      ADR1 => controlador_Reg_instruct_1_6599,
      ADR4 => N44,
      ADR2 => alu_comp_FlagZ_7019,
      ADR0 => controlador_Reg_instruct_0_6644,
      O => controlador_set_prog_count
    );
  rom_comp_Mmux_Instruction101 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => X"0000000000040000"
    )
    port map (
      ADR2 => controlador_prog_count(8),
      ADR0 => controlador_prog_count(11),
      ADR3 => controlador_prog_count(10),
      ADR4 => controlador_CurrentState_FSM_FFd2_6508,
      ADR1 => rom_comp_n0680_5_0,
      ADR5 => controlador_prog_count(9),
      O => ROM_data(7)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i : X_FF
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_14_o,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6640,
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_32_o_MUX_14_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => X"FF33FFFFA000A0A0"
    )
    port map (
      ADR4 => RS232_PHY_Fifo_write,
      ADR2 => Data_read,
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_6616,
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_6640,
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp0_0,
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_comp1_0,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_14_o
    );
  RS232_PHY_StartTX_RS232_PHY_StartTX_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Transmitter_en_width_count,
      O => RS232_PHY_Transmitter_en_width_count_0
    );
  rom_comp_Mmux_Instruction11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => X"0000000400000000"
    )
    port map (
      ADR2 => controlador_prog_count(8),
      ADR0 => controlador_prog_count(11),
      ADR4 => controlador_prog_count(10),
      ADR5 => controlador_CurrentState_FSM_FFd2_6508,
      ADR1 => rom_comp_n0680_12_0,
      ADR3 => controlador_prog_count(9),
      O => ROM_data(0)
    );
  RS232_PHY_Transmitter_CurrentState_n0054_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => X"0000555500005555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6531,
      ADR0 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6529,
      ADR5 => '1',
      O => TX_RDY
    );
  RS232_PHY_Transmitter_CurrentState_n0054_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => X"FFFFAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Transmitter_CurrentState_FSM_FFd2_6531,
      ADR0 => RS232_PHY_Transmitter_CurrentState_FSM_FFd1_6529,
      O => RS232_PHY_Transmitter_en_width_count
    );
  RS232_PHY_StartTX : X_FF
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => '0'
    )
    port map (
      CE => Reset_IBUF_0,
      CLK => NlwBufferSignal_RS232_PHY_StartTX_CLK,
      I => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o,
      O => RS232_PHY_StartTX_6532,
      RST => GND,
      SET => GND
    );
  RS232_PHY_Valid_D_TX_RDY_i_AND_20_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => X"00000000B0000000"
    )
    port map (
      ADR5 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR3 => dma_top_TX_RDY_ACK_out_AND_269_o,
      ADR4 => TX_RDY,
      ADR2 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR0 => dma_top_data_count(0),
      ADR1 => dma_top_data_count(1),
      O => RS232_PHY_Valid_D_TX_RDY_i_AND_20_o
    );
  RS232_PHY_Ack_in : X_FF
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Ack_in_CLK,
      I => RS232_PHY_Valid_D_INV_19_o,
      O => RS232_PHY_Ack_in_6855,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Valid_D_INV_19_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => X"FFFF5FFFFFFFDFFF"
    )
    port map (
      ADR4 => dma_top_CurrentState_FSM_FFd2_6543,
      ADR0 => TX_RDY,
      ADR2 => dma_top_CurrentState_FSM_FFd3_6546,
      ADR1 => dma_top_data_count(1),
      ADR5 => dma_top_data_count(0),
      ADR3 => dma_top_TX_RDY_ACK_out_AND_269_o,
      O => RS232_PHY_Valid_D_INV_19_o
    );
  ram_top_periph_ram_contents_ram_58_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1105_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_IN,
      O => ram_top_periph_ram_contents_ram_58(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1105_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_IN,
      O => ram_top_periph_ram_contents_ram_58(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1105_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_IN,
      O => ram_top_periph_ram_contents_ram_58(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_58_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y13",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1105_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_IN,
      O => ram_top_periph_ram_contents_ram_58(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0853_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_IN,
      O => ram_top_periph_ram_contents_ram_22(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_22_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0853_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_IN,
      O => ram_top_periph_ram_contents_ram_22(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_63_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1140_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_IN,
      O => ram_top_periph_ram_contents_ram_63(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1140_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"8000000000000000"
    )
    port map (
      ADR2 => RAM_Addr(3),
      ADR1 => RAM_Addr(1),
      ADR0 => RAM_Addr(0),
      ADR3 => RAM_Addr(2),
      ADR4 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n1140_inv
    );
  ram_top_periph_ram_contents_ram_63_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1140_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_IN,
      O => ram_top_periph_ram_contents_ram_63(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_63_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1140_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_IN,
      O => ram_top_periph_ram_contents_ram_63(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_14 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => X"F0FFF000AACCAACC"
    )
    port map (
      ADR1 => ram_top_periph_ram_contents_ram_60(1),
      ADR0 => ram_top_periph_ram_contents_ram_61(1),
      ADR4 => ram_top_periph_ram_contents_ram_62(1),
      ADR2 => ram_top_periph_ram_contents_ram_63(1),
      ADR3 => RAM_Addr_0_LogicTrst32,
      ADR5 => RAM_Addr_1_LogicTrst3_7405,
      O => ram_top_periph_ram_mux1_14_7420
    );
  ram_top_periph_ram_contents_ram_63_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1140_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_IN,
      O => ram_top_periph_ram_contents_ram_63(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_31_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0916_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_IN,
      O => ram_top_periph_ram_contents_ram_31(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_31_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0916_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_IN,
      O => ram_top_periph_ram_contents_ram_31(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_13 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => X"AFCFA0CFAFC0A0C0"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_28(3),
      ADR1 => ram_top_periph_ram_contents_ram_29(3),
      ADR0 => ram_top_periph_ram_contents_ram_31(3),
      ADR4 => ram_top_periph_ram_contents_ram_30(3),
      ADR2 => RAM_Addr_0_LogicTrst34,
      ADR3 => RAM_Addr_1_LogicTrst31,
      O => ram_top_periph_ram_mux3_13_7436
    );
  ram_top_periph_ram_contents_ram_31_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0916_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_IN,
      O => ram_top_periph_ram_contents_ram_31(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_31_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0916_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_IN,
      O => ram_top_periph_ram_contents_ram_31(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n1119_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y16",
      INIT => X"0000200000000000"
    )
    port map (
      ADR1 => RAM_Addr(1),
      ADR4 => RAM_Addr(0),
      ADR0 => RAM_Addr(3),
      ADR2 => RAM_Addr(2),
      ADR5 => RAM_Addr(5),
      ADR3 => RAM_Addr(4),
      O => ram_top_periph_ram_n1119_inv
    );
  ram_top_periph_ram_contents_ram_17_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0818_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_IN,
      O => ram_top_periph_ram_contents_ram_17(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_17_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0818_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_IN,
      O => ram_top_periph_ram_contents_ram_17(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_17_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0818_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_IN,
      O => ram_top_periph_ram_contents_ram_17(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_17_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0818_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_IN,
      O => ram_top_periph_ram_contents_ram_17(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_33_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0930_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_IN,
      O => ram_top_periph_ram_contents_ram_33(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_33_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0930_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_IN,
      O => ram_top_periph_ram_contents_ram_33(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_131 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => X"FCFCAFA00C0CAFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_44(1),
      ADR1 => ram_top_periph_ram_contents_ram_45(1),
      ADR5 => ram_top_periph_ram_contents_ram_47(1),
      ADR0 => ram_top_periph_ram_contents_ram_46(1),
      ADR2 => RAM_Addr_1_LogicTrst34,
      ADR4 => RAM_Addr_0_LogicTrst35,
      O => ram_top_periph_ram_mux1_131_7521
    );
  ram_top_periph_ram_contents_ram_33_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0930_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_IN,
      O => ram_top_periph_ram_contents_ram_33(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_41_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0986_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_IN,
      O => ram_top_periph_ram_contents_ram_41(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0965_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"0000000000200000"
    )
    port map (
      ADR1 => RAM_Addr(3),
      ADR4 => RAM_Addr(2),
      ADR3 => RAM_Addr(0),
      ADR0 => RAM_Addr(1),
      ADR2 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0965_inv
    );
  ram_top_periph_ram_contents_ram_41_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0986_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_IN,
      O => ram_top_periph_ram_contents_ram_41(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_41_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0986_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_IN,
      O => ram_top_periph_ram_contents_ram_41(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux3_123 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => X"FCFCAFA00C0CAFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_36(3),
      ADR0 => ram_top_periph_ram_contents_ram_37(3),
      ADR5 => ram_top_periph_ram_contents_ram_39(3),
      ADR1 => ram_top_periph_ram_contents_ram_38(3),
      ADR2 => RAM_Addr_0_LogicTrst33,
      ADR4 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux3_123_7532
    );
  ram_top_periph_ram_contents_ram_41_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0986_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_IN,
      O => ram_top_periph_ram_contents_ram_41(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_3 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0993_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_IN,
      O => ram_top_periph_ram_contents_ram_42(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0993_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_IN,
      O => ram_top_periph_ram_contents_ram_42(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0993_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_IN,
      O => ram_top_periph_ram_contents_ram_42(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_42_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0993_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_IN,
      O => ram_top_periph_ram_contents_ram_42(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  INV_ram_top_gp_ram_Mram_contents_ram3_DWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram3_DWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE1
    );
  INV_ram_top_gp_ram_Mram_contents_ram3_CWE2 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(7),
      O => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_CWE2
    );
  INV_ram_top_gp_ram_Mram_contents_ram3_BWE1 : X_INV
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr_6_0,
      O => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_BWE1
    );
  ram_top_gp_ram_n0025_2_ram_top_gp_ram_n0025_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_gp_ram_n0025(2),
      O => ram_top_gp_ram_n0025_2_0
    );
  ram_top_gp_ram_Mram_contents_ram3_F8 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram3_F7_B_5947,
      IB => ram_top_gp_ram_Mram_contents_ram3_F7_A_5955,
      O => ram_top_gp_ram_n0025(2),
      SEL => RAM_Addr(7)
    );
  ram_top_gp_ram_Mram_contents_ram3_F7_B : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram3_D_5953,
      IB => ram_top_gp_ram_Mram_contents_ram3_C_5961,
      O => ram_top_gp_ram_Mram_contents_ram3_F7_B_5947,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram3_F7_A : X_MUX2
    generic map(
      LOC => "SLICE_X14Y12"
    )
    port map (
      IA => ram_top_gp_ram_Mram_contents_ram3_B_5969,
      IB => ram_top_gp_ram_Mram_contents_ram3_A_5977,
      O => ram_top_gp_ram_Mram_contents_ram3_F7_A_5955,
      SEL => RAM_Addr_6_0
    );
  ram_top_gp_ram_Mram_contents_ram3_D : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_IN,
      O => ram_top_gp_ram_Mram_contents_ram3_D_5953,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR5,
      WE1 => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE1,
      WE2 => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_DWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram3_C : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_IN,
      O => ram_top_gp_ram_Mram_contents_ram3_C_5961,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_CWE2,
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram3_B : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_IN,
      O => ram_top_gp_ram_Mram_contents_ram3_B_5969,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR5,
      WE1 => ram_top_gp_ram_n0025_2_INV_ram_top_gp_ram_Mram_contents_ram3_BWE1,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_gp_ram_Mram_contents_ram3_A : X_RAMD64_ADV
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => X"0000000000000000"
    )
    port map (
      RADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR0,
      RADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR1,
      RADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR2,
      RADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR3,
      RADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR4,
      RADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR5,
      CLK => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_CLK,
      I => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_IN,
      O => ram_top_gp_ram_Mram_contents_ram3_A_5977,
      WADR0 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR0,
      WADR1 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR1,
      WADR2 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR2,
      WADR3 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR3,
      WADR4 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR4,
      WADR5 => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR5,
      WE1 => RAM_Addr_6_0,
      WE2 => RAM_Addr(7),
      WE => '1'
    );
  ram_top_periph_ram_contents_ram_62_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1133_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_IN,
      O => ram_top_periph_ram_contents_ram_62(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0909_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_IN,
      O => ram_top_periph_ram_contents_ram_30(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0909_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_IN,
      O => ram_top_periph_ram_contents_ram_30(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0909_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_IN,
      O => ram_top_periph_ram_contents_ram_30(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_30_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0909_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_IN,
      O => ram_top_periph_ram_contents_ram_30(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1133_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_IN,
      O => ram_top_periph_ram_contents_ram_62(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1133_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_IN,
      O => ram_top_periph_ram_contents_ram_62(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_62_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1133_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_IN,
      O => ram_top_periph_ram_contents_ram_62(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0902_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_IN,
      O => ram_top_periph_ram_contents_ram_29(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0902_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_IN,
      O => ram_top_periph_ram_contents_ram_29(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0902_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_IN,
      O => ram_top_periph_ram_contents_ram_29(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_29_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0902_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_IN,
      O => ram_top_periph_ram_contents_ram_29(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0972_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_IN,
      O => ram_top_periph_ram_contents_ram_39(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0972_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_IN,
      O => ram_top_periph_ram_contents_ram_39(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0972_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_IN,
      O => ram_top_periph_ram_contents_ram_39(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_39_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0972_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_IN,
      O => ram_top_periph_ram_contents_ram_39(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0958_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_IN,
      O => ram_top_periph_ram_contents_ram_37(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0972_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => X"0000080000000000"
    )
    port map (
      ADR1 => RAM_Addr(1),
      ADR0 => RAM_Addr(2),
      ADR4 => RAM_Addr(3),
      ADR5 => RAM_Addr(0),
      ADR3 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0972_inv
    );
  ram_top_periph_ram_contents_ram_37_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0958_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_IN,
      O => ram_top_periph_ram_contents_ram_37(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0958_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_IN,
      O => ram_top_periph_ram_contents_ram_37(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0958_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => X"0000000000004000"
    )
    port map (
      ADR4 => RAM_Addr(3),
      ADR1 => RAM_Addr(2),
      ADR0 => RAM_Addr(1),
      ADR2 => RAM_Addr(0),
      ADR3 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n0958_inv
    );
  ram_top_periph_ram_contents_ram_8_7 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0755_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_IN,
      O => ram_top_periph_ram_contents_ram_8(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0937_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000000200000000"
    )
    port map (
      ADR5 => RAM_Addr(1),
      ADR4 => RAM_Addr(2),
      ADR1 => RAM_Addr(3),
      ADR3 => RAM_Addr(0),
      ADR0 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0937_inv
    );
  ram_top_periph_ram_n1000_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y21",
      INIT => X"0000000000800000"
    )
    port map (
      ADR0 => RAM_Addr(1),
      ADR4 => RAM_Addr(0),
      ADR3 => RAM_Addr(2),
      ADR2 => RAM_Addr(3),
      ADR1 => RAM_Addr(5),
      ADR5 => RAM_Addr(4),
      O => ram_top_periph_ram_n1000_inv
    );
  RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13_RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N30,
      O => N30_0
    );
  RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_131 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"0080000000800000"
    )
    port map (
      ADR1 => RS232_PHY_Receiver_width_count(4),
      ADR3 => RS232_PHY_Receiver_width_count(5),
      ADR0 => RS232_PHY_Receiver_width_count(2),
      ADR4 => RS232_PHY_Receiver_width_count(0),
      ADR2 => RS232_PHY_Receiver_width_count(1),
      ADR5 => '1',
      O => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT6_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"A0A00000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => RS232_PHY_Receiver_width_count(2),
      ADR4 => RS232_PHY_Receiver_width_count(0),
      ADR2 => RS232_PHY_Receiver_width_count(1),
      O => N30
    );
  RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y2",
      INIT => X"0000000055000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => RS232_PHY_Receiver_width_count(6),
      ADR5 => RS232_PHY_Receiver_width_count(3),
      ADR0 => RS232_PHY_Receiver_width_count(7),
      ADR4 => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13,
      O => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o
    );
  RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"FFFFFFFFFFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => RS232_PHY_Transmitter_width_count(6),
      ADR5 => RS232_PHY_Transmitter_width_count(4),
      ADR2 => RS232_PHY_Transmitter_width_count(0),
      O => N28
    );
  RS232_PHY_LineRD_in : X_FF
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_LineRD_in_CLK,
      I => NlwBufferSignal_RS232_PHY_LineRD_in_IN,
      O => RS232_PHY_LineRD_in_6618,
      SET => RS232_PHY_Receiver_Reset_inv,
      RST => GND
    );
  RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y3",
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      ADR5 => RS232_PHY_Transmitter_width_count(5),
      ADR3 => RS232_PHY_Transmitter_width_count(3),
      ADR2 => RS232_PHY_Transmitter_width_count(7),
      ADR1 => RS232_PHY_Transmitter_width_count(2),
      ADR4 => N28,
      ADR0 => RS232_PHY_Transmitter_width_count(1),
      O => RS232_PHY_Transmitter_width_count_7_PWR_9_o_equal_16_o_inv
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8 : X_FF
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(8),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(7),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(6),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_CLK,
      I => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_IN,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(5),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  controlador_Reset_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => Reset_IBUF_0,
      O => RS232_PHY_Receiver_Reset_inv
    );
  controlador_Mram_Reg_instruct_5_GND_14_o_wide_mux_0_OUT12 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y7",
      INIT => X"0000000002022212"
    )
    port map (
      ADR5 => controlador_Reg_instruct_4_6569,
      ADR1 => controlador_Reg_instruct_5_6570,
      ADR0 => controlador_Reg_instruct_0_6644,
      ADR2 => controlador_Reg_instruct_3_6567,
      ADR3 => controlador_Reg_instruct_1_6599,
      ADR4 => controlador_Reg_instruct_2_6568,
      O => controlador_Reg_instruct_5_GND_14_o_wide_mux_0_OUT_0_Q
    );
  ram_top_periph_ram_contents_ram_45_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1014_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_3_IN,
      O => ram_top_periph_ram_contents_ram_45(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1014_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_IN,
      O => ram_top_periph_ram_contents_ram_45(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1014_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_IN,
      O => ram_top_periph_ram_contents_ram_45(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_45_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1014_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_IN,
      O => ram_top_periph_ram_contents_ram_45(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_n0951_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => X"0000000000020000"
    )
    port map (
      ADR1 => RAM_Addr(3),
      ADR5 => RAM_Addr(1),
      ADR3 => RAM_Addr(0),
      ADR4 => RAM_Addr(2),
      ADR0 => RAM_Addr(5),
      ADR2 => RAM_Addr(4),
      O => ram_top_periph_ram_n0951_inv
    );
  ram_top_periph_ram_contents_ram_34_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0937_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_IN,
      O => ram_top_periph_ram_contents_ram_34(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_34_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0937_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_IN,
      O => ram_top_periph_ram_contents_ram_34(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_34_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0937_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_IN,
      O => ram_top_periph_ram_contents_ram_34(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_34_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0937_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_IN,
      O => ram_top_periph_ram_contents_ram_34(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_3 : X_FF
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1000_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_IN,
      O => ram_top_periph_ram_contents_ram_43(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1000_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_IN,
      O => ram_top_periph_ram_contents_ram_43(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1000_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_IN,
      O => ram_top_periph_ram_contents_ram_43(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_43_0 : X_FF
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n1000_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_IN,
      O => ram_top_periph_ram_contents_ram_43(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_width_count_7 : X_FF
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_7_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_7_Q,
      O => RS232_PHY_Receiver_width_count(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT81 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"CCCC00CC0000CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51,
      ADR5 => RS232_PHY_Receiver_width_count(7),
      ADR4 => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_6_11,
      ADR3 => RS232_PHY_Receiver_width_count(6),
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_7_Q
    );
  RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => RS232_PHY_Receiver_width_count(5),
      ADR1 => RS232_PHY_Receiver_width_count(2),
      ADR3 => RS232_PHY_Receiver_width_count(3),
      ADR0 => RS232_PHY_Receiver_width_count(0),
      ADR4 => RS232_PHY_Receiver_width_count(1),
      ADR5 => RS232_PHY_Receiver_width_count(4),
      O => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_6_11
    );
  RS232_PHY_Receiver_width_count_6 : X_FF
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_6_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_6_Q,
      O => RS232_PHY_Receiver_width_count(6),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT71 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"20002AAA10001555"
    )
    port map (
      ADR4 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR2 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      ADR3 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      ADR0 => RS232_PHY_Receiver_width_count(6),
      ADR1 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR5 => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_6_11,
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_6_Q
    );
  RS232_PHY_Receiver_width_count_5 : X_FF
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_5_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_5_Q,
      O => RS232_PHY_Receiver_width_count(5),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT6 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y2",
      INIT => X"DF00FF00CC000000"
    )
    port map (
      ADR3 => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51,
      ADR4 => RS232_PHY_Receiver_width_count(3),
      ADR2 => RS232_PHY_Receiver_width_count(4),
      ADR5 => RS232_PHY_Receiver_width_count(5),
      ADR0 => N30_0,
      ADR1 => RS232_PHY_Receiver_Madd_width_count_7_GND_10_o_add_26_OUT_xor_5_13,
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_5_Q
    );
  rom_comp_n0680_6_rom_comp_n0680_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(6),
      O => rom_comp_n0680_6_0
    );
  rom_comp_Mram_n068012_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y3"
    )
    port map (
      IA => rom_comp_Mram_n068012_f71,
      IB => rom_comp_Mram_n068012_f7_6195,
      O => rom_comp_n0680(6),
      SEL => ROM_Addr(7)
    );
  rom_comp_Mram_n068012_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y3"
    )
    port map (
      IA => rom_comp_Mram_n0680123_6196,
      IB => rom_comp_Mram_n0680122_6204,
      O => rom_comp_Mram_n068012_f71,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n068012_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y3"
    )
    port map (
      IA => rom_comp_Mram_n0680121_6212,
      IB => rom_comp_Mram_n068012_6220,
      O => rom_comp_Mram_n068012_f7_6195,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n0680123 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => X"B00009578EA74220"
    )
    port map (
      ADR5 => ROM_Addr(5),
      ADR4 => ROM_Addr_4_0,
      ADR2 => ROM_Addr_2_0,
      ADR1 => ROM_Addr(3),
      ADR0 => ROM_Addr_0_0,
      ADR3 => ROM_Addr(1),
      O => rom_comp_Mram_n0680123_6196
    );
  rom_comp_Mram_n0680122 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => X"10222C9014488481"
    )
    port map (
      ADR3 => ROM_Addr_0_0,
      ADR1 => ROM_Addr(1),
      ADR0 => ROM_Addr_4_0,
      ADR2 => ROM_Addr_2_0,
      ADR4 => ROM_Addr(3),
      ADR5 => ROM_Addr(5),
      O => rom_comp_Mram_n0680122_6204
    );
  rom_comp_Mram_n0680121 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => X"20C600128453C304"
    )
    port map (
      ADR3 => ROM_Addr_4_0,
      ADR4 => ROM_Addr_0_0,
      ADR1 => ROM_Addr(3),
      ADR2 => ROM_Addr(1),
      ADR0 => ROM_Addr(5),
      ADR5 => ROM_Addr_2_0,
      O => rom_comp_Mram_n0680121_6212
    );
  rom_comp_Mram_n068012 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y3",
      INIT => X"0808080208080001"
    )
    port map (
      ADR2 => ROM_Addr(5),
      ADR0 => ROM_Addr_4_0,
      ADR1 => ROM_Addr(1),
      ADR4 => ROM_Addr_0_0,
      ADR5 => ROM_Addr_2_0,
      ADR3 => ROM_Addr(3),
      O => rom_comp_Mram_n068012_6220
    );
  rom_comp_n0680_7_rom_comp_n0680_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(7),
      O => rom_comp_n0680_7_0
    );
  rom_comp_Mram_n068010_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y4"
    )
    port map (
      IA => rom_comp_Mram_n068010_f71,
      IB => rom_comp_Mram_n068010_f7_6229,
      O => rom_comp_n0680(7),
      SEL => ROM_Addr(7)
    );
  rom_comp_Mram_n068010_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y4"
    )
    port map (
      IA => rom_comp_Mram_n0680103_6230,
      IB => rom_comp_Mram_n0680102_6238,
      O => rom_comp_Mram_n068010_f71,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n068010_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y4"
    )
    port map (
      IA => rom_comp_Mram_n0680101_6246,
      IB => rom_comp_Mram_n068010_6254,
      O => rom_comp_Mram_n068010_f7_6229,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n0680103 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => X"0000014006010200"
    )
    port map (
      ADR0 => ROM_Addr(3),
      ADR2 => ROM_Addr_4_0,
      ADR3 => ROM_Addr_0_0,
      ADR5 => ROM_Addr(1),
      ADR1 => ROM_Addr_2_0,
      ADR4 => ROM_Addr(5),
      O => rom_comp_Mram_n0680103_6230
    );
  rom_comp_Mram_n0680102 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => X"3120200090180104"
    )
    port map (
      ADR5 => ROM_Addr(1),
      ADR1 => ROM_Addr_2_0,
      ADR3 => ROM_Addr_0_0,
      ADR2 => ROM_Addr_4_0,
      ADR4 => ROM_Addr(3),
      ADR0 => ROM_Addr(5),
      O => rom_comp_Mram_n0680102_6238
    );
  rom_comp_Mram_n0680101 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => X"000084A800021800"
    )
    port map (
      ADR4 => ROM_Addr_0_0,
      ADR5 => ROM_Addr_2_0,
      ADR0 => ROM_Addr(3),
      ADR2 => ROM_Addr(1),
      ADR1 => ROM_Addr_4_0,
      ADR3 => ROM_Addr(5),
      O => rom_comp_Mram_n0680101_6246
    );
  rom_comp_Mram_n068010 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y4",
      INIT => X"0101000400410001"
    )
    port map (
      ADR0 => ROM_Addr(5),
      ADR2 => ROM_Addr(1),
      ADR1 => ROM_Addr_0_0,
      ADR5 => ROM_Addr_4_0,
      ADR4 => ROM_Addr(3),
      ADR3 => ROM_Addr_2_0,
      O => rom_comp_Mram_n068010_6254
    );
  rom_comp_n0680_9_rom_comp_n0680_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => rom_comp_n0680(9),
      O => rom_comp_n0680_9_0
    );
  rom_comp_Mram_n06806_f8 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y5"
    )
    port map (
      IA => rom_comp_Mram_n06806_f71,
      IB => rom_comp_Mram_n06806_f7_6263,
      O => rom_comp_n0680(9),
      SEL => ROM_Addr(7)
    );
  rom_comp_Mram_n06806_f7_0 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y5"
    )
    port map (
      IA => rom_comp_Mram_n068063_6264,
      IB => rom_comp_Mram_n068062_6272,
      O => rom_comp_Mram_n06806_f71,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n06806_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y5"
    )
    port map (
      IA => rom_comp_Mram_n068061_6280,
      IB => rom_comp_Mram_n06806_6288,
      O => rom_comp_Mram_n06806_f7_6263,
      SEL => ROM_Addr_6_0
    );
  rom_comp_Mram_n068063 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y5",
      INIT => X"10C07F3102A4804E"
    )
    port map (
      ADR4 => ROM_Addr(3),
      ADR5 => ROM_Addr(1),
      ADR1 => ROM_Addr(5),
      ADR0 => ROM_Addr_2_0,
      ADR2 => ROM_Addr_4_0,
      ADR3 => ROM_Addr_0_0,
      O => rom_comp_Mram_n068063_6264
    );
  rom_comp_Mram_n068062 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y5",
      INIT => X"0203169004030A08"
    )
    port map (
      ADR2 => ROM_Addr(3),
      ADR1 => ROM_Addr_2_0,
      ADR5 => ROM_Addr(1),
      ADR0 => ROM_Addr_4_0,
      ADR4 => ROM_Addr(5),
      ADR3 => ROM_Addr_0_0,
      O => rom_comp_Mram_n068062_6272
    );
  rom_comp_Mram_n068061 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y5",
      INIT => X"836A20240410C1A9"
    )
    port map (
      ADR5 => ROM_Addr_4_0,
      ADR4 => ROM_Addr_0_0,
      ADR0 => ROM_Addr(1),
      ADR3 => ROM_Addr(5),
      ADR1 => ROM_Addr(3),
      ADR2 => ROM_Addr_2_0,
      O => rom_comp_Mram_n068061_6280
    );
  rom_comp_Mram_n06806 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y5",
      INIT => X"0010100105400000"
    )
    port map (
      ADR0 => ROM_Addr(5),
      ADR2 => ROM_Addr(1),
      ADR4 => ROM_Addr_2_0,
      ADR3 => ROM_Addr(3),
      ADR5 => ROM_Addr_4_0,
      ADR1 => ROM_Addr_0_0,
      O => rom_comp_Mram_n06806_6288
    );
  ram_top_periph_ram_contents_ram_32_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0923_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_IN,
      O => ram_top_periph_ram_contents_ram_32(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_123 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"CFCFAFA0C0C0AFA0"
    )
    port map (
      ADR3 => ram_top_periph_ram_contents_ram_36(1),
      ADR5 => ram_top_periph_ram_contents_ram_37(1),
      ADR1 => ram_top_periph_ram_contents_ram_39(1),
      ADR0 => ram_top_periph_ram_contents_ram_38(1),
      ADR4 => RAM_Addr_0_LogicTrst32,
      ADR2 => RAM_Addr_1_LogicTrst33,
      O => ram_top_periph_ram_mux1_123_7694
    );
  ram_top_periph_ram_contents_ram_36_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0951_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_IN,
      O => ram_top_periph_ram_contents_ram_36(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_mux1_113 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"CFAFC0AFCFA0C0A0"
    )
    port map (
      ADR5 => ram_top_periph_ram_contents_ram_32(1),
      ADR0 => ram_top_periph_ram_contents_ram_33(1),
      ADR1 => ram_top_periph_ram_contents_ram_35(1),
      ADR4 => ram_top_periph_ram_contents_ram_34(1),
      ADR2 => RAM_Addr_0_LogicTrst31,
      ADR3 => RAM_Addr_1_LogicTrst32,
      O => ram_top_periph_ram_mux1_113_7695
    );
  ram_top_periph_ram_mux1_71 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"DDF5DDA088F588A0"
    )
    port map (
      ADR3 => RAM_Addr_3_LogicTrst3_6946,
      ADR0 => RAM_Addr_2_LogicTrst3_6947,
      ADR5 => ram_top_periph_ram_mux1_124_7520,
      ADR1 => ram_top_periph_ram_mux1_131_7521,
      ADR2 => ram_top_periph_ram_mux1_123_7694,
      ADR4 => ram_top_periph_ram_mux1_113_7695,
      O => ram_top_periph_ram_mux1_71_6820
    );
  ram_top_periph_ram_contents_ram_38_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0965_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_IN,
      O => ram_top_periph_ram_contents_ram_38(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_35_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0944_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_IN,
      O => ram_top_periph_ram_contents_ram_35(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_width_count_4_RS232_PHY_Receiver_width_count_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51_pack_16,
      O => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51
    );
  RS232_PHY_Receiver_width_count_4_RS232_PHY_Receiver_width_count_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_width_count_2_pack_14,
      O => RS232_PHY_Receiver_width_count(2)
    );
  RS232_PHY_Receiver_width_count_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_4_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_4_Q,
      O => RS232_PHY_Receiver_width_count(4),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT52 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => X"70F0F0F080000000"
    )
    port map (
      ADR2 => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51,
      ADR0 => RS232_PHY_Receiver_width_count(0),
      ADR4 => RS232_PHY_Receiver_width_count(1),
      ADR5 => RS232_PHY_Receiver_width_count(4),
      ADR1 => RS232_PHY_Receiver_width_count(2),
      ADR3 => RS232_PHY_Receiver_width_count(3),
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_4_Q
    );
  RS232_PHY_Receiver_width_count_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_0_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_0_Q,
      O => RS232_PHY_Receiver_width_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT11 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => X"070F070F070F070F"
    )
    port map (
      ADR4 => '1',
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      ADR3 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      ADR2 => RS232_PHY_Receiver_width_count(0),
      ADR1 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR5 => '1',
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_0_Q
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT511 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => X"220077FF"
    )
    port map (
      ADR4 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      ADR3 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      ADR2 => '1',
      ADR1 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      O => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51_pack_16
    );
  RS232_PHY_Receiver_width_count_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_3_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_3_Q,
      O => RS232_PHY_Receiver_width_count(3),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => X"7F0080007F008000"
    )
    port map (
      ADR3 => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51,
      ADR0 => RS232_PHY_Receiver_width_count(0),
      ADR2 => RS232_PHY_Receiver_width_count(1),
      ADR4 => RS232_PHY_Receiver_width_count(3),
      ADR1 => RS232_PHY_Receiver_width_count(2),
      ADR5 => '1',
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_3_Q
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => X"6C006C00"
    )
    port map (
      ADR3 => RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT51,
      ADR0 => RS232_PHY_Receiver_width_count(0),
      ADR2 => RS232_PHY_Receiver_width_count(1),
      ADR4 => '1',
      ADR1 => RS232_PHY_Receiver_width_count(2),
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_2_Q
    );
  RS232_PHY_Receiver_width_count_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_2_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_2_Q,
      O => RS232_PHY_Receiver_width_count_2_pack_14,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_width_count_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Receiver_n0066_inv_0,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_width_count_1_CLK,
      I => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_1_Q,
      O => RS232_PHY_Receiver_width_count(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mmux_width_count_7_width_count_7_mux_29_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y2",
      INIT => X"0015150000D5D500"
    )
    port map (
      ADR0 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR2 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      ADR1 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      ADR4 => RS232_PHY_Receiver_width_count(1),
      ADR5 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR3 => RS232_PHY_Receiver_width_count(0),
      O => RS232_PHY_Receiver_width_count_7_width_count_7_mux_29_OUT_1_Q
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd2_RS232_PHY_Receiver_CurrentState_FSM_FFd2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => N34_pack_8,
      O => N34
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd2_RS232_PHY_Receiver_CurrentState_FSM_FFd2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_n0066_inv,
      O => RS232_PHY_Receiver_n0066_inv_0
    );
  RS232_PHY_Receiver_Valid_out1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"A0A00000A0A00000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR4 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      ADR5 => '1',
      O => RS232_PHY_Valid_out
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd2_In_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => RS232_PHY_Receiver_data_count(0),
      ADR2 => RS232_PHY_Receiver_width_count_7_PWR_10_o_equal_4_o,
      ADR1 => '1',
      ADR4 => '1',
      O => N34_pack_8
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd2_CLK,
      I => RS232_PHY_Receiver_CurrentState_FSM_FFd2_In_6381,
      O => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd2_In : X_LUT6
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"5F11FF11FF11FF11"
    )
    port map (
      ADR5 => N34,
      ADR0 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      ADR4 => RS232_PHY_Receiver_data_count(2),
      ADR3 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      ADR2 => RS232_PHY_Receiver_data_count(1),
      ADR1 => RS232_PHY_LineRD_in_6618,
      O => RS232_PHY_Receiver_CurrentState_FSM_FFd2_In_6381
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd1_CLK,
      I => RS232_PHY_Receiver_CurrentState_FSM_FFd1_In,
      O => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_CurrentState_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"DD44FF00DD44FF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      ADR0 => RS232_PHY_LineRD_in_6618,
      ADR3 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      ADR4 => RS232_PHY_Receiver_width_count_7_GND_10_o_equal_8_o,
      ADR5 => '1',
      O => RS232_PHY_Receiver_CurrentState_FSM_FFd1_In
    );
  RS232_PHY_Receiver_n0066_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y3",
      INIT => X"FFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => RS232_PHY_Receiver_CurrentState_FSM_FFd2_6613,
      ADR2 => '1',
      ADR3 => RS232_PHY_Receiver_CurrentState_FSM_FFd1_6612,
      ADR4 => '1',
      O => RS232_PHY_Receiver_n0066_inv
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_pack_13,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_11,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2)
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_5_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT61 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_5_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_3_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT42 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => X"5FFFA0005FFFA000"
    )
    port map (
      ADR1 => '1',
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_3_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT51 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => X"6CCCCCCC"
    )
    port map (
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      ADR2 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      ADR3 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_4_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_4_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_pack_13,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_1_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT21 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => X"5555AAAA5555AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR5 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_1_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT31 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => X"6666CCCC"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      ADR4 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      ADR0 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_2_Q
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_GND_46_o_mux_2_OUT_2_Q,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_pack_11,
      RST => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => '1'
    )
    port map (
      CE => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK,
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rd_pntr_plus1_0_inv,
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      SET => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_9_GND_46_o_mux_2_OUT11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y4",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rd_pntr_plus1_0_inv
    );
  RS232_PHY_Receiver_data_count_2_RS232_PHY_Receiver_data_count_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Receiver_data_count_1_pack_3,
      O => RS232_PHY_Receiver_data_count(1)
    );
  RS232_PHY_Receiver_data_count_2 : X_FF
    generic map(
      LOC => "SLICE_X17Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_data_count_2_CLK,
      I => RS232_PHY_Receiver_Mcount_data_count2,
      O => RS232_PHY_Receiver_data_count(2),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_data_count_xor_2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y5",
      INIT => X"7777888877778888"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => RS232_PHY_Receiver_data_count(0),
      ADR4 => RS232_PHY_Receiver_data_count(2),
      ADR1 => RS232_PHY_Receiver_data_count(1),
      ADR5 => '1',
      O => RS232_PHY_Receiver_Mcount_data_count2
    );
  RS232_PHY_Receiver_Mcount_data_count_xor_1_11 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y5",
      INIT => X"66666666"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => RS232_PHY_Receiver_data_count(0),
      ADR3 => '1',
      ADR1 => RS232_PHY_Receiver_data_count(1),
      O => RS232_PHY_Receiver_Mcount_data_count1
    );
  RS232_PHY_Receiver_data_count_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_data_count_1_CLK,
      I => RS232_PHY_Receiver_Mcount_data_count1,
      O => RS232_PHY_Receiver_data_count_1_pack_3,
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_data_count_0 : X_FF
    generic map(
      LOC => "SLICE_X17Y5",
      INIT => '0'
    )
    port map (
      CE => RS232_PHY_Valid_out,
      CLK => NlwBufferSignal_RS232_PHY_Receiver_data_count_0_CLK,
      I => RS232_PHY_Receiver_Mcount_data_count,
      O => RS232_PHY_Receiver_data_count(0),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  RS232_PHY_Receiver_Mcount_data_count_xor_0_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y5",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => RS232_PHY_Receiver_data_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => RS232_PHY_Receiver_Mcount_data_count
    );
  ram_top_periph_ram_contents_ram_33_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0930_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_IN,
      O => ram_top_periph_ram_contents_ram_33(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_37_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y19",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0958_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_IN,
      O => ram_top_periph_ram_contents_ram_37(1),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  ram_top_periph_ram_contents_ram_9_7 : X_FF
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => '0'
    )
    port map (
      CE => ram_top_periph_ram_n0762_inv,
      CLK => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_7_CLK,
      I => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_7_IN,
      O => ram_top_periph_ram_contents_ram_9(7),
      RST => RS232_PHY_Receiver_Reset_inv,
      SET => GND
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_0,
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0,
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(7),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(6),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(5),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(4),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(3),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(2),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(1),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Shift_Q(0),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_0,
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q

    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_mem_gbm_gbmg_gbmga_ngecc_bmg_blk_mem_generator_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q

    );
  NlwBufferBlock_controlador_prog_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_3_CLK
    );
  NlwBufferBlock_controlador_prog_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_2_CLK
    );
  NlwBufferBlock_controlador_prog_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_1_CLK
    );
  NlwBufferBlock_controlador_prog_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_0_CLK
    );
  NlwBufferBlock_controlador_prog_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_7_CLK
    );
  NlwBufferBlock_controlador_prog_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_6_CLK
    );
  NlwBufferBlock_controlador_prog_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_5_CLK
    );
  NlwBufferBlock_controlador_prog_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_4_CLK
    );
  NlwBufferBlock_controlador_prog_count_11_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_11_CLK
    );
  NlwBufferBlock_controlador_prog_count_10_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_10_CLK
    );
  NlwBufferBlock_controlador_prog_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_9_CLK
    );
  NlwBufferBlock_controlador_prog_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_prog_count_8_CLK
    );
  NlwBufferBlock_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_0_6629,
      O => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_1_6628,
      O => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_2_6574,
      O => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_3_6578,
      O => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg_0_6716,
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg_1_6718,
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg_2_6720,
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg_3_6723,
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg_4_6725,
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_0_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg_5_6727,
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_1_Q
    );
  NlwBufferBlock_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Index_Reg_6_6729,
      O => NlwBufferSignal_controlador_Madd_Index_Reg_7_Reg_operand_7_add_20_OUT_xor_7_DI_2_Q
    );
  NlwBufferBlock_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_0_6629,
      O => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_0_Q
    );
  NlwBufferBlock_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_1_6628,
      O => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_1_Q
    );
  NlwBufferBlock_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_2_6574,
      O => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_2_Q
    );
  NlwBufferBlock_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_3_6578,
      O => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_cy_3_DI_3_Q
    );
  NlwBufferBlock_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_4_6590,
      O => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_0_Q
    );
  NlwBufferBlock_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_5_6587,
      O => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_1_Q
    );
  NlwBufferBlock_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_6_6584,
      O => NlwBufferSignal_alu_comp_Msub_GND_70_o_GND_70_o_sub_3_OUT_7_0_xor_7_DI_2_Q
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_width_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_width_count_4_CLK
    );
  NlwBufferBlock_switches_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(0),
      O => NlwBufferSignal_switches_0_OBUF_I
    );
  NlwBufferBlock_switches_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(1),
      O => NlwBufferSignal_switches_1_OBUF_I
    );
  NlwBufferBlock_switches_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(2),
      O => NlwBufferSignal_switches_2_OBUF_I
    );
  NlwBufferBlock_switches_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(3),
      O => NlwBufferSignal_switches_3_OBUF_I
    );
  NlwBufferBlock_switches_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(4),
      O => NlwBufferSignal_switches_4_OBUF_I
    );
  NlwBufferBlock_switches_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(5),
      O => NlwBufferSignal_switches_5_OBUF_I
    );
  NlwBufferBlock_switches_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(6),
      O => NlwBufferSignal_switches_6_OBUF_I
    );
  NlwBufferBlock_switches_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_switches(7),
      O => NlwBufferSignal_switches_7_OBUF_I
    );
  NlwBufferBlock_Temp_H_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_H_0_OBUF_I
    );
  NlwBufferBlock_Temp_H_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_H_1_OBUF_I
    );
  NlwBufferBlock_Temp_H_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_H_2_OBUF_I
    );
  NlwBufferBlock_Temp_H_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_H_3_OBUF_I
    );
  NlwBufferBlock_Temp_H_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_H_4_OBUF_I
    );
  NlwBufferBlock_Temp_H_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_H_5_OBUF_I
    );
  NlwBufferBlock_Temp_H_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_H_6_OBUF_I
    );
  NlwBufferBlock_Temp_L_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_L_0_OBUF_I
    );
  NlwBufferBlock_Temp_L_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_L_1_OBUF_I
    );
  NlwBufferBlock_Temp_L_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_L_2_OBUF_I
    );
  NlwBufferBlock_Temp_L_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_L_3_OBUF_I
    );
  NlwBufferBlock_Temp_L_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_L_4_OBUF_I
    );
  NlwBufferBlock_Temp_L_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_L_5_OBUF_I
    );
  NlwBufferBlock_Temp_L_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_reg_aux(7),
      O => NlwBufferSignal_Temp_L_6_OBUF_I
    );
  NlwBufferBlock_RS232_TX_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_TX_OBUF_6533,
      O => NlwBufferSignal_RS232_TX_OBUF_I
    );
  NlwBufferBlock_Clk_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP_IBUFG_0,
      O => NlwBufferSignal_Clk_BUFGP_BUFG_IN
    );
  NlwBufferBlock_alu_comp_reg_b_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(4),
      O => NlwBufferSignal_alu_comp_reg_b_7_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_7_Mux_60_o,
      O => NlwBufferSignal_alu_comp_reg_b_7_IN
    );
  NlwBufferBlock_alu_comp_reg_b_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(4),
      O => NlwBufferSignal_alu_comp_reg_b_6_CLK
    );
  NlwBufferBlock_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_4_6590,
      O => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_0_Q
    );
  NlwBufferBlock_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_5_6587,
      O => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_1_Q
    );
  NlwBufferBlock_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_reg_a_6_6584,
      O => NlwBufferSignal_alu_comp_Madd_reg_a_7_reg_b_7_add_0_OUT_xor_7_DI_2_Q
    );
  NlwBufferBlock_alu_comp_reg_b_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(4),
      O => NlwBufferSignal_alu_comp_reg_b_5_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(4),
      O => NlwBufferSignal_alu_comp_reg_b_4_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(3),
      O => NlwBufferSignal_alu_comp_reg_a_7_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_7_Mux_60_o,
      O => NlwBufferSignal_alu_comp_reg_a_7_IN
    );
  NlwBufferBlock_alu_comp_reg_a_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(3),
      O => NlwBufferSignal_alu_comp_reg_a_6_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_6_Mux_62_o,
      O => NlwBufferSignal_alu_comp_reg_a_6_IN
    );
  NlwBufferBlock_alu_comp_reg_a_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(3),
      O => NlwBufferSignal_alu_comp_reg_a_5_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_5_Mux_64_o,
      O => NlwBufferSignal_alu_comp_reg_a_5_IN
    );
  NlwBufferBlock_alu_comp_reg_a_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(3),
      O => NlwBufferSignal_alu_comp_reg_a_4_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_4_Mux_66_o,
      O => NlwBufferSignal_alu_comp_reg_a_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_reg_aux_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_reg_aux_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_reg_aux_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_49(7),
      O => NlwBufferSignal_ram_top_periph_ram_reg_aux_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_6_IN
    );
  NlwBufferBlock_alu_comp_reg_a_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(3),
      O => NlwBufferSignal_alu_comp_reg_a_3_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_3_Mux_68_o,
      O => NlwBufferSignal_alu_comp_reg_a_3_IN
    );
  NlwBufferBlock_alu_comp_reg_a_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(3),
      O => NlwBufferSignal_alu_comp_reg_a_2_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_2_Mux_70_o,
      O => NlwBufferSignal_alu_comp_reg_a_2_IN
    );
  NlwBufferBlock_alu_comp_reg_a_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(3),
      O => NlwBufferSignal_alu_comp_reg_a_1_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_1_Mux_72_o,
      O => NlwBufferSignal_alu_comp_reg_a_1_IN
    );
  NlwBufferBlock_alu_comp_reg_a_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(3),
      O => NlwBufferSignal_alu_comp_reg_a_0_CLK
    );
  NlwBufferBlock_alu_comp_reg_a_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_0_Mux_74_o,
      O => NlwBufferSignal_alu_comp_reg_a_0_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram5_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram5_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_4_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram6_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram6_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_7_IN
    );
  NlwBufferBlock_alu_comp_reg_acc_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225_1_0,
      O => NlwBufferSignal_alu_comp_reg_acc_5_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225_1_0,
      O => NlwBufferSignal_alu_comp_reg_acc_4_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(4),
      O => NlwBufferSignal_alu_comp_reg_b_3_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_3_Mux_68_o,
      O => NlwBufferSignal_alu_comp_reg_b_3_IN
    );
  NlwBufferBlock_alu_comp_reg_b_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(4),
      O => NlwBufferSignal_alu_comp_reg_b_2_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_2_Mux_70_o,
      O => NlwBufferSignal_alu_comp_reg_b_2_IN
    );
  NlwBufferBlock_alu_comp_reg_b_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(4),
      O => NlwBufferSignal_alu_comp_reg_b_1_CLK
    );
  NlwBufferBlock_alu_comp_reg_b_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_Alu_op_4_reg_a_1_Mux_72_o,
      O => NlwBufferSignal_alu_comp_reg_b_1_IN
    );
  NlwBufferBlock_alu_comp_reg_b_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(4),
      O => NlwBufferSignal_alu_comp_reg_b_0_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(5),
      O => NlwBufferSignal_alu_comp_Index_Reg_7_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(5),
      O => NlwBufferSignal_alu_comp_Index_Reg_6_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(5),
      O => NlwBufferSignal_alu_comp_Index_Reg_5_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(5),
      O => NlwBufferSignal_alu_comp_Index_Reg_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_10_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_10_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_5_IN
    );
  NlwBufferBlock_alu_comp_FlagZ_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225_2_0,
      O => NlwBufferSignal_alu_comp_FlagZ_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_i_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_i_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_i_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_i_1_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_126_o_Mux_273_o,
      O => NlwBufferSignal_controlador_Reg_instruct_3_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(3),
      O => NlwBufferSignal_controlador_Reg_instruct_3_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_126_o_Mux_273_o,
      O => NlwBufferSignal_controlador_Reg_instruct_2_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(2),
      O => NlwBufferSignal_controlador_Reg_instruct_2_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_126_o_Mux_273_o,
      O => NlwBufferSignal_controlador_Reg_instruct_1_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(1),
      O => NlwBufferSignal_controlador_Reg_instruct_1_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_126_o_Mux_273_o,
      O => NlwBufferSignal_controlador_Reg_instruct_0_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(0),
      O => NlwBufferSignal_controlador_Reg_instruct_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_16(7),
      O => NlwBufferSignal_ram_top_periph_ram_switches_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_16(6),
      O => NlwBufferSignal_ram_top_periph_ram_switches_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_16(5),
      O => NlwBufferSignal_ram_top_periph_ram_switches_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_16(4),
      O => NlwBufferSignal_ram_top_periph_ram_switches_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_50_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_50_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_7_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_7_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_4_IN
    );
  NlwBufferBlock_alu_comp_reg_acc_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225_1_0,
      O => NlwBufferSignal_alu_comp_reg_acc_7_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225_1_0,
      O => NlwBufferSignal_alu_comp_reg_acc_6_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225_1_0,
      O => NlwBufferSignal_alu_comp_reg_acc_1_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225_1_0,
      O => NlwBufferSignal_alu_comp_reg_acc_0_CLK
    );
  NlwBufferBlock_dma_top_CurrentState_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_CurrentState_FSM_FFd3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_6_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_6_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_48_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_48_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_1_IN
    );
  NlwBufferBlock_RS232_PHY_Data_FF_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_4_IN
    );
  NlwBufferBlock_RS232_PHY_Shift_i_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_i_0_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_126_o_Mux_273_o,
      O => NlwBufferSignal_controlador_Reg_instruct_7_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(7),
      O => NlwBufferSignal_controlador_Reg_instruct_7_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_126_o_Mux_273_o,
      O => NlwBufferSignal_controlador_Reg_instruct_6_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(6),
      O => NlwBufferSignal_controlador_Reg_instruct_6_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_126_o_Mux_273_o,
      O => NlwBufferSignal_controlador_Reg_instruct_5_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(5),
      O => NlwBufferSignal_controlador_Reg_instruct_5_IN
    );
  NlwBufferBlock_controlador_Reg_instruct_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_126_o_Mux_273_o,
      O => NlwBufferSignal_controlador_Reg_instruct_4_CLK
    );
  NlwBufferBlock_controlador_Reg_instruct_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(4),
      O => NlwBufferSignal_controlador_Reg_instruct_4_IN
    );
  NlwBufferBlock_controlador_Reg_operand_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_134_o_Mux_289_o_0,
      O => NlwBufferSignal_controlador_Reg_operand_7_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(7),
      O => NlwBufferSignal_controlador_Reg_operand_7_IN
    );
  NlwBufferBlock_controlador_Reg_operand_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_134_o_Mux_289_o_0,
      O => NlwBufferSignal_controlador_Reg_operand_6_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(6),
      O => NlwBufferSignal_controlador_Reg_operand_6_IN
    );
  NlwBufferBlock_controlador_Reg_operand_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_134_o_Mux_289_o_0,
      O => NlwBufferSignal_controlador_Reg_operand_5_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(5),
      O => NlwBufferSignal_controlador_Reg_operand_5_IN
    );
  NlwBufferBlock_controlador_Reg_operand_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_134_o_Mux_289_o_0,
      O => NlwBufferSignal_controlador_Reg_operand_4_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(4),
      O => NlwBufferSignal_controlador_Reg_operand_4_IN
    );
  NlwBufferBlock_alu_comp_reg_acc_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225_1_0,
      O => NlwBufferSignal_alu_comp_reg_acc_3_CLK
    );
  NlwBufferBlock_alu_comp_reg_acc_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225_1_0,
      O => NlwBufferSignal_alu_comp_reg_acc_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_49_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_49_0_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram4_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram4_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_5_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_5_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_53_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_53_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_3_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram7_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram7_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_4_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram8_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram8_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(4),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(3),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(2),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(1),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_IN
    );
  NlwBufferBlock_controlador_Reg_operand_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_134_o_Mux_289_o_0,
      O => NlwBufferSignal_controlador_Reg_operand_3_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(3),
      O => NlwBufferSignal_controlador_Reg_operand_3_IN
    );
  NlwBufferBlock_controlador_Reg_operand_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_134_o_Mux_289_o_0,
      O => NlwBufferSignal_controlador_Reg_operand_2_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(2),
      O => NlwBufferSignal_controlador_Reg_operand_2_IN
    );
  NlwBufferBlock_controlador_Reg_operand_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_134_o_Mux_289_o_0,
      O => NlwBufferSignal_controlador_Reg_operand_1_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(1),
      O => NlwBufferSignal_controlador_Reg_operand_1_IN
    );
  NlwBufferBlock_controlador_Reg_operand_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_2_PWR_134_o_Mux_289_o_0,
      O => NlwBufferSignal_controlador_Reg_operand_0_CLK
    );
  NlwBufferBlock_controlador_Reg_operand_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ROM_data(0),
      O => NlwBufferSignal_controlador_Reg_operand_0_IN
    );
  NlwBufferBlock_alu_comp_Index_Reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(5),
      O => NlwBufferSignal_alu_comp_Index_Reg_3_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(5),
      O => NlwBufferSignal_alu_comp_Index_Reg_2_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(5),
      O => NlwBufferSignal_alu_comp_Index_Reg_1_CLK
    );
  NlwBufferBlock_alu_comp_Index_Reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => alu_comp_n0225(5),
      O => NlwBufferSignal_alu_comp_Index_Reg_0_CLK
    );
  NlwBufferBlock_dma_top_data_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_data_count_1_CLK
    );
  NlwBufferBlock_dma_top_data_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_data_count_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_12_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_12_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_4_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_4_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_16_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_16_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_11_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_11_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_5_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_32_o_MUX_14_o,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_i_IN
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd3_CLK
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_0_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_0_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_54_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_54_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_16(3),
      O => NlwBufferSignal_ram_top_periph_ram_switches_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_16(2),
      O => NlwBufferSignal_ram_top_periph_ram_switches_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_16(1),
      O => NlwBufferSignal_ram_top_periph_ram_switches_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_switches_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_switches_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_switches_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => ram_top_periph_ram_contents_ram_16(0),
      O => NlwBufferSignal_ram_top_periph_ram_switches_0_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_8_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_9_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(7),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(6),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(5),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(4),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK
    );
  NlwBufferBlock_dma_top_CurrentState_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_CurrentState_FSM_FFd2_CLK
    );
  NlwBufferBlock_dma_top_CurrentState_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_dma_top_CurrentState_FSM_FFd1_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_13_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_13_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_51_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_51_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_56_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_56_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_28_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_28_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_18_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_18_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_26_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_26_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_23_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_23_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(3),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(2),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count(1),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_7648,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_RST_FULL_GEN_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_6882,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d3_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_7647,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_grstd1_grst_full_rst_d1_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_2_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram2_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram2_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_3_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_3_0_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram1_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram1_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_1_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_1_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_59_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_59_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_25_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_25_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_47_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_47_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_44_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_44_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_52_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_52_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_7_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_8_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6596,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6595,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_CurrentState_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd2_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_data_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_data_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_data_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_data_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_data_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_data_count_0_CLK
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd2_CLK
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => controlador_CurrentState_FSM_FFd2_In_7659,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd2_IN
    );
  NlwBufferBlock_controlador_CurrentState_FSM_FFd2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_controlador_CurrentState_FSM_FFd2_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Data_FF_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Data_FF_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_2_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_2_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_14_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_14_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_57_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_57_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_55_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_55_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_27_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_27_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_46_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_46_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_40_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_40_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_4_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_9_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_9_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK
    );
  NlwBufferBlock_RS232_PHY_Shift_Q_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Shift_Q_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Transmitter_CurrentState_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Transmitter_CurrentState_FSM_FFd1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_61_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_61_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_15_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_15_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_21_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_21_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_20_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_20_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_60_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_60_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_24_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_24_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_19_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_19_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_7_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(6),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_6_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_4_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(4),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_4_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(5),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_5_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6564,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6563,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_CLK
    );
  NlwBufferBlock_RS232_PHY_StartTX_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_StartTX_CLK
    );
  NlwBufferBlock_RS232_PHY_Ack_in_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Ack_in_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_58_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_58_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_22_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_22_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_63_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_63_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_31_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_31_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_17_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_17_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_41_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_41_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_42_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_42_0_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_D_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_D_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_C_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_C_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_B_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_B_WADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_RADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_RADR5
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_CLK
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_IN
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR0 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(0),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR0
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR1 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(1),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR1
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR2 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(2),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR2
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR3 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(3),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR3
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR4 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(4),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR4
    );
  NlwBufferBlock_ram_top_gp_ram_Mram_contents_ram3_A_WADR5 : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Addr(5),
      O => NlwBufferSignal_ram_top_gp_ram_Mram_contents_ram3_A_WADR5
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_30_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_30_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_62_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_62_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_29_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_29_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_39_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_39_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_8_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_8_7_IN
    );
  NlwBufferBlock_RS232_PHY_LineRD_in_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_LineRD_in_CLK
    );
  NlwBufferBlock_RS232_PHY_LineRD_in_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_RX_IBUF_0,
      O => NlwBufferSignal_RS232_PHY_LineRD_in_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(8),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_8_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(7),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_7_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(6),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_6_IN
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count(5),
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_45_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_45_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_34_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_34_0_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_3_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(3),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_3_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_2_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(2),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_2_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_43_0_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(0),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_43_0_IN
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_7_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_6_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_5_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_32_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_32_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_36_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_36_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_38_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_38_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_35_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_35_1_IN
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_width_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_width_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_CurrentState_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd2_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_CurrentState_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_CurrentState_FSM_FFd1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_5_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_3_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_4_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Internal_memory_BU2_U0_gconvfifo_rf_grf_rf_gl0_rd_rpntr_gc0_count_0_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_data_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_data_count_2_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_data_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_data_count_1_CLK
    );
  NlwBufferBlock_RS232_PHY_Receiver_data_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_RS232_PHY_Receiver_data_count_0_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_33_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_33_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_1_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_37_1_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(1),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_37_1_IN
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_7_CLK : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => Clk_BUFGP,
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_7_CLK
    );
  NlwBufferBlock_ram_top_periph_ram_contents_ram_9_7_IN : X_BUF
    generic map(
      PATHPULSE => 202 ps
    )
    port map (
      I => RAM_Data(7),
      O => NlwBufferSignal_ram_top_periph_ram_contents_ram_9_7_IN
    );
  NlwBlock_PICtop_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_PICtop_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

