Analysis & Synthesis report for alf_5x5
Thu Nov 14 01:40:25 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Parameter Settings for User Entity Instance: Top-level Entity: |alf_5x5
 14. Parameter Settings for Inferred Entity Instance: altmult_add:Add9_rtl_0
 15. Parameter Settings for Inferred Entity Instance: altmult_add:Add10_rtl_0
 16. altmult_add Parameter Settings by Entity Instance
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-------------------------------+-------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Thu Nov 14 01:40:25 2013     ;
; Quartus II 32-bit Version     ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                 ; alf_5x5                                   ;
; Top-level Entity Name         ; alf_5x5                                   ;
; Family                        ; Stratix II                                ;
; Logic utilization             ; N/A                                       ;
;     Combinational ALUTs       ; 93                                        ;
;     Dedicated logic registers ; 306                                       ;
; Total registers               ; 306                                       ;
; Total pins                    ; 192                                       ;
; Total virtual pins            ; 0                                         ;
; Total block memory bits       ; 0                                         ;
; DSP block 9-bit elements      ; 16                                        ;
; Total PLLs                    ; 0                                         ;
; Total DLLs                    ; 0                                         ;
+-------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; alf_5x5            ; alf_5x5            ;
; Family name                                                                ; Stratix II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; alf_5x5.vhd                      ; yes             ; User VHDL File               ; C:/Users/Fabiane/Dropbox/Artigos HEVC e filtros/ALF/Arquiteturas/5x5 completo/alf_5x5.vhd          ;         ;
; altmult_add.tdf                  ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf                                     ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                      ;         ;
; stratix_mac_mult.inc             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                                ;         ;
; stratix_mac_out.inc              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_mac_out.inc                                 ;         ;
; db/mult_add_var3.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Fabiane/Dropbox/Artigos HEVC e filtros/ALF/Arquiteturas/5x5 completo/db/mult_add_var3.tdf ;         ;
; db/mult_add_du24.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Fabiane/Dropbox/Artigos HEVC e filtros/ALF/Arquiteturas/5x5 completo/db/mult_add_du24.tdf ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+----------------------------------------------+-------+
; Resource                                     ; Usage ;
+----------------------------------------------+-------+
; Estimated ALUTs Used                         ; 93    ;
; Dedicated logic registers                    ; 306   ;
;                                              ;       ;
; Estimated ALUTs Unavailable                  ; 0     ;
;                                              ;       ;
; Total combinational functions                ; 93    ;
; Combinational ALUT usage by number of inputs ;       ;
;     -- 7 input functions                     ; 0     ;
;     -- 6 input functions                     ; 0     ;
;     -- 5 input functions                     ; 0     ;
;     -- 4 input functions                     ; 0     ;
;     -- <=3 input functions                   ; 93    ;
;                                              ;       ;
; Combinational ALUTs by mode                  ;       ;
;     -- normal mode                           ; 0     ;
;     -- extended LUT mode                     ; 0     ;
;     -- arithmetic mode                       ; 93    ;
;     -- shared arithmetic mode                ; 0     ;
;                                              ;       ;
; Estimated ALUT/register pairs used           ; 319   ;
;                                              ;       ;
; Total registers                              ; 306   ;
;     -- Dedicated logic registers             ; 306   ;
;     -- I/O registers                         ; 0     ;
;                                              ;       ;
;                                              ;       ;
; I/O pins                                     ; 192   ;
; DSP block 9-bit elements                     ; 16    ;
; Maximum fan-out                              ; 313   ;
; Total fan-out                                ; 1019  ;
; Average fan-out                              ; 1.70  ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                               ;
+--------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; |alf_5x5                             ; 93 (93)           ; 306 (306)    ; 0                 ; 16           ; 0       ; 8         ; 0         ; 192  ; 0            ; |alf_5x5                                                      ;              ;
;    |altmult_add:Add10_rtl_0|         ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |alf_5x5|altmult_add:Add10_rtl_0                              ;              ;
;       |mult_add_du24:auto_generated| ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |alf_5x5|altmult_add:Add10_rtl_0|mult_add_du24:auto_generated ;              ;
;    |altmult_add:Add9_rtl_0|          ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |alf_5x5|altmult_add:Add9_rtl_0                               ;              ;
;       |mult_add_var3:auto_generated| ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |alf_5x5|altmult_add:Add9_rtl_0|mult_add_var3:auto_generated  ;              ;
+--------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary   ;
+----------------------------------+-------------+
; Statistic                        ; Number Used ;
+----------------------------------+-------------+
; Simple Multipliers (9-bit)       ; 0           ;
; Simple Multipliers (18-bit)      ; 0           ;
; Simple Multipliers (36-bit)      ; 0           ;
; Multiply Accumulators (18-bit)   ; 0           ;
; Two-Multipliers Adders (9-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)  ; 0           ;
; Four-Multipliers Adders (9-bit)  ; 0           ;
; Four-Multipliers Adders (18-bit) ; 2           ;
; Dynamic DSP Blocks               ; 0           ;
; DSP Blocks                       ; --          ;
; DSP Block 9-bit Elements         ; 16          ;
; Signed Multipliers               ; 8           ;
; Unsigned Multipliers             ; 0           ;
; Mixed Sign Multipliers           ; 0           ;
; Variable Sign Multipliers        ; 0           ;
; Dedicated Shift Register Chains  ; 0           ;
+----------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; a12_t[8,9]                             ; Stuck at GND due to stuck port data_in ;
; a11_t[8,9]                             ; Stuck at GND due to stuck port data_in ;
; a10_t[8,9]                             ; Stuck at GND due to stuck port data_in ;
; a9_t[8,9]                              ; Stuck at GND due to stuck port data_in ;
; a8_t[8,9]                              ; Stuck at GND due to stuck port data_in ;
; a7_t[8,9]                              ; Stuck at GND due to stuck port data_in ;
; a6_t[8,9]                              ; Stuck at GND due to stuck port data_in ;
; a5_t[8,9]                              ; Stuck at GND due to stuck port data_in ;
; a4_t[8,9]                              ; Stuck at GND due to stuck port data_in ;
; a3_t[8,9]                              ; Stuck at GND due to stuck port data_in ;
; a2_t[8,9]                              ; Stuck at GND due to stuck port data_in ;
; a1_t[8,9]                              ; Stuck at GND due to stuck port data_in ;
; a0_t[8,9]                              ; Stuck at GND due to stuck port data_in ;
; temp11_t[8,9]                          ; Stuck at GND due to stuck port data_in ;
; temp17_t[9]                            ; Stuck at GND due to stuck port data_in ;
; temp16_t[9]                            ; Stuck at GND due to stuck port data_in ;
; temp15_t[9]                            ; Stuck at GND due to stuck port data_in ;
; temp14_t[9]                            ; Stuck at GND due to stuck port data_in ;
; temp13_t[9]                            ; Stuck at GND due to stuck port data_in ;
; temp12_t[9]                            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 34 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; a12_t[8]      ; Stuck at GND              ; temp17_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a10_t[8]      ; Stuck at GND              ; temp16_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a8_t[8]       ; Stuck at GND              ; temp15_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a6_t[8]       ; Stuck at GND              ; temp14_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a4_t[8]       ; Stuck at GND              ; temp13_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a2_t[8]       ; Stuck at GND              ; temp12_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a0_t[8]       ; Stuck at GND              ; temp11_t[8]                            ;
;               ; due to stuck port data_in ;                                        ;
; a0_t[9]       ; Stuck at GND              ; temp11_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 306   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+-----------------+--------------+-------------+
; Register Name   ; Megafunction ; Type        ;
+-----------------+--------------+-------------+
; temp27_t[0..19] ; Add9_rtl_0   ; DSP         ;
; temp22_t[0..19] ; Add9_rtl_0   ; DSP         ;
; temp21_t[0..19] ; Add9_rtl_0   ; DSP         ;
; temp24_t[0..19] ; Add10_rtl_0  ; DSP         ;
; temp23_t[0..19] ; Add10_rtl_0  ; DSP         ;
; temp26_t[0..19] ; Add10_rtl_0  ; DSP         ;
; temp25_t[0..19] ; Add10_rtl_0  ; DSP         ;
+-----------------+--------------+-------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |alf_5x5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altmult_add:Add9_rtl_0    ;
+---------------------------------------+-------------------+----------------+
; Parameter Name                        ; Value             ; Type           ;
+---------------------------------------+-------------------+----------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped        ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped        ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped        ;
; ACCUMULATOR                           ; NO                ; Untyped        ;
; ADDER1_ROUNDING                       ; NO                ; Untyped        ;
; ADDER3_ROUNDING                       ; NO                ; Untyped        ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED      ; Untyped        ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped        ;
; CHAINOUT_ADDER                        ; NO                ; Untyped        ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped        ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped        ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped        ;
; EXTRA_LATENCY                         ; 0                 ; Untyped        ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A1                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A2                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A3                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B1                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B2                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B3                     ; UNREGISTERED      ; Untyped        ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped        ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped        ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped        ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped        ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped        ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped        ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped        ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped        ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped        ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped        ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped        ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped        ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Untyped        ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped        ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped        ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped        ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped        ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped        ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped        ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped        ;
; OUTPUT_SATURATION                     ; NO                ; Untyped        ;
; port_addnsub1                         ; PORT_CONNECTIVITY ; Untyped        ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped        ;
; port_signa                            ; PORT_CONNECTIVITY ; Untyped        ;
; port_signb                            ; PORT_CONNECTIVITY ; Untyped        ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped        ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped        ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped        ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped        ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped        ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped        ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped        ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped        ;
; WIDTH_MSB                             ; 17                ; Untyped        ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped        ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped        ;
; SHIFT_MODE                            ; NO                ; Untyped        ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped        ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped        ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped        ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED      ; Untyped        ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED      ; Untyped        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped        ;
; WIDTH_A                               ; 10                ; Untyped        ;
; WIDTH_B                               ; 10                ; Untyped        ;
; WIDTH_CHAININ                         ; 1                 ; Untyped        ;
; WIDTH_RESULT                          ; 22                ; Untyped        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED      ; Untyped        ;
; CBXI_PARAMETER                        ; mult_add_var3     ; Untyped        ;
; DEVICE_FAMILY                         ; Stratix II        ; Untyped        ;
; WIDTH_C                               ; 22                ; Untyped        ;
; LOADCONST_VALUE                       ; 64                ; Untyped        ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped        ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped        ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped        ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped        ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped        ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped        ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped        ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped        ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped        ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped        ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped        ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped        ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped        ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped        ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped        ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped        ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped        ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped        ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped        ;
; COEF0_0                               ; 0                 ; Untyped        ;
; COEF0_1                               ; 0                 ; Untyped        ;
; COEF0_2                               ; 0                 ; Untyped        ;
; COEF0_3                               ; 0                 ; Untyped        ;
; COEF0_4                               ; 0                 ; Untyped        ;
; COEF0_5                               ; 0                 ; Untyped        ;
; COEF0_6                               ; 0                 ; Untyped        ;
; COEF0_7                               ; 0                 ; Untyped        ;
; COEF1_0                               ; 0                 ; Untyped        ;
; COEF1_1                               ; 0                 ; Untyped        ;
; COEF1_2                               ; 0                 ; Untyped        ;
; COEF1_3                               ; 0                 ; Untyped        ;
; COEF1_4                               ; 0                 ; Untyped        ;
; COEF1_5                               ; 0                 ; Untyped        ;
; COEF1_6                               ; 0                 ; Untyped        ;
; COEF1_7                               ; 0                 ; Untyped        ;
; COEF2_0                               ; 0                 ; Untyped        ;
; COEF2_1                               ; 0                 ; Untyped        ;
; COEF2_2                               ; 0                 ; Untyped        ;
; COEF2_3                               ; 0                 ; Untyped        ;
; COEF2_4                               ; 0                 ; Untyped        ;
; COEF2_5                               ; 0                 ; Untyped        ;
; COEF2_6                               ; 0                 ; Untyped        ;
; COEF2_7                               ; 0                 ; Untyped        ;
; COEF3_0                               ; 0                 ; Untyped        ;
; COEF3_1                               ; 0                 ; Untyped        ;
; COEF3_2                               ; 0                 ; Untyped        ;
; COEF3_3                               ; 0                 ; Untyped        ;
; COEF3_4                               ; 0                 ; Untyped        ;
; COEF3_5                               ; 0                 ; Untyped        ;
; COEF3_6                               ; 0                 ; Untyped        ;
; COEF3_7                               ; 0                 ; Untyped        ;
; WIDTH_COEF                            ; 18                ; Untyped        ;
+---------------------------------------+-------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altmult_add:Add10_rtl_0   ;
+---------------------------------------+-------------------+----------------+
; Parameter Name                        ; Value             ; Type           ;
+---------------------------------------+-------------------+----------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped        ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped        ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped        ;
; ACCUMULATOR                           ; NO                ; Untyped        ;
; ADDER1_ROUNDING                       ; NO                ; Untyped        ;
; ADDER3_ROUNDING                       ; NO                ; Untyped        ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED      ; Untyped        ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped        ;
; CHAINOUT_ADDER                        ; NO                ; Untyped        ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped        ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped        ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped        ;
; EXTRA_LATENCY                         ; 0                 ; Untyped        ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A1                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A2                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A3                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B1                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B2                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B3                     ; UNREGISTERED      ; Untyped        ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped        ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped        ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped        ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped        ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped        ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped        ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped        ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped        ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped        ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped        ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped        ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR3                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped        ;
; NUMBER_OF_MULTIPLIERS                 ; 4                 ; Untyped        ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped        ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped        ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped        ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped        ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped        ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped        ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped        ;
; OUTPUT_SATURATION                     ; NO                ; Untyped        ;
; port_addnsub1                         ; PORT_CONNECTIVITY ; Untyped        ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped        ;
; port_signa                            ; PORT_CONNECTIVITY ; Untyped        ;
; port_signb                            ; PORT_CONNECTIVITY ; Untyped        ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped        ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped        ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped        ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped        ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped        ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped        ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped        ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped        ;
; WIDTH_MSB                             ; 17                ; Untyped        ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped        ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped        ;
; SHIFT_MODE                            ; NO                ; Untyped        ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped        ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped        ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped        ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED      ; Untyped        ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED      ; Untyped        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped        ;
; WIDTH_A                               ; 10                ; Untyped        ;
; WIDTH_B                               ; 10                ; Untyped        ;
; WIDTH_CHAININ                         ; 1                 ; Untyped        ;
; WIDTH_RESULT                          ; 22                ; Untyped        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED      ; Untyped        ;
; CBXI_PARAMETER                        ; mult_add_du24     ; Untyped        ;
; DEVICE_FAMILY                         ; Stratix II        ; Untyped        ;
; WIDTH_C                               ; 22                ; Untyped        ;
; LOADCONST_VALUE                       ; 64                ; Untyped        ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped        ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped        ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped        ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped        ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped        ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped        ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped        ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped        ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped        ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped        ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped        ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped        ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped        ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped        ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped        ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped        ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped        ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped        ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped        ;
; COEF0_0                               ; 0                 ; Untyped        ;
; COEF0_1                               ; 0                 ; Untyped        ;
; COEF0_2                               ; 0                 ; Untyped        ;
; COEF0_3                               ; 0                 ; Untyped        ;
; COEF0_4                               ; 0                 ; Untyped        ;
; COEF0_5                               ; 0                 ; Untyped        ;
; COEF0_6                               ; 0                 ; Untyped        ;
; COEF0_7                               ; 0                 ; Untyped        ;
; COEF1_0                               ; 0                 ; Untyped        ;
; COEF1_1                               ; 0                 ; Untyped        ;
; COEF1_2                               ; 0                 ; Untyped        ;
; COEF1_3                               ; 0                 ; Untyped        ;
; COEF1_4                               ; 0                 ; Untyped        ;
; COEF1_5                               ; 0                 ; Untyped        ;
; COEF1_6                               ; 0                 ; Untyped        ;
; COEF1_7                               ; 0                 ; Untyped        ;
; COEF2_0                               ; 0                 ; Untyped        ;
; COEF2_1                               ; 0                 ; Untyped        ;
; COEF2_2                               ; 0                 ; Untyped        ;
; COEF2_3                               ; 0                 ; Untyped        ;
; COEF2_4                               ; 0                 ; Untyped        ;
; COEF2_5                               ; 0                 ; Untyped        ;
; COEF2_6                               ; 0                 ; Untyped        ;
; COEF2_7                               ; 0                 ; Untyped        ;
; COEF3_0                               ; 0                 ; Untyped        ;
; COEF3_1                               ; 0                 ; Untyped        ;
; COEF3_2                               ; 0                 ; Untyped        ;
; COEF3_3                               ; 0                 ; Untyped        ;
; COEF3_4                               ; 0                 ; Untyped        ;
; COEF3_5                               ; 0                 ; Untyped        ;
; COEF3_6                               ; 0                 ; Untyped        ;
; COEF3_7                               ; 0                 ; Untyped        ;
; WIDTH_COEF                            ; 18                ; Untyped        ;
+---------------------------------------+-------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance               ;
+---------------------------------------+-------------------------+
; Name                                  ; Value                   ;
+---------------------------------------+-------------------------+
; Number of entity instances            ; 2                       ;
; Entity Instance                       ; altmult_add:Add9_rtl_0  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                       ;
;     -- port_signa                     ; PORT_CONNECTIVITY       ;
;     -- port_signb                     ; PORT_CONNECTIVITY       ;
;     -- REPRESENTATION_A               ; SIGNED                  ;
;     -- REPRESENTATION_B               ; SIGNED                  ;
;     -- WIDTH_A                        ; 10                      ;
;     -- WIDTH_B                        ; 10                      ;
;     -- WIDTH_RESULT                   ; 22                      ;
; Entity Instance                       ; altmult_add:Add10_rtl_0 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 4                       ;
;     -- port_signa                     ; PORT_CONNECTIVITY       ;
;     -- port_signb                     ; PORT_CONNECTIVITY       ;
;     -- REPRESENTATION_A               ; SIGNED                  ;
;     -- REPRESENTATION_B               ; SIGNED                  ;
;     -- WIDTH_A                        ; 10                      ;
;     -- WIDTH_B                        ; 10                      ;
;     -- WIDTH_RESULT                   ; 22                      ;
+---------------------------------------+-------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu Nov 14 01:40:23 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alf_5x5 -c alf_5x5
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file alf_5x5.vhd
    Info (12022): Found design unit 1: alf_5x5-behavioral
    Info (12023): Found entity 1: alf_5x5
Info (12127): Elaborating entity "alf_5x5" for the top level hierarchy
Info (19000): Inferred 2 megafunctions from design logic
    Info (19003): Inferred altmult_add megafunction from following the logic: "Add9_rtl_0" 
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTH_RESULT set to 22
        Info (286033): Parameter INPUT_REGISTER_A0 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_B0 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_A1 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_B1 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_A2 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_B2 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_A3 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_B3 set to UNREGISTERED
        Info (286033): Parameter NUMBER_OF_MULTIPLIERS set to 3
        Info (286033): Parameter REPRESENTATION_A set to SIGNED
        Info (286033): Parameter REPRESENTATION_B set to SIGNED
        Info (286033): Parameter MULTIPLIER_REGISTER0 set to CLOCK0
        Info (286033): Parameter MULTIPLIER_ACLR0 set to ACLR0
        Info (286033): Parameter MULTIPLIER_REGISTER1 set to CLOCK0
        Info (286033): Parameter MULTIPLIER_ACLR1 set to ACLR0
        Info (286033): Parameter MULTIPLIER1_DIRECTION set to ADD
        Info (286033): Parameter MULTIPLIER_REGISTER2 set to CLOCK0
        Info (286033): Parameter MULTIPLIER_ACLR2 set to ACLR0
        Info (286033): Parameter OUTPUT_REGISTER set to UNREGISTERED
        Info (286033): Parameter SIGNED_REGISTER_A set to UNREGISTERED
        Info (286033): Parameter SIGNED_REGISTER_B set to UNREGISTERED
        Info (286033): Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED
        Info (286033): Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED
        Info (286033): Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED
        Info (286033): Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED
        Info (286033): Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED
        Info (286033): Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED
        Info (286033): Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED
        Info (286033): Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED
        Info (286033): Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED
        Info (286033): Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED
    Info (19003): Inferred altmult_add megafunction from following the logic: "Add10_rtl_0" 
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTH_RESULT set to 22
        Info (286033): Parameter INPUT_REGISTER_A0 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_B0 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_A1 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_B1 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_A2 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_B2 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_A3 set to UNREGISTERED
        Info (286033): Parameter INPUT_REGISTER_B3 set to UNREGISTERED
        Info (286033): Parameter NUMBER_OF_MULTIPLIERS set to 4
        Info (286033): Parameter REPRESENTATION_A set to SIGNED
        Info (286033): Parameter REPRESENTATION_B set to SIGNED
        Info (286033): Parameter MULTIPLIER_REGISTER0 set to CLOCK0
        Info (286033): Parameter MULTIPLIER_ACLR0 set to ACLR0
        Info (286033): Parameter MULTIPLIER_REGISTER1 set to CLOCK0
        Info (286033): Parameter MULTIPLIER_ACLR1 set to ACLR0
        Info (286033): Parameter MULTIPLIER1_DIRECTION set to ADD
        Info (286033): Parameter MULTIPLIER_REGISTER2 set to CLOCK0
        Info (286033): Parameter MULTIPLIER_ACLR2 set to ACLR0
        Info (286033): Parameter MULTIPLIER_REGISTER3 set to CLOCK0
        Info (286033): Parameter MULTIPLIER_ACLR3 set to ACLR0
        Info (286033): Parameter MULTIPLIER3_DIRECTION set to ADD
        Info (286033): Parameter OUTPUT_REGISTER set to UNREGISTERED
        Info (286033): Parameter SIGNED_REGISTER_A set to UNREGISTERED
        Info (286033): Parameter SIGNED_REGISTER_B set to UNREGISTERED
        Info (286033): Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED
        Info (286033): Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED
        Info (286033): Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED
        Info (286033): Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED
        Info (286033): Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED
        Info (286033): Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED
        Info (286033): Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED
        Info (286033): Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED
        Info (286033): Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED
        Info (286033): Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED
Info (12130): Elaborated megafunction instantiation "altmult_add:Add9_rtl_0"
Info (12133): Instantiated megafunction "altmult_add:Add9_rtl_0" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTH_RESULT" = "22"
    Info (12134): Parameter "INPUT_REGISTER_A0" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_B0" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_A1" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_B1" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_A2" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_B2" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_A3" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_B3" = "UNREGISTERED"
    Info (12134): Parameter "NUMBER_OF_MULTIPLIERS" = "3"
    Info (12134): Parameter "REPRESENTATION_A" = "SIGNED"
    Info (12134): Parameter "REPRESENTATION_B" = "SIGNED"
    Info (12134): Parameter "MULTIPLIER_REGISTER0" = "CLOCK0"
    Info (12134): Parameter "MULTIPLIER_ACLR0" = "ACLR0"
    Info (12134): Parameter "MULTIPLIER_REGISTER1" = "CLOCK0"
    Info (12134): Parameter "MULTIPLIER_ACLR1" = "ACLR0"
    Info (12134): Parameter "MULTIPLIER1_DIRECTION" = "ADD"
    Info (12134): Parameter "MULTIPLIER_REGISTER2" = "CLOCK0"
    Info (12134): Parameter "MULTIPLIER_ACLR2" = "ACLR0"
    Info (12134): Parameter "OUTPUT_REGISTER" = "UNREGISTERED"
    Info (12134): Parameter "SIGNED_REGISTER_A" = "UNREGISTERED"
    Info (12134): Parameter "SIGNED_REGISTER_B" = "UNREGISTERED"
    Info (12134): Parameter "SIGNED_PIPELINE_REGISTER_A" = "UNREGISTERED"
    Info (12134): Parameter "SIGNED_PIPELINE_REGISTER_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDNSUB_MULTIPLIER_REGISTER1" = "UNREGISTERED"
    Info (12134): Parameter "ADDNSUB_MULTIPLIER_REGISTER3" = "UNREGISTERED"
    Info (12134): Parameter "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1" = "UNREGISTERED"
    Info (12134): Parameter "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3" = "UNREGISTERED"
    Info (12134): Parameter "ZERO_CHAINOUT_OUTPUT_REGISTER" = "UNREGISTERED"
    Info (12134): Parameter "ZERO_LOOPBACK_OUTPUT_REGISTER" = "UNREGISTERED"
    Info (12134): Parameter "ZERO_LOOPBACK_PIPELINE_REGISTER" = "UNREGISTERED"
    Info (12134): Parameter "ZERO_LOOPBACK_REGISTER" = "UNREGISTERED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_var3.tdf
    Info (12023): Found entity 1: mult_add_var3
Info (12130): Elaborated megafunction instantiation "altmult_add:Add10_rtl_0"
Info (12133): Instantiated megafunction "altmult_add:Add10_rtl_0" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTH_RESULT" = "22"
    Info (12134): Parameter "INPUT_REGISTER_A0" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_B0" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_A1" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_B1" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_A2" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_B2" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_A3" = "UNREGISTERED"
    Info (12134): Parameter "INPUT_REGISTER_B3" = "UNREGISTERED"
    Info (12134): Parameter "NUMBER_OF_MULTIPLIERS" = "4"
    Info (12134): Parameter "REPRESENTATION_A" = "SIGNED"
    Info (12134): Parameter "REPRESENTATION_B" = "SIGNED"
    Info (12134): Parameter "MULTIPLIER_REGISTER0" = "CLOCK0"
    Info (12134): Parameter "MULTIPLIER_ACLR0" = "ACLR0"
    Info (12134): Parameter "MULTIPLIER_REGISTER1" = "CLOCK0"
    Info (12134): Parameter "MULTIPLIER_ACLR1" = "ACLR0"
    Info (12134): Parameter "MULTIPLIER1_DIRECTION" = "ADD"
    Info (12134): Parameter "MULTIPLIER_REGISTER2" = "CLOCK0"
    Info (12134): Parameter "MULTIPLIER_ACLR2" = "ACLR0"
    Info (12134): Parameter "MULTIPLIER_REGISTER3" = "CLOCK0"
    Info (12134): Parameter "MULTIPLIER_ACLR3" = "ACLR0"
    Info (12134): Parameter "MULTIPLIER3_DIRECTION" = "ADD"
    Info (12134): Parameter "OUTPUT_REGISTER" = "UNREGISTERED"
    Info (12134): Parameter "SIGNED_REGISTER_A" = "UNREGISTERED"
    Info (12134): Parameter "SIGNED_REGISTER_B" = "UNREGISTERED"
    Info (12134): Parameter "SIGNED_PIPELINE_REGISTER_A" = "UNREGISTERED"
    Info (12134): Parameter "SIGNED_PIPELINE_REGISTER_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDNSUB_MULTIPLIER_REGISTER1" = "UNREGISTERED"
    Info (12134): Parameter "ADDNSUB_MULTIPLIER_REGISTER3" = "UNREGISTERED"
    Info (12134): Parameter "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1" = "UNREGISTERED"
    Info (12134): Parameter "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3" = "UNREGISTERED"
    Info (12134): Parameter "ZERO_CHAINOUT_OUTPUT_REGISTER" = "UNREGISTERED"
    Info (12134): Parameter "ZERO_LOOPBACK_OUTPUT_REGISTER" = "UNREGISTERED"
    Info (12134): Parameter "ZERO_LOOPBACK_PIPELINE_REGISTER" = "UNREGISTERED"
    Info (12134): Parameter "ZERO_LOOPBACK_REGISTER" = "UNREGISTERED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_du24.tdf
    Info (12023): Found entity 1: mult_add_du24
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset"
Info (21057): Implemented 553 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 176 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 345 logic cells
    Info (21062): Implemented 16 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 376 megabytes
    Info: Processing ended: Thu Nov 14 01:40:25 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


