# UART
implementing UART transmitter using verilog

#Architecture

![Architecture (1)](https://user-images.githubusercontent.com/32411364/184368156-fef717d7-9a34-4214-93ca-485cb9c555f7.png)

#Top Module Simulation 

![top_module](https://user-images.githubusercontent.com/32411364/184368352-e7f8750c-ee09-4de1-989b-9199bdbbfc9a.JPG)
