// Seed: 878197168
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    output reg id_8,
    input logic id_9,
    output id_10,
    output logic id_11,
    output reg id_12,
    output logic id_13
);
  wand id_14;
  always @(negedge 1)
    if (id_6 - {1, id_6}) id_14[1] = 1;
    else begin
      if (1) begin
        id_8 <= 1;
      end
      id_8 = 1;
    end
  always @(posedge id_9) begin
    id_1  <= 1 * id_9 - id_5;
    id_12 <= #1 "";
  end
  tri1  id_15;
  logic id_16;
  logic id_17 = 1;
  logic id_18;
  type_37 id_19 (
      .id_0(1),
      .id_1(id_5),
      .id_2(1)
  );
  assign id_12 = id_17 & 1;
  logic id_20 = 1;
  logic id_21;
  initial begin
    id_10 = 1;
  end
  logic id_22;
  type_41(
      1 & id_5 & id_17, 1, 1
  );
  assign id_14 = id_15;
  logic id_23;
  assign id_11 = id_7;
endmodule
