Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  5 08:28:15 2025
| Host         : DESKTOP-ODUVKK8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_dec_timing_summary_routed.rpt -pb Top_dec_timing_summary_routed.pb -rpx Top_dec_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_dec
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   52          
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (4)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: inst_indcd/inst_rf/wa_waiter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_indcd/inst_rf/wa_waiter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.822        0.000                      0                  426        0.057        0.000                      0                  426        3.750        0.000                       0                   212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.822        0.000                      0                  426        0.057        0.000                      0                  426        3.750        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_intreg3_alu_res_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 1.756ns (35.599%)  route 3.177ns (64.401%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.482 r  exec_unit_inst/p_2_out_carry__0/O[2]
                         net (fo=1, routed)           0.492     8.974    exec_unit_inst/data0[6]
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.302     9.276 r  exec_unit_inst/s_intreg3_alu_res[6]_i_1/O
                         net (fo=4, routed)           0.981    10.256    s_alu_res[6]
    SLICE_X11Y89         FDRE                                         r  s_intreg3_alu_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.525    14.948    clk_IBUF_BUFG
    SLICE_X11Y89         FDRE                                         r  s_intreg3_alu_res_reg[6]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y89         FDRE (Setup_fdre_C_D)       -0.093    15.078    s_intreg3_alu_res_reg[6]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_infe/s_pc_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 2.088ns (40.424%)  route 3.077ns (59.576%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.693 r  exec_unit_inst/p_2_out_carry__2/O[0]
                         net (fo=1, routed)           0.351     9.044    exec_unit_inst/data0[12]
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.299     9.343 r  exec_unit_inst/s_intreg3_alu_res[12]_i_1/O
                         net (fo=4, routed)           1.022    10.365    exec_unit_inst/s_alu_res[12]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.124    10.489 r  exec_unit_inst/s_pc_out[12]_i_1/O
                         net (fo=1, routed)           0.000    10.489    inst_infe/s_pc_out_reg[15]_0[4]
    SLICE_X6Y86          FDRE                                         r  inst_infe/s_pc_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.598    15.021    inst_infe/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  inst_infe/s_pc_out_reg[12]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y86          FDRE (Setup_fdre_C_D)        0.079    15.323    inst_infe/s_pc_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_infe/s_pc_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.976ns (39.429%)  route 3.036ns (60.571%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.577 r  exec_unit_inst/p_2_out_carry__0/O[1]
                         net (fo=1, routed)           0.429     9.006    exec_unit_inst/data0[5]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.303     9.309 r  exec_unit_inst/s_intreg3_alu_res[5]_i_1/O
                         net (fo=4, routed)           0.903    10.211    exec_unit_inst/s_alu_res[5]
    SLICE_X9Y86          LUT5 (Prop_lut5_I2_O)        0.124    10.335 r  exec_unit_inst/s_pc_out[5]_i_1/O
                         net (fo=1, routed)           0.000    10.335    inst_infe/s_mux_jump_out[5]
    SLICE_X9Y86          FDRE                                         r  inst_infe/s_pc_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.942    inst_infe/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  inst_infe/s_pc_out_reg[5]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.031    15.196    inst_infe/s_pc_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 mem_unit_inst/RAM_instance/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 2.606ns (57.484%)  route 1.927ns (42.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.688     5.290    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.744 r  mem_unit_inst/RAM_instance/RAM_reg/DOBDO[3]
                         net (fo=1, routed)           1.295     9.039    mem_unit_inst/RAM_instance/s_intreg4_mem_data[3]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.152     9.191 r  mem_unit_inst/RAM_instance/reg_file_reg_r1_0_7_0_5_i_3/O
                         net (fo=2, routed)           0.632     9.824    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/DIB1
    SLICE_X10Y89         RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.525    14.948    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/WCLK
    SLICE_X10Y89         RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.430    14.741    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 mem_unit_inst/RAM_instance/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_indcd/inst_rf/reg_file_reg_r1_0_7_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 2.572ns (57.166%)  route 1.927ns (42.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.688     5.290    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.744 r  mem_unit_inst/RAM_instance/RAM_reg/DOBDO[7]
                         net (fo=1, routed)           0.621     8.366    mem_unit_inst/RAM_instance/s_intreg4_mem_data[7]
    SLICE_X9Y91          LUT3 (Prop_lut3_I0_O)        0.118     8.484 r  mem_unit_inst/RAM_instance/reg_file_reg_r1_0_7_6_11_i_1/O
                         net (fo=2, routed)           1.306     9.789    inst_indcd/inst_rf/reg_file_reg_r1_0_7_6_11/DIA1
    SLICE_X8Y88          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r1_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.521    14.944    inst_indcd/inst_rf/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X8Y88          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r1_0_7_6_11/RAMA_D1/CLK
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X8Y88          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.460    14.725    inst_indcd/inst_rf/reg_file_reg_r1_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_infe/s_pc_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 2.108ns (42.112%)  route 2.898ns (57.888%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.710 r  exec_unit_inst/p_2_out_carry__2/O[2]
                         net (fo=1, routed)           0.586     9.296    exec_unit_inst/data0[14]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.302     9.598 r  exec_unit_inst/s_intreg3_alu_res[14]_i_1/O
                         net (fo=4, routed)           0.608    10.205    exec_unit_inst/s_alu_res[14]
    SLICE_X4Y88          LUT5 (Prop_lut5_I2_O)        0.124    10.329 r  exec_unit_inst/s_pc_out[14]_i_1/O
                         net (fo=1, routed)           0.000    10.329    inst_infe/s_pc_out_reg[15]_0[6]
    SLICE_X4Y88          FDRE                                         r  inst_infe/s_pc_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.600    15.023    inst_infe/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  inst_infe/s_pc_out_reg[14]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.031    15.277    inst_infe/s_pc_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 mem_unit_inst/RAM_instance/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 2.602ns (56.328%)  route 2.017ns (43.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.688     5.290    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     7.744 r  mem_unit_inst/RAM_instance/RAM_reg/DOBDO[14]
                         net (fo=1, routed)           1.008     8.752    mem_unit_inst/RAM_instance/s_intreg4_mem_data[14]
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.148     8.900 r  mem_unit_inst/RAM_instance/reg_file_reg_r1_0_7_12_15_i_4/O
                         net (fo=2, routed)           1.009     9.910    inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/DIB0
    SLICE_X6Y89          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.601    15.024    inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y89          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/RAMB/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y89          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.389    14.858    inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_infe/s_pc_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.958ns (39.439%)  route 3.007ns (60.561%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.556 r  exec_unit_inst/p_2_out_carry__0/O[3]
                         net (fo=1, routed)           0.555     9.110    exec_unit_inst/data0[7]
    SLICE_X6Y91          LUT6 (Prop_lut6_I1_O)        0.306     9.416 r  exec_unit_inst/s_intreg3_alu_res[7]_i_1/O
                         net (fo=4, routed)           0.748    10.164    exec_unit_inst/s_alu_res[7]
    SLICE_X8Y86          LUT5 (Prop_lut5_I2_O)        0.124    10.288 r  exec_unit_inst/s_pc_out[7]_i_1/O
                         net (fo=1, routed)           0.000    10.288    inst_infe/s_mux_jump_out[7]
    SLICE_X8Y86          FDRE                                         r  inst_infe/s_pc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.942    inst_infe/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  inst_infe/s_pc_out_reg[7]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.079    15.244    inst_infe/s_pc_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_infe/s_pc_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 2.186ns (43.239%)  route 2.870ns (56.761%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.784 r  exec_unit_inst/p_2_out_carry__2/O[3]
                         net (fo=1, routed)           0.582     9.366    exec_unit_inst/data0[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I1_O)        0.306     9.672 r  exec_unit_inst/s_intreg3_alu_res[15]_i_1/O
                         net (fo=4, routed)           0.584    10.255    exec_unit_inst/s_alu_res[15]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.124    10.379 r  exec_unit_inst/s_pc_out[15]_i_2/O
                         net (fo=1, routed)           0.000    10.379    inst_infe/s_pc_out_reg[15]_0[7]
    SLICE_X2Y88          FDRE                                         r  inst_infe/s_pc_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.602    15.025    inst_infe/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  inst_infe/s_pc_out_reg[15]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.079    15.343    inst_infe/s_pc_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 s_intreg2_out_func_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_infe/s_pc_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 0.890ns (17.800%)  route 4.110ns (82.200%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.642     5.245    clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  s_intreg2_out_func_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  s_intreg2_out_func_reg[1]/Q
                         net (fo=5, routed)           1.209     6.972    inst_infe/func[1]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     7.096 r  inst_infe/s_intreg3_alu_res[15]_i_4/O
                         net (fo=16, routed)          2.291     9.387    exec_unit_inst/s_intreg3_alu_res_reg[0]_1
    SLICE_X9Y89          LUT5 (Prop_lut5_I3_O)        0.124     9.511 r  exec_unit_inst/s_intreg3_alu_res[0]_i_1/O
                         net (fo=4, routed)           0.610    10.121    exec_unit_inst/s_alu_res[0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I2_O)        0.124    10.245 r  exec_unit_inst/s_pc_out[0]_i_1/O
                         net (fo=1, routed)           0.000    10.245    inst_infe/s_mux_jump_out[0]
    SLICE_X9Y86          FDRE                                         r  inst_infe/s_pc_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519    14.942    inst_infe/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  inst_infe/s_pc_out_reg[0]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X9Y86          FDRE (Setup_fdre_C_D)        0.032    15.215    inst_infe/s_pc_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  4.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 s_intreg3_rd2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_unit_inst/RAM_instance/RAM_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  s_intreg3_rd2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  s_intreg3_rd2_reg[11]/Q
                         net (fo=1, routed)           0.108     1.765    mem_unit_inst/RAM_instance/RAM_reg_0[11]
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.888     2.053    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.708    mem_unit_inst/RAM_instance/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 s_intreg3_rd2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_unit_inst/RAM_instance/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.654%)  route 0.111ns (46.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  s_intreg3_rd2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.128     1.621 r  s_intreg3_rd2_reg[6]/Q
                         net (fo=1, routed)           0.111     1.732    mem_unit_inst/RAM_instance/RAM_reg_0[6]
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.888     2.053    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.102     1.655    mem_unit_inst/RAM_instance/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 s_intreg3_rd2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_unit_inst/RAM_instance/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.203%)  route 0.185ns (56.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  s_intreg3_rd2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  s_intreg3_rd2_reg[2]/Q
                         net (fo=1, routed)           0.185     1.820    mem_unit_inst/RAM_instance/RAM_reg_0[2]
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.888     2.053    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.729    mem_unit_inst/RAM_instance/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 s_intreg3_rd2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_unit_inst/RAM_instance/RAM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.679%)  route 0.189ns (57.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  s_intreg3_rd2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  s_intreg3_rd2_reg[0]/Q
                         net (fo=1, routed)           0.189     1.824    mem_unit_inst/RAM_instance/RAM_reg_0[0]
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.888     2.053    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.708    mem_unit_inst/RAM_instance/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 s_intreg3_rd2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_unit_inst/RAM_instance/RAM_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.379%)  route 0.168ns (50.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  s_intreg3_rd2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  s_intreg3_rd2_reg[14]/Q
                         net (fo=1, routed)           0.168     1.825    mem_unit_inst/RAM_instance/RAM_reg_0[14]
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.888     2.053    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.708    mem_unit_inst/RAM_instance/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 s_intreg3_alu_res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_unit_inst/RAM_instance/RAM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.616%)  route 0.224ns (61.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X9Y89          FDRE                                         r  s_intreg3_alu_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  s_intreg3_alu_res_reg[3]/Q
                         net (fo=3, routed)           0.224     1.857    mem_unit_inst/RAM_instance/Q[3]
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.887     2.052    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.735    mem_unit_inst/RAM_instance/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 s_intreg3_alu_res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_unit_inst/RAM_instance/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.452%)  route 0.226ns (61.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X9Y89          FDRE                                         r  s_intreg3_alu_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  s_intreg3_alu_res_reg[3]/Q
                         net (fo=3, routed)           0.226     1.859    mem_unit_inst/RAM_instance/Q[3]
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.888     2.053    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.736    mem_unit_inst/RAM_instance/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 s_intreg3_alu_res_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_unit_inst/RAM_instance/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.298%)  route 0.247ns (63.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X11Y89         FDRE                                         r  s_intreg3_alu_res_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  s_intreg3_alu_res_reg[6]/Q
                         net (fo=3, routed)           0.247     1.881    mem_unit_inst/RAM_instance/Q[6]
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.888     2.053    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.757    mem_unit_inst/RAM_instance/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 s_intreg3_alu_res_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_unit_inst/RAM_instance/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.298%)  route 0.247ns (63.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X11Y89         FDRE                                         r  s_intreg3_alu_res_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  s_intreg3_alu_res_reg[6]/Q
                         net (fo=3, routed)           0.247     1.881    mem_unit_inst/RAM_instance/Q[6]
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.887     2.052    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.573    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.756    mem_unit_inst/RAM_instance/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 s_intreg3_alu_res_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_unit_inst/RAM_instance/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.290%)  route 0.259ns (64.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  s_intreg3_alu_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  s_intreg3_alu_res_reg[4]/Q
                         net (fo=3, routed)           0.259     1.893    mem_unit_inst/RAM_instance/Q[4]
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.887     2.052    mem_unit_inst/RAM_instance/clk_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  mem_unit_inst/RAM_instance/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.573    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.756    mem_unit_inst/RAM_instance/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y36    mem_unit_inst/RAM_instance/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36    mem_unit_inst/RAM_instance/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y87     s_intreg1_instruction_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y88     s_intreg1_instruction_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y88     s_intreg1_instruction_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y85     s_intreg1_instruction_reg[13]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y87     s_intreg1_instruction_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y85     s_intreg1_instruction_reg[14]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y87     s_intreg1_instruction_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    inst_indcd/inst_rf/reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.761ns  (logic 5.655ns (33.740%)  route 11.106ns (66.260%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=32, routed)          4.910     5.877    inst_indcd/inst_rf/sw_IBUF[2]
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.124     6.001 r  inst_indcd/inst_rf/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           1.028     7.029    exec_unit_inst/cat_OBUF[6]_inst_i_10_1
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.153 r  exec_unit_inst/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000     7.153    exec_unit_inst/s_digits_upper[8]
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.209     7.362 r  exec_unit_inst/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.198     8.560    exec_unit_inst/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.297     8.857 r  exec_unit_inst/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.278    10.135    exec_unit_inst/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.154    10.289 r  exec_unit_inst/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.692    12.981    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    16.761 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.761    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.518ns  (logic 5.628ns (34.073%)  route 10.890ns (65.927%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=32, routed)          6.086     7.053    inst_indcd/inst_rf/sw_IBUF[2]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.177 r  inst_indcd/inst_rf/cat_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.706     7.883    exec_unit_inst/cat_OBUF[6]_inst_i_14_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.007 r  exec_unit_inst/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000     8.007    exec_unit_inst/s_digits_upper[10]
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     8.219 r  exec_unit_inst/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.409     8.628    exec_unit_inst/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.299     8.927 r  exec_unit_inst/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     9.945    exec_unit_inst/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.150    10.095 r  exec_unit_inst/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.671    12.766    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    16.518 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.518    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.411ns  (logic 5.405ns (32.938%)  route 11.005ns (67.062%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=32, routed)          6.086     7.053    inst_indcd/inst_rf/sw_IBUF[2]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.177 r  inst_indcd/inst_rf/cat_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.706     7.883    exec_unit_inst/cat_OBUF[6]_inst_i_14_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.007 r  exec_unit_inst/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000     8.007    exec_unit_inst/s_digits_upper[10]
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     8.219 r  exec_unit_inst/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.409     8.628    exec_unit_inst/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.299     8.927 r  exec_unit_inst/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     9.945    exec_unit_inst/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.124    10.069 r  exec_unit_inst/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.787    12.855    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.411 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.411    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.335ns  (logic 5.406ns (33.092%)  route 10.930ns (66.908%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=32, routed)          4.910     5.877    inst_indcd/inst_rf/sw_IBUF[2]
    SLICE_X6Y88          LUT6 (Prop_lut6_I4_O)        0.124     6.001 r  inst_indcd/inst_rf/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           1.028     7.029    exec_unit_inst/cat_OBUF[6]_inst_i_10_1
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.153 r  exec_unit_inst/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.000     7.153    exec_unit_inst/s_digits_upper[8]
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.209     7.362 r  exec_unit_inst/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.198     8.560    exec_unit_inst/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.297     8.857 r  exec_unit_inst/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.278    10.135    exec_unit_inst/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124    10.259 r  exec_unit_inst/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.516    12.775    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.335 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.335    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.711ns  (logic 5.623ns (35.792%)  route 10.088ns (64.208%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=32, routed)          6.086     7.053    inst_indcd/inst_rf/sw_IBUF[2]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.177 r  inst_indcd/inst_rf/cat_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.706     7.883    exec_unit_inst/cat_OBUF[6]_inst_i_14_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.007 r  exec_unit_inst/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000     8.007    exec_unit_inst/s_digits_upper[10]
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     8.219 r  exec_unit_inst/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.409     8.628    exec_unit_inst/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.299     8.927 r  exec_unit_inst/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.010     9.937    exec_unit_inst/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.152    10.089 r  exec_unit_inst/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.877    11.966    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    15.711 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.711    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.618ns  (logic 5.343ns (34.211%)  route 10.275ns (65.789%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=32, routed)          6.086     7.053    inst_indcd/inst_rf/sw_IBUF[2]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.177 r  inst_indcd/inst_rf/cat_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.706     7.883    exec_unit_inst/cat_OBUF[6]_inst_i_14_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.007 r  exec_unit_inst/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000     8.007    exec_unit_inst/s_digits_upper[10]
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     8.219 r  exec_unit_inst/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.409     8.628    exec_unit_inst/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.299     8.927 r  exec_unit_inst/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.010     9.937    exec_unit_inst/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.124    10.061 r  exec_unit_inst/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.064    12.125    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.618 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.618    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.546ns  (logic 5.384ns (34.630%)  route 10.162ns (65.370%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=32, routed)          6.086     7.053    inst_indcd/inst_rf/sw_IBUF[2]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.124     7.177 r  inst_indcd/inst_rf/cat_OBUF[6]_inst_i_70/O
                         net (fo=1, routed)           0.706     7.883    exec_unit_inst/cat_OBUF[6]_inst_i_14_1
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.007 r  exec_unit_inst/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.000     8.007    exec_unit_inst/s_digits_upper[10]
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     8.219 r  exec_unit_inst/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.409     8.628    exec_unit_inst/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.299     8.927 r  exec_unit_inst/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.787     9.714    exec_unit_inst/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124     9.838 r  exec_unit_inst/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.175    12.012    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.546 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.546    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.133ns  (logic 1.719ns (54.874%)  route 1.414ns (45.126%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          0.473     0.738    exec_unit_inst/sw_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.783 r  exec_unit_inst/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     0.783    exec_unit_inst/s_digits_lower[9]
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.845 r  exec_unit_inst/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.139     0.984    exec_unit_inst/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.108     1.092 r  exec_unit_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.293     1.385    exec_unit_inst/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.430 r  exec_unit_inst/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.939    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.133 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.133    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.161ns  (logic 1.830ns (57.904%)  route 1.331ns (42.096%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          0.473     0.738    exec_unit_inst/sw_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.783 r  exec_unit_inst/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     0.783    exec_unit_inst/s_digits_lower[9]
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.845 r  exec_unit_inst/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.139     0.984    exec_unit_inst/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.108     1.092 r  exec_unit_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.293     1.385    exec_unit_inst/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.430 r  exec_unit_inst/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.856    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.161 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.161    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.208ns  (logic 1.759ns (54.836%)  route 1.449ns (45.164%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          0.473     0.738    exec_unit_inst/sw_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.783 f  exec_unit_inst/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     0.783    exec_unit_inst/s_digits_lower[9]
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.845 f  exec_unit_inst/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.139     0.984    exec_unit_inst/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.108     1.092 f  exec_unit_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.231     1.323    exec_unit_inst/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.045     1.368 r  exec_unit_inst/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.607     1.974    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.208 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.208    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.341ns  (logic 1.786ns (53.474%)  route 1.554ns (46.526%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          0.473     0.738    exec_unit_inst/sw_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.783 r  exec_unit_inst/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     0.783    exec_unit_inst/s_digits_lower[9]
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.845 r  exec_unit_inst/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.139     0.984    exec_unit_inst/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.108     1.092 r  exec_unit_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.233     1.325    exec_unit_inst/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.370 r  exec_unit_inst/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.709     2.079    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.341 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.341    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.445ns  (logic 1.864ns (54.129%)  route 1.580ns (45.871%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          0.473     0.738    exec_unit_inst/sw_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.783 r  exec_unit_inst/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     0.783    exec_unit_inst/s_digits_lower[9]
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.845 r  exec_unit_inst/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.139     0.984    exec_unit_inst/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.108     1.092 r  exec_unit_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.233     1.325    exec_unit_inst/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.042     1.367 r  exec_unit_inst/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.735     2.102    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.342     3.445 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.445    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.510ns  (logic 1.837ns (52.338%)  route 1.673ns (47.662%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          0.473     0.738    exec_unit_inst/sw_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.783 r  exec_unit_inst/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     0.783    exec_unit_inst/s_digits_lower[9]
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.845 r  exec_unit_inst/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.139     0.984    exec_unit_inst/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.108     1.092 r  exec_unit_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.303     1.395    exec_unit_inst/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.044     1.439 r  exec_unit_inst/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.197    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.510 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.510    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.522ns  (logic 1.781ns (50.577%)  route 1.740ns (49.423%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          0.473     0.738    exec_unit_inst/sw_IBUF[3]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.783 r  exec_unit_inst/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000     0.783    exec_unit_inst/s_digits_lower[9]
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.845 r  exec_unit_inst/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.139     0.984    exec_unit_inst/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.108     1.092 r  exec_unit_inst/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.303     1.395    exec_unit_inst/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.440 r  exec_unit_inst/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.826     2.266    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.522 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.522    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.179ns  (logic 6.533ns (43.040%)  route 8.646ns (56.960%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.693 r  exec_unit_inst/p_2_out_carry__2/O[0]
                         net (fo=1, routed)           0.351     9.044    exec_unit_inst/data0[12]
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.299     9.343 r  exec_unit_inst/s_intreg3_alu_res[12]_i_1/O
                         net (fo=4, routed)           1.424    10.766    exec_unit_inst/s_alu_res[12]
    SLICE_X6Y86          LUT6 (Prop_lut6_I2_O)        0.124    10.890 r  exec_unit_inst/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    10.890    exec_unit_inst/s_digits_upper[12]
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I1_O)      0.214    11.104 r  exec_unit_inst/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.198    12.302    exec_unit_inst/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.297    12.599 r  exec_unit_inst/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.278    13.877    exec_unit_inst/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.154    14.031 r  exec_unit_inst/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.692    16.723    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    20.503 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.503    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.754ns  (logic 6.284ns (42.590%)  route 8.470ns (57.410%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.693 r  exec_unit_inst/p_2_out_carry__2/O[0]
                         net (fo=1, routed)           0.351     9.044    exec_unit_inst/data0[12]
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.299     9.343 r  exec_unit_inst/s_intreg3_alu_res[12]_i_1/O
                         net (fo=4, routed)           1.424    10.766    exec_unit_inst/s_alu_res[12]
    SLICE_X6Y86          LUT6 (Prop_lut6_I2_O)        0.124    10.890 r  exec_unit_inst/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    10.890    exec_unit_inst/s_digits_upper[12]
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I1_O)      0.214    11.104 r  exec_unit_inst/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.198    12.302    exec_unit_inst/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.297    12.599 r  exec_unit_inst/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.278    13.877    exec_unit_inst/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124    14.001 r  exec_unit_inst/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.516    16.517    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.078 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.078    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.712ns  (logic 6.501ns (44.192%)  route 8.210ns (55.808%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.693 r  exec_unit_inst/p_2_out_carry__2/O[0]
                         net (fo=1, routed)           0.351     9.044    exec_unit_inst/data0[12]
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.299     9.343 r  exec_unit_inst/s_intreg3_alu_res[12]_i_1/O
                         net (fo=4, routed)           1.424    10.766    exec_unit_inst/s_alu_res[12]
    SLICE_X6Y86          LUT6 (Prop_lut6_I2_O)        0.124    10.890 r  exec_unit_inst/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    10.890    exec_unit_inst/s_digits_upper[12]
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I1_O)      0.214    11.104 r  exec_unit_inst/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.198    12.302    exec_unit_inst/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.297    12.599 r  exec_unit_inst/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.863    13.462    exec_unit_inst/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.150    13.612 r  exec_unit_inst/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.671    16.283    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    20.035 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.035    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.604ns  (logic 6.278ns (42.990%)  route 8.326ns (57.010%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.693 r  exec_unit_inst/p_2_out_carry__2/O[0]
                         net (fo=1, routed)           0.351     9.044    exec_unit_inst/data0[12]
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.299     9.343 r  exec_unit_inst/s_intreg3_alu_res[12]_i_1/O
                         net (fo=4, routed)           1.424    10.766    exec_unit_inst/s_alu_res[12]
    SLICE_X6Y86          LUT6 (Prop_lut6_I2_O)        0.124    10.890 r  exec_unit_inst/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    10.890    exec_unit_inst/s_digits_upper[12]
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I1_O)      0.214    11.104 r  exec_unit_inst/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.198    12.302    exec_unit_inst/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.297    12.599 r  exec_unit_inst/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.863    13.462    exec_unit_inst/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.124    13.586 r  exec_unit_inst/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.787    16.373    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    19.928 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.928    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.899ns  (logic 6.494ns (46.724%)  route 7.405ns (53.276%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.693 r  exec_unit_inst/p_2_out_carry__2/O[0]
                         net (fo=1, routed)           0.351     9.044    exec_unit_inst/data0[12]
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.299     9.343 r  exec_unit_inst/s_intreg3_alu_res[12]_i_1/O
                         net (fo=4, routed)           1.424    10.766    exec_unit_inst/s_alu_res[12]
    SLICE_X6Y86          LUT6 (Prop_lut6_I2_O)        0.124    10.890 r  exec_unit_inst/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    10.890    exec_unit_inst/s_digits_upper[12]
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I1_O)      0.214    11.104 r  exec_unit_inst/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.198    12.302    exec_unit_inst/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.297    12.599 r  exec_unit_inst/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.852    13.451    exec_unit_inst/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.150    13.601 r  exec_unit_inst/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.877    15.478    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    19.223 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.223    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.808ns  (logic 6.216ns (45.017%)  route 7.592ns (54.983%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.693 f  exec_unit_inst/p_2_out_carry__2/O[0]
                         net (fo=1, routed)           0.351     9.044    exec_unit_inst/data0[12]
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.299     9.343 f  exec_unit_inst/s_intreg3_alu_res[12]_i_1/O
                         net (fo=4, routed)           1.424    10.766    exec_unit_inst/s_alu_res[12]
    SLICE_X6Y86          LUT6 (Prop_lut6_I2_O)        0.124    10.890 f  exec_unit_inst/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    10.890    exec_unit_inst/s_digits_upper[12]
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I1_O)      0.214    11.104 f  exec_unit_inst/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.198    12.302    exec_unit_inst/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.297    12.599 f  exec_unit_inst/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.852    13.451    exec_unit_inst/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.124    13.575 r  exec_unit_inst/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.064    15.639    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.132 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.132    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg2_ex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.688ns  (logic 6.257ns (45.710%)  route 7.431ns (54.290%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg2_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  s_intreg2_ex_reg[2]/Q
                         net (fo=4, routed)           0.822     6.602    inst_infe/s_intreg3_alu_res_reg[0][2]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.726 r  inst_infe/p_2_out_carry_i_1/O
                         net (fo=32, routed)          0.882     7.608    exec_unit_inst/s_intreg3_alu_res_reg[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     8.243 r  exec_unit_inst/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.243    exec_unit_inst/p_2_out_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  exec_unit_inst/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.357    exec_unit_inst/p_2_out_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  exec_unit_inst/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    exec_unit_inst/p_2_out_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.693 r  exec_unit_inst/p_2_out_carry__2/O[0]
                         net (fo=1, routed)           0.351     9.044    exec_unit_inst/data0[12]
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.299     9.343 r  exec_unit_inst/s_intreg3_alu_res[12]_i_1/O
                         net (fo=4, routed)           1.424    10.766    exec_unit_inst/s_alu_res[12]
    SLICE_X6Y86          LUT6 (Prop_lut6_I2_O)        0.124    10.890 r  exec_unit_inst/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    10.890    exec_unit_inst/s_digits_upper[12]
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I1_O)      0.214    11.104 r  exec_unit_inst/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.198    12.302    exec_unit_inst/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I0_O)        0.297    12.599 r  exec_unit_inst/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.580    13.179    exec_unit_inst/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.124    13.303 r  exec_unit_inst/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.175    15.478    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    19.011 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.011    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mono_instance/s_cnt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.638ns  (logic 4.216ns (43.747%)  route 5.422ns (56.253%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.647     5.250    mono_instance/clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  mono_instance/s_cnt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  mono_instance/s_cnt_out_reg[13]/Q
                         net (fo=26, routed)          2.292     8.060    mono_instance/sel0[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.124     8.184 r  mono_instance/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.130    11.313    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.888 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.888    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mono_instance/s_cnt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 4.160ns (44.801%)  route 5.125ns (55.199%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.647     5.250    mono_instance/clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  mono_instance/s_cnt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  mono_instance/s_cnt_out_reg[13]/Q
                         net (fo=26, routed)          0.893     6.660    mono_instance/sel0[0]
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.124     6.784 r  mono_instance/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.232    11.017    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.534 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.534    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mono_instance/s_cnt_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.156ns  (logic 4.420ns (48.273%)  route 4.736ns (51.727%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.647     5.250    mono_instance/clk_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  mono_instance/s_cnt_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518     5.768 f  mono_instance/s_cnt_out_reg[13]/Q
                         net (fo=26, routed)          2.292     8.060    mono_instance/sel0[0]
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.146     8.206 r  mono_instance/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.444    10.650    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.756    14.406 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.406    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_intreg1_instruction_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_indcd/inst_rf/wa_signal_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.045%)  route 0.267ns (58.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  s_intreg1_instruction_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  s_intreg1_instruction_reg[13]/Q
                         net (fo=12, routed)          0.151     1.813    inst_indcd/inst_rf/Q[4]
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.045     1.858 r  inst_indcd/inst_rf/wa_signal_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     1.974    inst_indcd/inst_rf/wa[2]
    SLICE_X3Y89          LDCE                                         r  inst_indcd/inst_rf/wa_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg1_instruction_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_indcd/inst_rf/wa_signal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.186ns (33.971%)  route 0.362ns (66.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  s_intreg1_instruction_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  s_intreg1_instruction_reg[13]/Q
                         net (fo=12, routed)          0.246     1.908    inst_indcd/inst_rf/Q[4]
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.045     1.953 r  inst_indcd/inst_rf/wa_signal_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     2.069    inst_indcd/inst_rf/wa[0]
    SLICE_X3Y89          LDCE                                         r  inst_indcd/inst_rf/wa_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg1_instruction_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_indcd/inst_rf/wa_signal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.186ns (29.515%)  route 0.444ns (70.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg1_instruction_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  s_intreg1_instruction_reg[15]/Q
                         net (fo=12, routed)          0.242     1.903    inst_indcd/inst_rf/Q[6]
    SLICE_X3Y89          LUT5 (Prop_lut5_I3_O)        0.045     1.948 r  inst_indcd/inst_rf/wa_signal_reg[1]_i_1/O
                         net (fo=1, routed)           0.202     2.151    inst_indcd/inst_rf/wa[1]
    SLICE_X3Y89          LDCE                                         r  inst_indcd/inst_rf/wa_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg1_instruction_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.437ns (73.769%)  route 0.511ns (26.231%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg1_instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  s_intreg1_instruction_reg[14]/Q
                         net (fo=12, routed)          0.160     1.821    led_OBUF[14]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.045     1.866 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.352     2.217    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.469 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.469    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg1_instruction_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.503ns (75.489%)  route 0.488ns (24.511%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg1_instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  s_intreg1_instruction_reg[14]/Q
                         net (fo=12, routed)          0.160     1.821    led_OBUF[14]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.048     1.869 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.197    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.314     3.512 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.512    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg1_instruction_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.422ns (65.544%)  route 0.748ns (34.456%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  s_intreg1_instruction_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  s_intreg1_instruction_reg[13]/Q
                         net (fo=12, routed)          0.244     1.906    led_OBUF[13]
    SLICE_X3Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.951 r  led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.504     2.455    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.691 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.691    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg1_instruction_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.433ns (65.830%)  route 0.744ns (34.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  s_intreg1_instruction_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  s_intreg1_instruction_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.744     2.427    s_intreg1_instruction_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.697 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.697    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg1_instruction_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.435ns (64.458%)  route 0.791ns (35.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  s_intreg1_instruction_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  s_intreg1_instruction_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.791     2.474    s_intreg1_instruction_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.745 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.745    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg1_instruction_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.396ns (61.891%)  route 0.859ns (38.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  s_intreg1_instruction_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  s_intreg1_instruction_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.859     2.520    s_intreg1_instruction_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.775 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.775    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_intreg1_instruction_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.442ns (63.357%)  route 0.834ns (36.643%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  s_intreg1_instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  s_intreg1_instruction_reg[14]/Q
                         net (fo=12, routed)          0.161     1.822    led_OBUF[14]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.867 r  led_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.673     2.540    led_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.796 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.796    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_infe/s_pc_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 1.602ns (37.408%)  route 2.680ns (62.592%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          2.680     4.157    exec_unit_inst/sw_IBUF[0]
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124     4.281 r  exec_unit_inst/s_pc_out[1]_i_1/O
                         net (fo=1, routed)           0.000     4.281    inst_infe/s_mux_jump_out[1]
    SLICE_X9Y85          FDRE                                         r  inst_infe/s_pc_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519     4.942    inst_infe/clk_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  inst_infe/s_pc_out_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_infe/s_pc_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.602ns (39.560%)  route 2.447ns (60.440%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          2.447     3.924    exec_unit_inst/sw_IBUF[0]
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.124     4.048 r  exec_unit_inst/s_pc_out[3]_i_1/O
                         net (fo=1, routed)           0.000     4.048    inst_infe/s_mux_jump_out[3]
    SLICE_X8Y86          FDRE                                         r  inst_infe/s_pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519     4.942    inst_infe/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  inst_infe/s_pc_out_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_infe/s_pc_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.038ns  (logic 1.602ns (39.658%)  route 2.437ns (60.342%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          2.437     3.914    exec_unit_inst/sw_IBUF[0]
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.124     4.038 r  exec_unit_inst/s_pc_out[4]_i_1/O
                         net (fo=1, routed)           0.000     4.038    inst_infe/s_mux_jump_out[4]
    SLICE_X8Y86          FDRE                                         r  inst_infe/s_pc_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519     4.942    inst_infe/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  inst_infe/s_pc_out_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_infe/s_pc_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.934ns  (logic 1.604ns (40.761%)  route 2.331ns (59.239%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.331     3.810    exec_unit_inst/sw_IBUF[1]
    SLICE_X9Y88          LUT5 (Prop_lut5_I3_O)        0.124     3.934 r  exec_unit_inst/s_pc_out[6]_i_1/O
                         net (fo=1, routed)           0.000     3.934    inst_infe/s_mux_jump_out[6]
    SLICE_X9Y88          FDRE                                         r  inst_infe/s_pc_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.521     4.944    inst_infe/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  inst_infe/s_pc_out_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_infe/s_pc_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.602ns (41.220%)  route 2.284ns (58.780%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          2.284     3.761    exec_unit_inst/sw_IBUF[0]
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.124     3.885 r  exec_unit_inst/s_pc_out[7]_i_1/O
                         net (fo=1, routed)           0.000     3.885    inst_infe/s_mux_jump_out[7]
    SLICE_X8Y86          FDRE                                         r  inst_infe/s_pc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519     4.942    inst_infe/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  inst_infe/s_pc_out_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_infe/s_pc_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.868ns  (logic 1.602ns (41.401%)  route 2.267ns (58.599%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          2.267     3.744    exec_unit_inst/sw_IBUF[0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I1_O)        0.124     3.868 r  exec_unit_inst/s_pc_out[5]_i_1/O
                         net (fo=1, routed)           0.000     3.868    inst_infe/s_mux_jump_out[5]
    SLICE_X9Y86          FDRE                                         r  inst_infe/s_pc_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519     4.942    inst_infe/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  inst_infe/s_pc_out_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_infe/s_pc_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.789ns  (logic 1.602ns (42.265%)  route 2.188ns (57.735%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          2.188     3.665    exec_unit_inst/sw_IBUF[0]
    SLICE_X9Y88          LUT5 (Prop_lut5_I1_O)        0.124     3.789 r  exec_unit_inst/s_pc_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.789    inst_infe/s_mux_jump_out[2]
    SLICE_X9Y88          FDRE                                         r  inst_infe/s_pc_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.521     4.944    inst_infe/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  inst_infe/s_pc_out_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_infe/s_pc_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.785ns  (logic 1.604ns (42.362%)  route 2.182ns (57.638%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.182     3.661    exec_unit_inst/sw_IBUF[1]
    SLICE_X9Y86          LUT5 (Prop_lut5_I3_O)        0.124     3.785 r  exec_unit_inst/s_pc_out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.785    inst_infe/s_mux_jump_out[0]
    SLICE_X9Y86          FDRE                                         r  inst_infe/s_pc_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.519     4.942    inst_infe/clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  inst_infe/s_pc_out_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_infe/s_pc_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 1.602ns (44.177%)  route 2.024ns (55.823%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          2.024     3.501    exec_unit_inst/sw_IBUF[0]
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.124     3.625 r  exec_unit_inst/s_pc_out[8]_i_1/O
                         net (fo=1, routed)           0.000     3.625    inst_infe/s_pc_out_reg[15]_0[0]
    SLICE_X6Y86          FDRE                                         r  inst_infe/s_pc_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.598     5.021    inst_infe/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  inst_infe/s_pc_out_reg[8]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_infe/s_pc_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.597ns  (logic 1.602ns (44.526%)  route 1.995ns (55.474%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.995     3.473    exec_unit_inst/sw_IBUF[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I1_O)        0.124     3.597 r  exec_unit_inst/s_pc_out[10]_i_1/O
                         net (fo=1, routed)           0.000     3.597    inst_infe/s_pc_out_reg[15]_0[2]
    SLICE_X4Y87          FDRE                                         r  inst_infe/s_pc_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.599     5.022    inst_infe/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  inst_infe/s_pc_out_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_indcd/inst_rf/wa_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.220ns (46.586%)  route 0.252ns (53.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  inst_indcd/inst_rf/wa_signal_reg[2]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_indcd/inst_rf/wa_signal_reg[2]/Q
                         net (fo=48, routed)          0.252     0.472    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/ADDRD2
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.873     2.038    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMA/CLK

Slack:                    inf
  Source:                 inst_indcd/inst_rf/wa_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.220ns (46.586%)  route 0.252ns (53.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  inst_indcd/inst_rf/wa_signal_reg[2]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_indcd/inst_rf/wa_signal_reg[2]/Q
                         net (fo=48, routed)          0.252     0.472    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/ADDRD2
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.873     2.038    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMA_D1/CLK

Slack:                    inf
  Source:                 inst_indcd/inst_rf/wa_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.220ns (46.586%)  route 0.252ns (53.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  inst_indcd/inst_rf/wa_signal_reg[2]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_indcd/inst_rf/wa_signal_reg[2]/Q
                         net (fo=48, routed)          0.252     0.472    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/ADDRD2
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.873     2.038    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMB/CLK

Slack:                    inf
  Source:                 inst_indcd/inst_rf/wa_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.220ns (46.586%)  route 0.252ns (53.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  inst_indcd/inst_rf/wa_signal_reg[2]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_indcd/inst_rf/wa_signal_reg[2]/Q
                         net (fo=48, routed)          0.252     0.472    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/ADDRD2
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.873     2.038    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMB_D1/CLK

Slack:                    inf
  Source:                 inst_indcd/inst_rf/wa_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.220ns (46.586%)  route 0.252ns (53.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  inst_indcd/inst_rf/wa_signal_reg[2]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_indcd/inst_rf/wa_signal_reg[2]/Q
                         net (fo=48, routed)          0.252     0.472    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/ADDRD2
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.873     2.038    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMC/CLK

Slack:                    inf
  Source:                 inst_indcd/inst_rf/wa_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.220ns (46.586%)  route 0.252ns (53.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  inst_indcd/inst_rf/wa_signal_reg[2]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_indcd/inst_rf/wa_signal_reg[2]/Q
                         net (fo=48, routed)          0.252     0.472    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/ADDRD2
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.873     2.038    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMC_D1/CLK

Slack:                    inf
  Source:                 inst_indcd/inst_rf/wa_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.220ns (46.586%)  route 0.252ns (53.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  inst_indcd/inst_rf/wa_signal_reg[2]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_indcd/inst_rf/wa_signal_reg[2]/Q
                         net (fo=48, routed)          0.252     0.472    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/ADDRD2
    SLICE_X6Y90          RAMS32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.873     2.038    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y90          RAMS32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMD/CLK

Slack:                    inf
  Source:                 inst_indcd/inst_rf/wa_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.220ns (46.586%)  route 0.252ns (53.414%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  inst_indcd/inst_rf/wa_signal_reg[2]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_indcd/inst_rf/wa_signal_reg[2]/Q
                         net (fo=48, routed)          0.252     0.472    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/ADDRD2
    SLICE_X6Y90          RAMS32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.873     2.038    inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y90          RAMS32                                       r  inst_indcd/inst_rf/reg_file_reg_r2_0_7_12_15/RAMD_D1/CLK

Slack:                    inf
  Source:                 inst_indcd/inst_rf/wa_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.220ns (44.295%)  route 0.277ns (55.705%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  inst_indcd/inst_rf/wa_signal_reg[0]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_indcd/inst_rf/wa_signal_reg[0]/Q
                         net (fo=48, routed)          0.277     0.497    inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X6Y89          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.872     2.037    inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y89          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/RAMA/CLK

Slack:                    inf
  Source:                 inst_indcd/inst_rf/wa_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.220ns (44.295%)  route 0.277ns (55.705%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  inst_indcd/inst_rf/wa_signal_reg[0]/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_indcd/inst_rf/wa_signal_reg[0]/Q
                         net (fo=48, routed)          0.277     0.497    inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X6Y89          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.872     2.037    inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y89          RAMD32                                       r  inst_indcd/inst_rf/reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK





