Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Jan 11 19:43:22 2026
| Host         : volatile_knight running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            2 |
| Yes          | No                    | No                     |             142 |           46 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------+-----------------------+------------------+----------------+--------------+
|     Clock Signal     |           Enable Signal          |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------+-----------------------+------------------+----------------+--------------+
|  m_i2s2/tx_sclk_BUFG |                                  |                       |                1 |              1 |         1.00 |
|  m_i2s2/tx_sclk_BUFG |                                  | m_vc/lmem_data_count0 |                2 |              7 |         3.50 |
|  m_clk/inst/axis_clk |                                  |                       |               11 |             20 |         1.82 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_l_shift[23]       |                       |                4 |             23 |         5.75 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_r_shift[23]       |                       |                6 |             23 |         3.83 |
|  m_clk/inst/axis_clk | m_vc/unamedDSP_i_1_n_0           |                       |               12 |             24 |         2.00 |
|  m_clk/inst/axis_clk | m_vc/unamedDSP__4_i_1_n_0        |                       |               10 |             24 |         2.40 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_l[0]              | reset_IBUF            |                4 |             24 |         6.00 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_r[0]              | reset_IBUF            |                6 |             24 |         4.00 |
|  m_i2s2/tx_sclk_BUFG | m_vc/axis_lmem_data[23]_i_1_n_0  |                       |                8 |             24 |         3.00 |
|  m_i2s2/tx_sclk_BUFG | m_vc/shift_lmem_data[23]_i_1_n_0 |                       |                6 |             24 |         4.00 |
+----------------------+----------------------------------+-----------------------+------------------+----------------+--------------+


