Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 221e248382a2499c9a28e993fd0fbedb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot cordic_inc_tb_behav xil_defaultlib.cordic_inc_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.cordic_inc [cordic_inc_default]
Compiling architecture cordic_inc_tb_arch of entity xil_defaultlib.cordic_inc_tb
Built simulation snapshot cordic_inc_tb_behav
