--------------- Build Started: 12/02/2025 10:35:21 Project: CY_CKIT_TEST, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\roumanos\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\CY_CKIT_TEST.cyprj -d CY8C5868AXI-LP035 -s U:\5SEE\Archi_Elec_Voiture\Projet_Mini_Voiture\CY_CKIT_TEST.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 12/02/2025 10:36:19 ---------------
