
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000136b0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b4  08013950  08013950  00014950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08013f04  08013f04  00014f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08013f0c  08013f0c  00014f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08013f10  08013f10  00014f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000074  24000000  08013f14  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000074  08013f88  00015074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  240000d4  08013fe8  000150d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000077ec  24000134  08014048  00015134  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24007920  08014048  00015920  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00015134  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003e561  00000000  00000000  00015162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007e3a  00000000  00000000  000536c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002d40  00000000  00000000  0005b500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000022fc  00000000  00000000  0005e240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00046a37  00000000  00000000  0006053c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00045b00  00000000  00000000  000a6f73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0019155a  00000000  00000000  000eca73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0027dfcd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c1dc  00000000  00000000  0027e010  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0028a1ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000134 	.word	0x24000134
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08013938 	.word	0x08013938

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000138 	.word	0x24000138
 80002dc:	08013938 	.word	0x08013938

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <fdcan_pkt_get_byte>:
bool fdcan_bus_off = false;

FncState fdacn_data_store = FNC_DISABLE;

Result fdcan_pkt_get_byte(FdcanPkt* pkt, uint8_t id, uint8_t* container)
{
 800060c:	b480      	push	{r7}
 800060e:	b089      	sub	sp, #36	@ 0x24
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	603b      	str	r3, [r7, #0]
 8000618:	4613      	mov	r3, r2
 800061a:	71fb      	strb	r3, [r7, #7]
    if (pkt->len <= id) return RESULT_ERROR(RES_ERR_NOT_FOUND);
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	7b1b      	ldrb	r3, [r3, #12]
 8000620:	79fa      	ldrb	r2, [r7, #7]
 8000622:	429a      	cmp	r2, r3
 8000624:	d308      	bcc.n	8000638 <fdcan_pkt_get_byte+0x2c>
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	461a      	mov	r2, r3
 800062a:	2300      	movs	r3, #0
 800062c:	6013      	str	r3, [r2, #0]
 800062e:	6053      	str	r3, [r2, #4]
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	2207      	movs	r2, #7
 8000634:	711a      	strb	r2, [r3, #4]
 8000636:	e00b      	b.n	8000650 <fdcan_pkt_get_byte+0x44>
    *container = pkt->data[id];
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	68ba      	ldr	r2, [r7, #8]
 800063c:	4413      	add	r3, r2
 800063e:	791a      	ldrb	r2, [r3, #4]
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	701a      	strb	r2, [r3, #0]
    return RESULT_OK(container);
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	683a      	ldr	r2, [r7, #0]
 800064e:	605a      	str	r2, [r3, #4]
}
 8000650:	68f8      	ldr	r0, [r7, #12]
 8000652:	3724      	adds	r7, #36	@ 0x24
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <fdcan_pkt_pool_alloc>:
    }
    fdcan_pkt_pool.remain = FDCAN_PKT_POOL_CAP;
}

Result fdcan_pkt_pool_alloc(void)
{
 800065c:	b480      	push	{r7}
 800065e:	b089      	sub	sp, #36	@ 0x24
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
    if (fdcan_pkt_pool.head == NULL) {
 8000664:	4b16      	ldr	r3, [pc, #88]	@ (80006c0 <fdcan_pkt_pool_alloc+0x64>)
 8000666:	f8d3 3280 	ldr.w	r3, [r3, #640]	@ 0x280
 800066a:	2b00      	cmp	r3, #0
 800066c:	d108      	bne.n	8000680 <fdcan_pkt_pool_alloc+0x24>
        return RESULT_ERROR(RES_ERR_EMPTY);
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	461a      	mov	r2, r3
 8000672:	2300      	movs	r3, #0
 8000674:	6013      	str	r3, [r2, #0]
 8000676:	6053      	str	r3, [r2, #4]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	2204      	movs	r2, #4
 800067c:	711a      	strb	r2, [r3, #4]
    FdcanPkt* pkt = fdcan_pkt_pool.head;
    fdcan_pkt_pool.head = pkt->next;
    pkt->next = NULL;
    fdcan_pkt_pool.remain--;
    return RESULT_OK(pkt);
}
 800067e:	e019      	b.n	80006b4 <fdcan_pkt_pool_alloc+0x58>
    FdcanPkt* pkt = fdcan_pkt_pool.head;
 8000680:	4b0f      	ldr	r3, [pc, #60]	@ (80006c0 <fdcan_pkt_pool_alloc+0x64>)
 8000682:	f8d3 3280 	ldr.w	r3, [r3, #640]	@ 0x280
 8000686:	61fb      	str	r3, [r7, #28]
    fdcan_pkt_pool.head = pkt->next;
 8000688:	69fb      	ldr	r3, [r7, #28]
 800068a:	691b      	ldr	r3, [r3, #16]
 800068c:	4a0c      	ldr	r2, [pc, #48]	@ (80006c0 <fdcan_pkt_pool_alloc+0x64>)
 800068e:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    pkt->next = NULL;
 8000692:	69fb      	ldr	r3, [r7, #28]
 8000694:	2200      	movs	r2, #0
 8000696:	611a      	str	r2, [r3, #16]
    fdcan_pkt_pool.remain--;
 8000698:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <fdcan_pkt_pool_alloc+0x64>)
 800069a:	f893 3284 	ldrb.w	r3, [r3, #644]	@ 0x284
 800069e:	3b01      	subs	r3, #1
 80006a0:	b2da      	uxtb	r2, r3
 80006a2:	4b07      	ldr	r3, [pc, #28]	@ (80006c0 <fdcan_pkt_pool_alloc+0x64>)
 80006a4:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
    return RESULT_OK(pkt);
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2201      	movs	r2, #1
 80006ac:	701a      	strb	r2, [r3, #0]
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	69fa      	ldr	r2, [r7, #28]
 80006b2:	605a      	str	r2, [r3, #4]
}
 80006b4:	6878      	ldr	r0, [r7, #4]
 80006b6:	3724      	adds	r7, #36	@ 0x24
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	24000150 	.word	0x24000150

080006c4 <fdcan_pkt_pool_free>:

void fdcan_pkt_pool_free(FdcanPkt* pkt)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
    memset(pkt->data, 0, sizeof(pkt->data));
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	3304      	adds	r3, #4
 80006d0:	2208      	movs	r2, #8
 80006d2:	2100      	movs	r1, #0
 80006d4:	4618      	mov	r0, r3
 80006d6:	f013 f83f 	bl	8013758 <memset>
    pkt->len = 0;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	2200      	movs	r2, #0
 80006de:	731a      	strb	r2, [r3, #12]
    pkt->next = fdcan_pkt_pool.head;
 80006e0:	4b0a      	ldr	r3, [pc, #40]	@ (800070c <fdcan_pkt_pool_free+0x48>)
 80006e2:	f8d3 2280 	ldr.w	r2, [r3, #640]	@ 0x280
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	611a      	str	r2, [r3, #16]
    fdcan_pkt_pool.head = pkt;
 80006ea:	4a08      	ldr	r2, [pc, #32]	@ (800070c <fdcan_pkt_pool_free+0x48>)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    fdcan_pkt_pool.remain++;
 80006f2:	4b06      	ldr	r3, [pc, #24]	@ (800070c <fdcan_pkt_pool_free+0x48>)
 80006f4:	f893 3284 	ldrb.w	r3, [r3, #644]	@ 0x284
 80006f8:	3301      	adds	r3, #1
 80006fa:	b2da      	uxtb	r2, r3
 80006fc:	4b03      	ldr	r3, [pc, #12]	@ (800070c <fdcan_pkt_pool_free+0x48>)
 80006fe:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
}
 8000702:	bf00      	nop
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	24000150 	.word	0x24000150

08000710 <fdcan_pkt_buf_push>:
    .buf = recv_pkt_buf,
    .cap = FDCAN_RECV_BUF_CAP,
};

Result fdcan_pkt_buf_push(FdcanPktBuf* self, FdcanPkt* pkt)
{
 8000710:	b480      	push	{r7}
 8000712:	b08b      	sub	sp, #44	@ 0x2c
 8000714:	af00      	add	r7, sp, #0
 8000716:	60f8      	str	r0, [r7, #12]
 8000718:	60b9      	str	r1, [r7, #8]
 800071a:	607a      	str	r2, [r7, #4]
    if (self->len >= self->cap) return RESULT_ERROR(RES_ERR_OVERFLOW);
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	689a      	ldr	r2, [r3, #8]
 8000720:	68bb      	ldr	r3, [r7, #8]
 8000722:	68db      	ldr	r3, [r3, #12]
 8000724:	429a      	cmp	r2, r3
 8000726:	d308      	bcc.n	800073a <fdcan_pkt_buf_push+0x2a>
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	461a      	mov	r2, r3
 800072c:	2300      	movs	r3, #0
 800072e:	6013      	str	r3, [r2, #0]
 8000730:	6053      	str	r3, [r2, #4]
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	2206      	movs	r2, #6
 8000736:	711a      	strb	r2, [r3, #4]
 8000738:	e01e      	b.n	8000778 <fdcan_pkt_buf_push+0x68>
    size_t tail = (self->head + self->len) % self->cap;
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	685a      	ldr	r2, [r3, #4]
 800073e:	68bb      	ldr	r3, [r7, #8]
 8000740:	689b      	ldr	r3, [r3, #8]
 8000742:	4413      	add	r3, r2
 8000744:	68ba      	ldr	r2, [r7, #8]
 8000746:	68d2      	ldr	r2, [r2, #12]
 8000748:	fbb3 f1f2 	udiv	r1, r3, r2
 800074c:	fb01 f202 	mul.w	r2, r1, r2
 8000750:	1a9b      	subs	r3, r3, r2
 8000752:	627b      	str	r3, [r7, #36]	@ 0x24
    self->buf[tail] = pkt;
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	4413      	add	r3, r2
 800075e:	687a      	ldr	r2, [r7, #4]
 8000760:	601a      	str	r2, [r3, #0]
    self->len++;
 8000762:	68bb      	ldr	r3, [r7, #8]
 8000764:	689b      	ldr	r3, [r3, #8]
 8000766:	1c5a      	adds	r2, r3, #1
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	609a      	str	r2, [r3, #8]
    return RESULT_OK(self);
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	2201      	movs	r2, #1
 8000770:	701a      	strb	r2, [r3, #0]
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	68ba      	ldr	r2, [r7, #8]
 8000776:	605a      	str	r2, [r3, #4]
}
 8000778:	68f8      	ldr	r0, [r7, #12]
 800077a:	372c      	adds	r7, #44	@ 0x2c
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <HAL_FDCAN_ErrorStatusCallback>:
#include "connectivity/fdcan/callback.h"
#include "fdcan.h"
#include "connectivity/fdcan/main.h"

void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	6039      	str	r1, [r7, #0]
    if (hfdcan == &hfdcan1)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	4a08      	ldr	r2, [pc, #32]	@ (80007b4 <HAL_FDCAN_ErrorStatusCallback+0x30>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d107      	bne.n	80007a6 <HAL_FDCAN_ErrorStatusCallback+0x22>
    {
        if (ITS_CHECK(ErrorStatusITs, FDCAN_IT_BUS_OFF))
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800079c:	2b00      	cmp	r3, #0
 800079e:	d002      	beq.n	80007a6 <HAL_FDCAN_ErrorStatusCallback+0x22>
        {
            fdcan_bus_off = true;
 80007a0:	4b05      	ldr	r3, [pc, #20]	@ (80007b8 <HAL_FDCAN_ErrorStatusCallback+0x34>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	701a      	strb	r2, [r3, #0]
        }
    }
}
 80007a6:	bf00      	nop
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	24002590 	.word	0x24002590
 80007b8:	240003d8 	.word	0x240003d8

080007bc <HAL_FDCAN_TxEventFifoCallback>:

void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b08c      	sub	sp, #48	@ 0x30
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	6039      	str	r1, [r7, #0]
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_NEW_DATA))
    {
    }
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_FULL))
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d005      	beq.n	80007dc <HAL_FDCAN_TxEventFifoCallback+0x20>
    {
        FDCAN_TxEventFifoTypeDef txEvent;
        HAL_FDCAN_GetTxEvent(hfdcan, &txEvent);
 80007d0:	f107 0308 	add.w	r3, r7, #8
 80007d4:	4619      	mov	r1, r3
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	f002 fd3a 	bl	8003250 <HAL_FDCAN_GetTxEvent>
    }
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_ELT_LOST))
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <HAL_FDCAN_TxEventFifoCallback+0x2e>
    {
        Error_Handler();
 80007e6:	f000 fcc1 	bl	800116c <Error_Handler>
    }
}
 80007ea:	bf00      	nop
 80007ec:	3730      	adds	r7, #48	@ 0x30
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <HAL_FDCAN_TxBufferCompleteCallback>:

void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80007f2:	b480      	push	{r7}
 80007f4:	b083      	sub	sp, #12
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	6078      	str	r0, [r7, #4]
 80007fa:	6039      	str	r1, [r7, #0]
}
 80007fc:	bf00      	nop
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr

08000808 <HAL_FDCAN_RxFifo0Callback>:

FDCAN_RxHeaderTypeDef RxHeader0 = {0};
FDCAN_RxHeaderTypeDef RxHeader1 = {0};
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08a      	sub	sp, #40	@ 0x28
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
    if(ITS_CHECK(RxFifo0ITs, FDCAN_IT_RX_FIFO0_NEW_MESSAGE))
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	f003 0301 	and.w	r3, r3, #1
 8000818:	2b00      	cmp	r3, #0
 800081a:	d057      	beq.n	80008cc <HAL_FDCAN_RxFifo0Callback+0xc4>
    {
        FdcanPkt* pkt = RESULT_UNWRAP_HANDLE(fdcan_pkt_pool_alloc());
 800081c:	f107 0318 	add.w	r3, r7, #24
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff ff1b 	bl	800065c <fdcan_pkt_pool_alloc>
 8000826:	7e3b      	ldrb	r3, [r7, #24]
 8000828:	f083 0301 	eor.w	r3, r3, #1
 800082c:	b2db      	uxtb	r3, r3
 800082e:	2b00      	cmp	r3, #0
 8000830:	d005      	beq.n	800083e <HAL_FDCAN_RxFifo0Callback+0x36>
 8000832:	f997 201c 	ldrsb.w	r2, [r7, #28]
 8000836:	4b27      	ldr	r3, [pc, #156]	@ (80008d4 <HAL_FDCAN_RxFifo0Callback+0xcc>)
 8000838:	701a      	strb	r2, [r3, #0]
 800083a:	f000 fc97 	bl	800116c <Error_Handler>
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	627b      	str	r3, [r7, #36]	@ 0x24
        ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_GetRxMessage(
 8000842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000844:	3304      	adds	r3, #4
 8000846:	4a24      	ldr	r2, [pc, #144]	@ (80008d8 <HAL_FDCAN_RxFifo0Callback+0xd0>)
 8000848:	2140      	movs	r1, #64	@ 0x40
 800084a:	68f8      	ldr	r0, [r7, #12]
 800084c:	f002 fb94 	bl	8002f78 <HAL_FDCAN_GetRxMessage>
 8000850:	4603      	mov	r3, r0
 8000852:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000856:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <HAL_FDCAN_RxFifo0Callback+0x5a>
 800085e:	f000 fc85 	bl	800116c <Error_Handler>
            hfdcan, FDCAN_RX_FIFO0, &RxHeader0, pkt->data));
        pkt->id = RxHeader0.Identifier;
 8000862:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <HAL_FDCAN_RxFifo0Callback+0xd0>)
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000868:	601a      	str	r2, [r3, #0]
        pkt->len = RxHeader0.DataLength;
 800086a:	4b1b      	ldr	r3, [pc, #108]	@ (80008d8 <HAL_FDCAN_RxFifo0Callback+0xd0>)
 800086c:	68db      	ldr	r3, [r3, #12]
 800086e:	b2da      	uxtb	r2, r3
 8000870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000872:	731a      	strb	r2, [r3, #12]
        if (pkt->id >= FDCAN_FILTER0_ID_MIN && pkt->id <= FDCAN_FILTER0_ID_MAX)
 8000874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2b1f      	cmp	r3, #31
 800087a:	d90c      	bls.n	8000896 <HAL_FDCAN_RxFifo0Callback+0x8e>
 800087c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2b21      	cmp	r3, #33	@ 0x21
 8000882:	d808      	bhi.n	8000896 <HAL_FDCAN_RxFifo0Callback+0x8e>
        {
            instant_recv_proc(pkt);
 8000884:	463b      	mov	r3, r7
 8000886:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000888:	4618      	mov	r0, r3
 800088a:	f000 f835 	bl	80008f8 <instant_recv_proc>
            fdcan_pkt_pool_free(pkt);
 800088e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000890:	f7ff ff18 	bl	80006c4 <fdcan_pkt_pool_free>
            RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
        }
        else
        {}
    }
}
 8000894:	e01a      	b.n	80008cc <HAL_FDCAN_RxFifo0Callback+0xc4>
        else if (pkt->id >= FDCAN_FILTER1_ID_MIN && pkt->id <= FDCAN_FILTER1_ID_MAX)
 8000896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	2b21      	cmp	r3, #33	@ 0x21
 800089c:	d916      	bls.n	80008cc <HAL_FDCAN_RxFifo0Callback+0xc4>
 800089e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	2b23      	cmp	r3, #35	@ 0x23
 80008a4:	d812      	bhi.n	80008cc <HAL_FDCAN_RxFifo0Callback+0xc4>
            RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
 80008a6:	f107 0310 	add.w	r3, r7, #16
 80008aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008ac:	490b      	ldr	r1, [pc, #44]	@ (80008dc <HAL_FDCAN_RxFifo0Callback+0xd4>)
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff ff2e 	bl	8000710 <fdcan_pkt_buf_push>
 80008b4:	7c3b      	ldrb	r3, [r7, #16]
 80008b6:	f083 0301 	eor.w	r3, r3, #1
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d005      	beq.n	80008cc <HAL_FDCAN_RxFifo0Callback+0xc4>
 80008c0:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80008c4:	4b03      	ldr	r3, [pc, #12]	@ (80008d4 <HAL_FDCAN_RxFifo0Callback+0xcc>)
 80008c6:	701a      	strb	r2, [r3, #0]
 80008c8:	f000 fc50 	bl	800116c <Error_Handler>
}
 80008cc:	bf00      	nop
 80008ce:	3728      	adds	r7, #40	@ 0x28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	24002d6c 	.word	0x24002d6c
 80008d8:	24000404 	.word	0x24000404
 80008dc:	24000000 	.word	0x24000000

080008e0 <HAL_FDCAN_RxFifo1Callback>:

void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
        //     hfdcan, FDCAN_RX_FIFO1, &RxHeader1, pkt->data));
        // pkt->id = RxHeader1.Identifier;
        // pkt->len = RxHeader1.DataLength;
        // RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
    }
}
 80008ea:	bf00      	nop
 80008ec:	370c      	adds	r7, #12
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
	...

080008f8 <instant_recv_proc>:
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
}
#endif

Result instant_recv_proc(FdcanPkt* pkt)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08c      	sub	sp, #48	@ 0x30
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	6039      	str	r1, [r7, #0]
    uint8_t code;
    RESULT_CHECK_RET_RES(fdcan_pkt_get_byte(pkt, 0, &code));
 8000902:	f107 001c 	add.w	r0, r7, #28
 8000906:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 800090a:	2200      	movs	r2, #0
 800090c:	6839      	ldr	r1, [r7, #0]
 800090e:	f7ff fe7d 	bl	800060c <fdcan_pkt_get_byte>
 8000912:	7f3b      	ldrb	r3, [r7, #28]
 8000914:	f083 0301 	eor.w	r3, r3, #1
 8000918:	b2db      	uxtb	r3, r3
 800091a:	2b00      	cmp	r3, #0
 800091c:	d00c      	beq.n	8000938 <instant_recv_proc+0x40>
 800091e:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8000922:	4b19      	ldr	r3, [pc, #100]	@ (8000988 <instant_recv_proc+0x90>)
 8000924:	701a      	strb	r2, [r3, #0]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	461a      	mov	r2, r3
 800092a:	f107 031c 	add.w	r3, r7, #28
 800092e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000932:	e882 0003 	stmia.w	r2, {r0, r1}
        }
        #endif
        default: break;
    }
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
}
 8000936:	e022      	b.n	800097e <instant_recv_proc+0x86>
    switch (code)
 8000938:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800093c:	2b11      	cmp	r3, #17
 800093e:	d00b      	beq.n	8000958 <instant_recv_proc+0x60>
 8000940:	2b12      	cmp	r3, #18
 8000942:	d013      	beq.n	800096c <instant_recv_proc+0x74>
        default: break;
 8000944:	bf00      	nop
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	461a      	mov	r2, r3
 800094a:	2300      	movs	r3, #0
 800094c:	6013      	str	r3, [r2, #0]
 800094e:	6053      	str	r3, [r2, #4]
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2207      	movs	r2, #7
 8000954:	711a      	strb	r2, [r3, #4]
 8000956:	e012      	b.n	800097e <instant_recv_proc+0x86>
            fdacn_data_store = FNC_DISABLE;
 8000958:	4b0c      	ldr	r3, [pc, #48]	@ (800098c <instant_recv_proc+0x94>)
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]
            return RESULT_OK(NULL);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	2201      	movs	r2, #1
 8000962:	701a      	strb	r2, [r3, #0]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	605a      	str	r2, [r3, #4]
}
 800096a:	e008      	b.n	800097e <instant_recv_proc+0x86>
            fdacn_data_store = FNC_ENABLE;
 800096c:	4b07      	ldr	r3, [pc, #28]	@ (800098c <instant_recv_proc+0x94>)
 800096e:	2201      	movs	r2, #1
 8000970:	701a      	strb	r2, [r3, #0]
            return RESULT_OK(NULL);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	2201      	movs	r2, #1
 8000976:	701a      	strb	r2, [r3, #0]
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	2200      	movs	r2, #0
 800097c:	605a      	str	r2, [r3, #4]
}
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	3730      	adds	r7, #48	@ 0x30
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	24002d6c 	.word	0x24002d6c
 800098c:	240003d9 	.word	0x240003d9

08000990 <StartSDCardTask>:
UINT bw;
FRESULT res;

uint32_t running = 0;
void StartSDCardTask(void *argument)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
    while (retSD != 0);
 8000998:	bf00      	nop
 800099a:	4b14      	ldr	r3, [pc, #80]	@ (80009ec <StartSDCardTask+0x5c>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d1fb      	bne.n	800099a <StartSDCardTask+0xa>
    running = 1;
 80009a2:	4b13      	ldr	r3, [pc, #76]	@ (80009f0 <StartSDCardTask+0x60>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	601a      	str	r2, [r3, #0]
    res = f_mount(&fs, (TCHAR const*)SDPath, 0);
 80009a8:	2200      	movs	r2, #0
 80009aa:	4912      	ldr	r1, [pc, #72]	@ (80009f4 <StartSDCardTask+0x64>)
 80009ac:	4812      	ldr	r0, [pc, #72]	@ (80009f8 <StartSDCardTask+0x68>)
 80009ae:	f00e fca7 	bl	800f300 <f_mount>
 80009b2:	4603      	mov	r3, r0
 80009b4:	461a      	mov	r2, r3
 80009b6:	4b11      	ldr	r3, [pc, #68]	@ (80009fc <StartSDCardTask+0x6c>)
 80009b8:	701a      	strb	r2, [r3, #0]
    osDelay(1000);
 80009ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009be:	f00f fa90 	bl	800fee2 <osDelay>
    res = f_open(&file, "test.txt", FA_CREATE_ALWAYS | FA_WRITE);
 80009c2:	220a      	movs	r2, #10
 80009c4:	490e      	ldr	r1, [pc, #56]	@ (8000a00 <StartSDCardTask+0x70>)
 80009c6:	480f      	ldr	r0, [pc, #60]	@ (8000a04 <StartSDCardTask+0x74>)
 80009c8:	f00e fcfe 	bl	800f3c8 <f_open>
 80009cc:	4603      	mov	r3, r0
 80009ce:	461a      	mov	r2, r3
 80009d0:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <StartSDCardTask+0x6c>)
 80009d2:	701a      	strb	r2, [r3, #0]
        // ) {
        //     discon++;
        //     HAL_SD_DeInit(sd_card.const_h.hsdx);
        //     sd_card.result = HAL_SD_Init(sd_card.const_h.hsdx);
        // }
        osDelay(1000);
 80009d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009d8:	f00f fa83 	bl	800fee2 <osDelay>
        running++;
 80009dc:	4b04      	ldr	r3, [pc, #16]	@ (80009f0 <StartSDCardTask+0x60>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	3301      	adds	r3, #1
 80009e2:	4a03      	ldr	r2, [pc, #12]	@ (80009f0 <StartSDCardTask+0x60>)
 80009e4:	6013      	str	r3, [r2, #0]
        osDelay(1000);
 80009e6:	bf00      	nop
 80009e8:	e7f4      	b.n	80009d4 <StartSDCardTask+0x44>
 80009ea:	bf00      	nop
 80009ec:	24002db8 	.word	0x24002db8
 80009f0:	2400249c 	.word	0x2400249c
 80009f4:	24002dbc 	.word	0x24002dbc
 80009f8:	2400042c 	.word	0x2400042c
 80009fc:	24002498 	.word	0x24002498
 8000a00:	08013950 	.word	0x08013950
 8000a04:	24001468 	.word	0x24001468

08000a08 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000a0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000a88 <MX_ETH_Init+0x80>)
 8000a0e:	4a1f      	ldr	r2, [pc, #124]	@ (8000a8c <MX_ETH_Init+0x84>)
 8000a10:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000a12:	4b1f      	ldr	r3, [pc, #124]	@ (8000a90 <MX_ETH_Init+0x88>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000a18:	4b1d      	ldr	r3, [pc, #116]	@ (8000a90 <MX_ETH_Init+0x88>)
 8000a1a:	2280      	movs	r2, #128	@ 0x80
 8000a1c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a90 <MX_ETH_Init+0x88>)
 8000a20:	22e1      	movs	r2, #225	@ 0xe1
 8000a22:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000a24:	4b1a      	ldr	r3, [pc, #104]	@ (8000a90 <MX_ETH_Init+0x88>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000a2a:	4b19      	ldr	r3, [pc, #100]	@ (8000a90 <MX_ETH_Init+0x88>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000a30:	4b17      	ldr	r3, [pc, #92]	@ (8000a90 <MX_ETH_Init+0x88>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000a36:	4b14      	ldr	r3, [pc, #80]	@ (8000a88 <MX_ETH_Init+0x80>)
 8000a38:	4a15      	ldr	r2, [pc, #84]	@ (8000a90 <MX_ETH_Init+0x88>)
 8000a3a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000a3c:	4b12      	ldr	r3, [pc, #72]	@ (8000a88 <MX_ETH_Init+0x80>)
 8000a3e:	2201      	movs	r2, #1
 8000a40:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000a42:	4b11      	ldr	r3, [pc, #68]	@ (8000a88 <MX_ETH_Init+0x80>)
 8000a44:	4a13      	ldr	r2, [pc, #76]	@ (8000a94 <MX_ETH_Init+0x8c>)
 8000a46:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000a48:	4b0f      	ldr	r3, [pc, #60]	@ (8000a88 <MX_ETH_Init+0x80>)
 8000a4a:	4a13      	ldr	r2, [pc, #76]	@ (8000a98 <MX_ETH_Init+0x90>)
 8000a4c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a88 <MX_ETH_Init+0x80>)
 8000a50:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000a54:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000a56:	480c      	ldr	r0, [pc, #48]	@ (8000a88 <MX_ETH_Init+0x80>)
 8000a58:	f001 fc7c 	bl	8002354 <HAL_ETH_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8000a62:	f000 fb83 	bl	800116c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000a66:	2238      	movs	r2, #56	@ 0x38
 8000a68:	2100      	movs	r1, #0
 8000a6a:	480c      	ldr	r0, [pc, #48]	@ (8000a9c <MX_ETH_Init+0x94>)
 8000a6c:	f012 fe74 	bl	8013758 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000a70:	4b0a      	ldr	r3, [pc, #40]	@ (8000a9c <MX_ETH_Init+0x94>)
 8000a72:	2221      	movs	r2, #33	@ 0x21
 8000a74:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000a76:	4b09      	ldr	r3, [pc, #36]	@ (8000a9c <MX_ETH_Init+0x94>)
 8000a78:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000a7c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000a7e:	4b07      	ldr	r3, [pc, #28]	@ (8000a9c <MX_ETH_Init+0x94>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	240024d8 	.word	0x240024d8
 8000a8c:	40028000 	.word	0x40028000
 8000a90:	24002588 	.word	0x24002588
 8000a94:	240000d4 	.word	0x240000d4
 8000a98:	24000074 	.word	0x24000074
 8000a9c:	240024a0 	.word	0x240024a0

08000aa0 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08e      	sub	sp, #56	@ 0x38
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	605a      	str	r2, [r3, #4]
 8000ab2:	609a      	str	r2, [r3, #8]
 8000ab4:	60da      	str	r2, [r3, #12]
 8000ab6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a59      	ldr	r2, [pc, #356]	@ (8000c24 <HAL_ETH_MspInit+0x184>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	f040 80ab 	bne.w	8000c1a <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000ac4:	4b58      	ldr	r3, [pc, #352]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000ac6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000aca:	4a57      	ldr	r2, [pc, #348]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000acc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ad0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000ad4:	4b54      	ldr	r3, [pc, #336]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000ad6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ada:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ade:	623b      	str	r3, [r7, #32]
 8000ae0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000ae2:	4b51      	ldr	r3, [pc, #324]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000ae4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ae8:	4a4f      	ldr	r2, [pc, #316]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000aea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000aee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000af2:	4b4d      	ldr	r3, [pc, #308]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000af4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000af8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000afc:	61fb      	str	r3, [r7, #28]
 8000afe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000b00:	4b49      	ldr	r3, [pc, #292]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b02:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b06:	4a48      	ldr	r2, [pc, #288]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b0c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b10:	4b45      	ldr	r3, [pc, #276]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b1a:	61bb      	str	r3, [r7, #24]
 8000b1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b1e:	4b42      	ldr	r3, [pc, #264]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b24:	4a40      	ldr	r2, [pc, #256]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b26:	f043 0304 	orr.w	r3, r3, #4
 8000b2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b34:	f003 0304 	and.w	r3, r3, #4
 8000b38:	617b      	str	r3, [r7, #20]
 8000b3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3c:	4b3a      	ldr	r3, [pc, #232]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b42:	4a39      	ldr	r2, [pc, #228]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b4c:	4b36      	ldr	r3, [pc, #216]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	613b      	str	r3, [r7, #16]
 8000b58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b5a:	4b33      	ldr	r3, [pc, #204]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b60:	4a31      	ldr	r2, [pc, #196]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b62:	f043 0302 	orr.w	r3, r3, #2
 8000b66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b6a:	4b2f      	ldr	r3, [pc, #188]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b70:	f003 0302 	and.w	r3, r3, #2
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b78:	4b2b      	ldr	r3, [pc, #172]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b7e:	4a2a      	ldr	r2, [pc, #168]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b88:	4b27      	ldr	r3, [pc, #156]	@ (8000c28 <HAL_ETH_MspInit+0x188>)
 8000b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000b96:	2332      	movs	r3, #50	@ 0x32
 8000b98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ba6:	230b      	movs	r3, #11
 8000ba8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000baa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bae:	4619      	mov	r1, r3
 8000bb0:	481e      	ldr	r0, [pc, #120]	@ (8000c2c <HAL_ETH_MspInit+0x18c>)
 8000bb2:	f003 f851 	bl	8003c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000bb6:	2386      	movs	r3, #134	@ 0x86
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bc6:	230b      	movs	r3, #11
 8000bc8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4817      	ldr	r0, [pc, #92]	@ (8000c30 <HAL_ETH_MspInit+0x190>)
 8000bd2:	f003 f841 	bl	8003c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000bd6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be4:	2300      	movs	r3, #0
 8000be6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000be8:	230b      	movs	r3, #11
 8000bea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4810      	ldr	r0, [pc, #64]	@ (8000c34 <HAL_ETH_MspInit+0x194>)
 8000bf4:	f003 f830 	bl	8003c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000bf8:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000bfc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2300      	movs	r3, #0
 8000c08:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c0a:	230b      	movs	r3, #11
 8000c0c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c12:	4619      	mov	r1, r3
 8000c14:	4808      	ldr	r0, [pc, #32]	@ (8000c38 <HAL_ETH_MspInit+0x198>)
 8000c16:	f003 f81f 	bl	8003c58 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8000c1a:	bf00      	nop
 8000c1c:	3738      	adds	r7, #56	@ 0x38
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40028000 	.word	0x40028000
 8000c28:	58024400 	.word	0x58024400
 8000c2c:	58020800 	.word	0x58020800
 8000c30:	58020000 	.word	0x58020000
 8000c34:	58020400 	.word	0x58020400
 8000c38:	58021800 	.word	0x58021800

08000c3c <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000c40:	4b2e      	ldr	r3, [pc, #184]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c42:	4a2f      	ldr	r2, [pc, #188]	@ (8000d00 <MX_FDCAN1_Init+0xc4>)
 8000c44:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c46:	4b2d      	ldr	r3, [pc, #180]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000c52:	4b2a      	ldr	r3, [pc, #168]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8000c58:	4b28      	ldr	r3, [pc, #160]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000c5e:	4b27      	ldr	r3, [pc, #156]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 6;
 8000c64:	4b25      	ldr	r3, [pc, #148]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c66:	2206      	movs	r2, #6
 8000c68:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000c6a:	4b24      	ldr	r3, [pc, #144]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 12;
 8000c70:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c72:	220c      	movs	r2, #12
 8000c74:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 8000c76:	4b21      	ldr	r3, [pc, #132]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c78:	2203      	movs	r2, #3
 8000c7a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 8000c7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c7e:	2202      	movs	r2, #2
 8000c80:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000c82:	4b1e      	ldr	r3, [pc, #120]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 14;
 8000c88:	4b1c      	ldr	r3, [pc, #112]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c8a:	220e      	movs	r2, #14
 8000c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8000c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c90:	2202      	movs	r2, #2
 8000c92:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000c94:	4b19      	ldr	r3, [pc, #100]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = FDCAN_STD_FILTER_NBR;
 8000c9a:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000ca0:	4b16      	ldr	r3, [pc, #88]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = FDCAN_RX0_NBR;
 8000ca6:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000ca8:	2210      	movs	r2, #16
 8000caa:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000cac:	4b13      	ldr	r3, [pc, #76]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cae:	2204      	movs	r2, #4
 8000cb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = FDCAN_RX1_NBR;
 8000cb2:	4b12      	ldr	r3, [pc, #72]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cb4:	2210      	movs	r2, #16
 8000cb6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000cb8:	4b10      	ldr	r3, [pc, #64]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cba:	2204      	movs	r2, #4
 8000cbc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = FDCAN_RX_BUF_NBR;
 8000cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cc6:	2204      	movs	r2, #4
 8000cc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = FDCAN_TX_EVT_NBR;
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000ccc:	2214      	movs	r2, #20
 8000cce:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = FDCAN_TX_BUF_NBR;
 8000cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cd2:	2204      	movs	r2, #4
 8000cd4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = FDCAN_TX_FIFO_NBR;
 8000cd6:	4b09      	ldr	r3, [pc, #36]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cd8:	2210      	movs	r2, #16
 8000cda:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000cdc:	4b07      	ldr	r3, [pc, #28]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000ce2:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000ce4:	2204      	movs	r2, #4
 8000ce6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000ce8:	4804      	ldr	r0, [pc, #16]	@ (8000cfc <MX_FDCAN1_Init+0xc0>)
 8000cea:	f001 ff67 	bl	8002bbc <HAL_FDCAN_Init>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000cf4:	f000 fa3a 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	24002590 	.word	0x24002590
 8000d00:	4000a000 	.word	0x4000a000

08000d04 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b0ba      	sub	sp, #232	@ 0xe8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	605a      	str	r2, [r3, #4]
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	60da      	str	r2, [r3, #12]
 8000d1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d1c:	f107 0310 	add.w	r3, r7, #16
 8000d20:	22c0      	movs	r2, #192	@ 0xc0
 8000d22:	2100      	movs	r1, #0
 8000d24:	4618      	mov	r0, r3
 8000d26:	f012 fd17 	bl	8013758 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a2f      	ldr	r2, [pc, #188]	@ (8000dec <HAL_FDCAN_MspInit+0xe8>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d156      	bne.n	8000de2 <HAL_FDCAN_MspInit+0xde>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000d34:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000d40:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d48:	f107 0310 	add.w	r3, r7, #16
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f004 fd91 	bl	8005874 <HAL_RCCEx_PeriphCLKConfig>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000d58:	f000 fa08 	bl	800116c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000d5c:	4b24      	ldr	r3, [pc, #144]	@ (8000df0 <HAL_FDCAN_MspInit+0xec>)
 8000d5e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000d62:	4a23      	ldr	r2, [pc, #140]	@ (8000df0 <HAL_FDCAN_MspInit+0xec>)
 8000d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d68:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000d6c:	4b20      	ldr	r3, [pc, #128]	@ (8000df0 <HAL_FDCAN_MspInit+0xec>)
 8000d6e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <HAL_FDCAN_MspInit+0xec>)
 8000d7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d80:	4a1b      	ldr	r2, [pc, #108]	@ (8000df0 <HAL_FDCAN_MspInit+0xec>)
 8000d82:	f043 0308 	orr.w	r3, r3, #8
 8000d86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d8a:	4b19      	ldr	r3, [pc, #100]	@ (8000df0 <HAL_FDCAN_MspInit+0xec>)
 8000d8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d90:	f003 0308 	and.w	r3, r3, #8
 8000d94:	60bb      	str	r3, [r7, #8]
 8000d96:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000daa:	2300      	movs	r3, #0
 8000dac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000db0:	2309      	movs	r3, #9
 8000db2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000db6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dba:	4619      	mov	r1, r3
 8000dbc:	480d      	ldr	r0, [pc, #52]	@ (8000df4 <HAL_FDCAN_MspInit+0xf0>)
 8000dbe:	f002 ff4b 	bl	8003c58 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2105      	movs	r1, #5
 8000dc6:	2013      	movs	r0, #19
 8000dc8:	f001 f856 	bl	8001e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000dcc:	2013      	movs	r0, #19
 8000dce:	f001 f86d 	bl	8001eac <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2105      	movs	r1, #5
 8000dd6:	2015      	movs	r0, #21
 8000dd8:	f001 f84e 	bl	8001e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000ddc:	2015      	movs	r0, #21
 8000dde:	f001 f865 	bl	8001eac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000de2:	bf00      	nop
 8000de4:	37e8      	adds	r7, #232	@ 0xe8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	4000a000 	.word	0x4000a000
 8000df0:	58024400 	.word	0x58024400
 8000df4:	58020c00 	.word	0x58020c00

08000df8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000dfc:	4a08      	ldr	r2, [pc, #32]	@ (8000e20 <MX_FREERTOS_Init+0x28>)
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4808      	ldr	r0, [pc, #32]	@ (8000e24 <MX_FREERTOS_Init+0x2c>)
 8000e02:	f00e ffdc 	bl	800fdbe <osThreadNew>
 8000e06:	4603      	mov	r3, r0
 8000e08:	4a07      	ldr	r2, [pc, #28]	@ (8000e28 <MX_FREERTOS_Init+0x30>)
 8000e0a:	6013      	str	r3, [r2, #0]

  /* creation of SDCardTask */
  SDCardTaskHandle = osThreadNew(StartSDCardTask, NULL, &SDCardTask_attributes);
 8000e0c:	4a07      	ldr	r2, [pc, #28]	@ (8000e2c <MX_FREERTOS_Init+0x34>)
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4807      	ldr	r0, [pc, #28]	@ (8000e30 <MX_FREERTOS_Init+0x38>)
 8000e12:	f00e ffd4 	bl	800fdbe <osThreadNew>
 8000e16:	4603      	mov	r3, r0
 8000e18:	4a06      	ldr	r2, [pc, #24]	@ (8000e34 <MX_FREERTOS_Init+0x3c>)
 8000e1a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	08013a20 	.word	0x08013a20
 8000e24:	08001b3d 	.word	0x08001b3d
 8000e28:	24002630 	.word	0x24002630
 8000e2c:	08013a44 	.word	0x08013a44
 8000e30:	08000991 	.word	0x08000991
 8000e34:	24002634 	.word	0x24002634

08000e38 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08c      	sub	sp, #48	@ 0x30
 8000e3c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3e:	f107 031c 	add.w	r3, r7, #28
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
 8000e4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e4e:	4b68      	ldr	r3, [pc, #416]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000e50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e54:	4a66      	ldr	r2, [pc, #408]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000e56:	f043 0304 	orr.w	r3, r3, #4
 8000e5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e5e:	4b64      	ldr	r3, [pc, #400]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e64:	f003 0304 	and.w	r3, r3, #4
 8000e68:	61bb      	str	r3, [r7, #24]
 8000e6a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e6c:	4b60      	ldr	r3, [pc, #384]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000e6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e72:	4a5f      	ldr	r2, [pc, #380]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000e74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e7c:	4b5c      	ldr	r3, [pc, #368]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e86:	617b      	str	r3, [r7, #20]
 8000e88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8a:	4b59      	ldr	r3, [pc, #356]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000e8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e90:	4a57      	ldr	r2, [pc, #348]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000e92:	f043 0301 	orr.w	r3, r3, #1
 8000e96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e9a:	4b55      	ldr	r3, [pc, #340]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000e9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea0:	f003 0301 	and.w	r3, r3, #1
 8000ea4:	613b      	str	r3, [r7, #16]
 8000ea6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea8:	4b51      	ldr	r3, [pc, #324]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000eaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eae:	4a50      	ldr	r2, [pc, #320]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000eb0:	f043 0302 	orr.w	r3, r3, #2
 8000eb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eb8:	4b4d      	ldr	r3, [pc, #308]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000eba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ebe:	f003 0302 	and.w	r3, r3, #2
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ec6:	4b4a      	ldr	r3, [pc, #296]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ecc:	4a48      	ldr	r2, [pc, #288]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000ece:	f043 0308 	orr.w	r3, r3, #8
 8000ed2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ed6:	4b46      	ldr	r3, [pc, #280]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000ed8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000edc:	f003 0308 	and.w	r3, r3, #8
 8000ee0:	60bb      	str	r3, [r7, #8]
 8000ee2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ee4:	4b42      	ldr	r3, [pc, #264]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eea:	4a41      	ldr	r2, [pc, #260]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000eec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ef0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ef4:	4b3e      	ldr	r3, [pc, #248]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000efe:	607b      	str	r3, [r7, #4]
 8000f00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f02:	4b3b      	ldr	r3, [pc, #236]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f08:	4a39      	ldr	r2, [pc, #228]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000f0a:	f043 0310 	orr.w	r3, r3, #16
 8000f0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f12:	4b37      	ldr	r3, [pc, #220]	@ (8000ff0 <MX_GPIO_Init+0x1b8>)
 8000f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f18:	f003 0310 	and.w	r3, r3, #16
 8000f1c:	603b      	str	r3, [r7, #0]
 8000f1e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000f26:	4833      	ldr	r0, [pc, #204]	@ (8000ff4 <MX_GPIO_Init+0x1bc>)
 8000f28:	f003 f85e 	bl	8003fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f32:	4831      	ldr	r0, [pc, #196]	@ (8000ff8 <MX_GPIO_Init+0x1c0>)
 8000f34:	f003 f858 	bl	8003fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2102      	movs	r1, #2
 8000f3c:	482f      	ldr	r0, [pc, #188]	@ (8000ffc <MX_GPIO_Init+0x1c4>)
 8000f3e:	f003 f853 	bl	8003fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f42:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f50:	f107 031c 	add.w	r3, r7, #28
 8000f54:	4619      	mov	r1, r3
 8000f56:	482a      	ldr	r0, [pc, #168]	@ (8001000 <MX_GPIO_Init+0x1c8>)
 8000f58:	f002 fe7e 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000f5c:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000f60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f62:	2301      	movs	r3, #1
 8000f64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f6e:	f107 031c 	add.w	r3, r7, #28
 8000f72:	4619      	mov	r1, r3
 8000f74:	481f      	ldr	r0, [pc, #124]	@ (8000ff4 <MX_GPIO_Init+0x1bc>)
 8000f76:	f002 fe6f 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000f7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f80:	2301      	movs	r3, #1
 8000f82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	f107 031c 	add.w	r3, r7, #28
 8000f90:	4619      	mov	r1, r3
 8000f92:	4819      	ldr	r0, [pc, #100]	@ (8000ff8 <MX_GPIO_Init+0x1c0>)
 8000f94:	f002 fe60 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f98:	2304      	movs	r3, #4
 8000f9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4816      	ldr	r0, [pc, #88]	@ (8001004 <MX_GPIO_Init+0x1cc>)
 8000fac:	f002 fe54 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000fb0:	2380      	movs	r3, #128	@ 0x80
 8000fb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fb4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000fbe:	f107 031c 	add.w	r3, r7, #28
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	480f      	ldr	r0, [pc, #60]	@ (8001004 <MX_GPIO_Init+0x1cc>)
 8000fc6:	f002 fe47 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fda:	f107 031c 	add.w	r3, r7, #28
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4806      	ldr	r0, [pc, #24]	@ (8000ffc <MX_GPIO_Init+0x1c4>)
 8000fe2:	f002 fe39 	bl	8003c58 <HAL_GPIO_Init>

}
 8000fe6:	bf00      	nop
 8000fe8:	3730      	adds	r7, #48	@ 0x30
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	58024400 	.word	0x58024400
 8000ff4:	58020400 	.word	0x58020400
 8000ff8:	58020c00 	.word	0x58020c00
 8000ffc:	58021000 	.word	0x58021000
 8001000:	58020800 	.word	0x58020800
 8001004:	58021800 	.word	0x58021800

08001008 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100c:	f000 fddc 	bl	8001bc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001010:	f000 f81a 	bl	8001048 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001014:	f7ff ff10 	bl	8000e38 <MX_GPIO_Init>
  MX_MDMA_Init();
 8001018:	f000 f8ae 	bl	8001178 <MX_MDMA_Init>
  MX_ETH_Init();
 800101c:	f7ff fcf4 	bl	8000a08 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001020:	f000 fc28 	bl	8001874 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001024:	f000 fcdc 	bl	80019e0 <MX_USB_OTG_FS_PCD_Init>
  MX_FDCAN1_Init();
 8001028:	f7ff fe08 	bl	8000c3c <MX_FDCAN1_Init>
  MX_SDMMC1_SD_Init();
 800102c:	f000 f908 	bl	8001240 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8001030:	f00b fe0c 	bl	800cc4c <MX_FATFS_Init>
  MX_SPI1_Init();
 8001034:	f000 f9b8 	bl	80013a8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001038:	f00e fe40 	bl	800fcbc <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800103c:	f7ff fedc 	bl	8000df8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001040:	f00e fe82 	bl	800fd48 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001044:	bf00      	nop
 8001046:	e7fd      	b.n	8001044 <main+0x3c>

08001048 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b09c      	sub	sp, #112	@ 0x70
 800104c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001052:	224c      	movs	r2, #76	@ 0x4c
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f012 fb7e 	bl	8013758 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800105c:	1d3b      	adds	r3, r7, #4
 800105e:	2220      	movs	r2, #32
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f012 fb78 	bl	8013758 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001068:	2002      	movs	r0, #2
 800106a:	f003 fb91 	bl	8004790 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800106e:	2300      	movs	r3, #0
 8001070:	603b      	str	r3, [r7, #0]
 8001072:	4b33      	ldr	r3, [pc, #204]	@ (8001140 <SystemClock_Config+0xf8>)
 8001074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001076:	4a32      	ldr	r2, [pc, #200]	@ (8001140 <SystemClock_Config+0xf8>)
 8001078:	f023 0301 	bic.w	r3, r3, #1
 800107c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800107e:	4b30      	ldr	r3, [pc, #192]	@ (8001140 <SystemClock_Config+0xf8>)
 8001080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	603b      	str	r3, [r7, #0]
 8001088:	4b2e      	ldr	r3, [pc, #184]	@ (8001144 <SystemClock_Config+0xfc>)
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001090:	4a2c      	ldr	r2, [pc, #176]	@ (8001144 <SystemClock_Config+0xfc>)
 8001092:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001096:	6193      	str	r3, [r2, #24]
 8001098:	4b2a      	ldr	r3, [pc, #168]	@ (8001144 <SystemClock_Config+0xfc>)
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010a0:	603b      	str	r3, [r7, #0]
 80010a2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80010a4:	bf00      	nop
 80010a6:	4b27      	ldr	r3, [pc, #156]	@ (8001144 <SystemClock_Config+0xfc>)
 80010a8:	699b      	ldr	r3, [r3, #24]
 80010aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010b2:	d1f8      	bne.n	80010a6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80010b4:	2303      	movs	r3, #3
 80010b6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010b8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80010bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80010be:	2301      	movs	r3, #1
 80010c0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010c2:	2340      	movs	r3, #64	@ 0x40
 80010c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010c6:	2302      	movs	r3, #2
 80010c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ca:	2302      	movs	r3, #2
 80010cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010ce:	2301      	movs	r3, #1
 80010d0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80010d2:	2364      	movs	r3, #100	@ 0x64
 80010d4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80010d6:	2302      	movs	r3, #2
 80010d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 16;
 80010da:	2310      	movs	r3, #16
 80010dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010de:	2302      	movs	r3, #2
 80010e0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80010e2:	230c      	movs	r3, #12
 80010e4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010f2:	4618      	mov	r0, r3
 80010f4:	f003 fb96 	bl	8004824 <HAL_RCC_OscConfig>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80010fe:	f000 f835 	bl	800116c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001102:	233f      	movs	r3, #63	@ 0x3f
 8001104:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001116:	2340      	movs	r3, #64	@ 0x40
 8001118:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800111a:	2300      	movs	r3, #0
 800111c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800111e:	2300      	movs	r3, #0
 8001120:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	2101      	movs	r1, #1
 8001126:	4618      	mov	r0, r3
 8001128:	f003 ffd6 	bl	80050d8 <HAL_RCC_ClockConfig>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <SystemClock_Config+0xee>
  {
    Error_Handler();
 8001132:	f000 f81b 	bl	800116c <Error_Handler>
  }
}
 8001136:	bf00      	nop
 8001138:	3770      	adds	r7, #112	@ 0x70
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	58000400 	.word	0x58000400
 8001144:	58024800 	.word	0x58024800

08001148 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a04      	ldr	r2, [pc, #16]	@ (8001168 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d101      	bne.n	800115e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800115a:	f000 fd71 	bl	8001c40 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40001000 	.word	0x40001000

0800116c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001170:	b672      	cpsid	i
}
 8001172:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <Error_Handler+0x8>

08001178 <MX_MDMA_Init>:
  * Enable MDMA controller clock
  * Configure MDMA for global transfers
  *   hmdma_mdma_channel0_sdmmc1_end_data_0
  */
void MX_MDMA_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 800117e:	4b2d      	ldr	r3, [pc, #180]	@ (8001234 <MX_MDMA_Init+0xbc>)
 8001180:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001184:	4a2b      	ldr	r2, [pc, #172]	@ (8001234 <MX_MDMA_Init+0xbc>)
 8001186:	f043 0301 	orr.w	r3, r3, #1
 800118a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800118e:	4b29      	ldr	r3, [pc, #164]	@ (8001234 <MX_MDMA_Init+0xbc>)
 8001190:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001194:	f003 0301 	and.w	r3, r3, #1
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	687b      	ldr	r3, [r7, #4]
  /* Local variables */

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel0_sdmmc1_end_data_0 on MDMA_Channel0 */
  hmdma_mdma_channel0_sdmmc1_end_data_0.Instance = MDMA_Channel0;
 800119c:	4b26      	ldr	r3, [pc, #152]	@ (8001238 <MX_MDMA_Init+0xc0>)
 800119e:	4a27      	ldr	r2, [pc, #156]	@ (800123c <MX_MDMA_Init+0xc4>)
 80011a0:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.Request = MDMA_REQUEST_SDMMC1_END_DATA;
 80011a2:	4b25      	ldr	r3, [pc, #148]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011a4:	221d      	movs	r2, #29
 80011a6:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 80011a8:	4b23      	ldr	r3, [pc, #140]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.Priority = MDMA_PRIORITY_LOW;
 80011ae:	4b22      	ldr	r3, [pc, #136]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 80011b4:	4b20      	ldr	r3, [pc, #128]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceInc = MDMA_SRC_INC_BYTE;
 80011ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011bc:	2202      	movs	r2, #2
 80011be:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestinationInc = MDMA_DEST_INC_BYTE;
 80011c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011c2:	2208      	movs	r2, #8
 80011c4:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_BYTE;
 80011c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
 80011cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 80011d2:	4b19      	ldr	r3, [pc, #100]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011d4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80011d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.BufferTransferLength = 1;
 80011da:	4b17      	ldr	r3, [pc, #92]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011dc:	2201      	movs	r2, #1
 80011de:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 80011e0:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 80011e6:	4b14      	ldr	r3, [pc, #80]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceBlockAddressOffset = 0;
 80011ec:	4b12      	ldr	r3, [pc, #72]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestBlockAddressOffset = 0;
 80011f2:	4b11      	ldr	r3, [pc, #68]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_MDMA_Init(&hmdma_mdma_channel0_sdmmc1_end_data_0) != HAL_OK)
 80011f8:	480f      	ldr	r0, [pc, #60]	@ (8001238 <MX_MDMA_Init+0xc0>)
 80011fa:	f002 ff0e 	bl	800401a <HAL_MDMA_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_MDMA_Init+0x90>
  {
    Error_Handler();
 8001204:	f7ff ffb2 	bl	800116c <Error_Handler>
  }

  /* Configure post request address and data masks */
  if (HAL_MDMA_ConfigPostRequestMask(&hmdma_mdma_channel0_sdmmc1_end_data_0, 0, 0) != HAL_OK)
 8001208:	2200      	movs	r2, #0
 800120a:	2100      	movs	r1, #0
 800120c:	480a      	ldr	r0, [pc, #40]	@ (8001238 <MX_MDMA_Init+0xc0>)
 800120e:	f002 ff50 	bl	80040b2 <HAL_MDMA_ConfigPostRequestMask>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_MDMA_Init+0xa4>
  {
    Error_Handler();
 8001218:	f7ff ffa8 	bl	800116c <Error_Handler>
  }

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 5, 0);
 800121c:	2200      	movs	r2, #0
 800121e:	2105      	movs	r1, #5
 8001220:	207a      	movs	r0, #122	@ 0x7a
 8001222:	f000 fe29 	bl	8001e78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8001226:	207a      	movs	r0, #122	@ 0x7a
 8001228:	f000 fe40 	bl	8001eac <HAL_NVIC_EnableIRQ>

}
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	58024400 	.word	0x58024400
 8001238:	24002638 	.word	0x24002638
 800123c:	52000040 	.word	0x52000040

08001240 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001244:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <MX_SDMMC1_SD_Init+0x34>)
 8001246:	4a0c      	ldr	r2, [pc, #48]	@ (8001278 <MX_SDMMC1_SD_Init+0x38>)
 8001248:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800124a:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <MX_SDMMC1_SD_Init+0x34>)
 800124c:	2200      	movs	r2, #0
 800124e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001250:	4b08      	ldr	r3, [pc, #32]	@ (8001274 <MX_SDMMC1_SD_Init+0x34>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001256:	4b07      	ldr	r3, [pc, #28]	@ (8001274 <MX_SDMMC1_SD_Init+0x34>)
 8001258:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800125c:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800125e:	4b05      	ldr	r3, [pc, #20]	@ (8001274 <MX_SDMMC1_SD_Init+0x34>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = SDMMC_CLK_DIV;
 8001264:	4b03      	ldr	r3, [pc, #12]	@ (8001274 <MX_SDMMC1_SD_Init+0x34>)
 8001266:	2208      	movs	r2, #8
 8001268:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	240026a4 	.word	0x240026a4
 8001278:	52007000 	.word	0x52007000

0800127c <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b0bc      	sub	sp, #240	@ 0xf0
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001294:	f107 0318 	add.w	r3, r7, #24
 8001298:	22c0      	movs	r2, #192	@ 0xc0
 800129a:	2100      	movs	r1, #0
 800129c:	4618      	mov	r0, r3
 800129e:	f012 fa5b 	bl	8013758 <memset>
  if(sdHandle->Instance==SDMMC1)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a3c      	ldr	r2, [pc, #240]	@ (8001398 <HAL_SD_MspInit+0x11c>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d171      	bne.n	8001390 <HAL_SD_MspInit+0x114>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80012ac:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012b0:	f04f 0300 	mov.w	r3, #0
 80012b4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012bc:	f107 0318 	add.w	r3, r7, #24
 80012c0:	4618      	mov	r0, r3
 80012c2:	f004 fad7 	bl	8005874 <HAL_RCCEx_PeriphCLKConfig>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 80012cc:	f7ff ff4e 	bl	800116c <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80012d0:	4b32      	ldr	r3, [pc, #200]	@ (800139c <HAL_SD_MspInit+0x120>)
 80012d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012d6:	4a31      	ldr	r2, [pc, #196]	@ (800139c <HAL_SD_MspInit+0x120>)
 80012d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012dc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80012e0:	4b2e      	ldr	r3, [pc, #184]	@ (800139c <HAL_SD_MspInit+0x120>)
 80012e2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ee:	4b2b      	ldr	r3, [pc, #172]	@ (800139c <HAL_SD_MspInit+0x120>)
 80012f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012f4:	4a29      	ldr	r2, [pc, #164]	@ (800139c <HAL_SD_MspInit+0x120>)
 80012f6:	f043 0304 	orr.w	r3, r3, #4
 80012fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012fe:	4b27      	ldr	r3, [pc, #156]	@ (800139c <HAL_SD_MspInit+0x120>)
 8001300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001304:	f003 0304 	and.w	r3, r3, #4
 8001308:	613b      	str	r3, [r7, #16]
 800130a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800130c:	4b23      	ldr	r3, [pc, #140]	@ (800139c <HAL_SD_MspInit+0x120>)
 800130e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001312:	4a22      	ldr	r2, [pc, #136]	@ (800139c <HAL_SD_MspInit+0x120>)
 8001314:	f043 0308 	orr.w	r3, r3, #8
 8001318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800131c:	4b1f      	ldr	r3, [pc, #124]	@ (800139c <HAL_SD_MspInit+0x120>)
 800131e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001322:	f003 0308 	and.w	r3, r3, #8
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800132a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800132e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001332:	2302      	movs	r3, #2
 8001334:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133e:	2303      	movs	r3, #3
 8001340:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001344:	230c      	movs	r3, #12
 8001346:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800134a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800134e:	4619      	mov	r1, r3
 8001350:	4813      	ldr	r0, [pc, #76]	@ (80013a0 <HAL_SD_MspInit+0x124>)
 8001352:	f002 fc81 	bl	8003c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001356:	2304      	movs	r3, #4
 8001358:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135c:	2302      	movs	r3, #2
 800135e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001368:	2303      	movs	r3, #3
 800136a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800136e:	230c      	movs	r3, #12
 8001370:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001374:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001378:	4619      	mov	r1, r3
 800137a:	480a      	ldr	r0, [pc, #40]	@ (80013a4 <HAL_SD_MspInit+0x128>)
 800137c:	f002 fc6c 	bl	8003c58 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8001380:	2200      	movs	r2, #0
 8001382:	2105      	movs	r1, #5
 8001384:	2031      	movs	r0, #49	@ 0x31
 8001386:	f000 fd77 	bl	8001e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800138a:	2031      	movs	r0, #49	@ 0x31
 800138c:	f000 fd8e 	bl	8001eac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8001390:	bf00      	nop
 8001392:	37f0      	adds	r7, #240	@ 0xf0
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	52007000 	.word	0x52007000
 800139c:	58024400 	.word	0x58024400
 80013a0:	58020800 	.word	0x58020800
 80013a4:	58020c00 	.word	0x58020c00

080013a8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80013ac:	4b26      	ldr	r3, [pc, #152]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013ae:	4a27      	ldr	r2, [pc, #156]	@ (800144c <MX_SPI1_Init+0xa4>)
 80013b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013b2:	4b25      	ldr	r3, [pc, #148]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013b4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80013b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013ba:	4b23      	ldr	r3, [pc, #140]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013c0:	4b21      	ldr	r3, [pc, #132]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013c2:	2207      	movs	r2, #7
 80013c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013c6:	4b20      	ldr	r3, [pc, #128]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013d4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80013d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013da:	4b1b      	ldr	r3, [pc, #108]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013dc:	2200      	movs	r2, #0
 80013de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013e0:	4b19      	ldr	r3, [pc, #100]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013e6:	4b18      	ldr	r3, [pc, #96]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ec:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80013f2:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80013f8:	4b13      	ldr	r3, [pc, #76]	@ (8001448 <MX_SPI1_Init+0xa0>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80013fe:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <MX_SPI1_Init+0xa0>)
 8001400:	2200      	movs	r2, #0
 8001402:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001404:	4b10      	ldr	r3, [pc, #64]	@ (8001448 <MX_SPI1_Init+0xa0>)
 8001406:	2200      	movs	r2, #0
 8001408:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800140a:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <MX_SPI1_Init+0xa0>)
 800140c:	2200      	movs	r2, #0
 800140e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001410:	4b0d      	ldr	r3, [pc, #52]	@ (8001448 <MX_SPI1_Init+0xa0>)
 8001412:	2200      	movs	r2, #0
 8001414:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001416:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <MX_SPI1_Init+0xa0>)
 8001418:	2200      	movs	r2, #0
 800141a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800141c:	4b0a      	ldr	r3, [pc, #40]	@ (8001448 <MX_SPI1_Init+0xa0>)
 800141e:	2200      	movs	r2, #0
 8001420:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001422:	4b09      	ldr	r3, [pc, #36]	@ (8001448 <MX_SPI1_Init+0xa0>)
 8001424:	2200      	movs	r2, #0
 8001426:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001428:	4b07      	ldr	r3, [pc, #28]	@ (8001448 <MX_SPI1_Init+0xa0>)
 800142a:	2200      	movs	r2, #0
 800142c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800142e:	4b06      	ldr	r3, [pc, #24]	@ (8001448 <MX_SPI1_Init+0xa0>)
 8001430:	2200      	movs	r2, #0
 8001432:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001434:	4804      	ldr	r0, [pc, #16]	@ (8001448 <MX_SPI1_Init+0xa0>)
 8001436:	f008 fb95 	bl	8009b64 <HAL_SPI_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_SPI1_Init+0x9c>
  {
    Error_Handler();
 8001440:	f7ff fe94 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	24002720 	.word	0x24002720
 800144c:	40013000 	.word	0x40013000

08001450 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b0bc      	sub	sp, #240	@ 0xf0
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001468:	f107 0318 	add.w	r3, r7, #24
 800146c:	22c0      	movs	r2, #192	@ 0xc0
 800146e:	2100      	movs	r1, #0
 8001470:	4618      	mov	r0, r3
 8001472:	f012 f971 	bl	8013758 <memset>
  if(spiHandle->Instance==SPI1)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a45      	ldr	r2, [pc, #276]	@ (8001590 <HAL_SPI_MspInit+0x140>)
 800147c:	4293      	cmp	r3, r2
 800147e:	f040 8082 	bne.w	8001586 <HAL_SPI_MspInit+0x136>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001482:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001486:	f04f 0300 	mov.w	r3, #0
 800148a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 800148e:	2301      	movs	r3, #1
 8001490:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 100;
 8001492:	2364      	movs	r3, #100	@ 0x64
 8001494:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 8001496:	2308      	movs	r3, #8
 8001498:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800149a:	2302      	movs	r3, #2
 800149c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 16;
 800149e:	2310      	movs	r3, #16
 80014a0:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80014a2:	23c0      	movs	r3, #192	@ 0xc0
 80014a4:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 80014ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014b2:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014b4:	f107 0318 	add.w	r3, r7, #24
 80014b8:	4618      	mov	r0, r3
 80014ba:	f004 f9db 	bl	8005874 <HAL_RCCEx_PeriphCLKConfig>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <HAL_SPI_MspInit+0x78>
    {
      Error_Handler();
 80014c4:	f7ff fe52 	bl	800116c <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014c8:	4b32      	ldr	r3, [pc, #200]	@ (8001594 <HAL_SPI_MspInit+0x144>)
 80014ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014ce:	4a31      	ldr	r2, [pc, #196]	@ (8001594 <HAL_SPI_MspInit+0x144>)
 80014d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014d4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80014d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001594 <HAL_SPI_MspInit+0x144>)
 80014da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014e2:	617b      	str	r3, [r7, #20]
 80014e4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001594 <HAL_SPI_MspInit+0x144>)
 80014e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014ec:	4a29      	ldr	r2, [pc, #164]	@ (8001594 <HAL_SPI_MspInit+0x144>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014f6:	4b27      	ldr	r3, [pc, #156]	@ (8001594 <HAL_SPI_MspInit+0x144>)
 80014f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014fc:	f003 0301 	and.w	r3, r3, #1
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001504:	4b23      	ldr	r3, [pc, #140]	@ (8001594 <HAL_SPI_MspInit+0x144>)
 8001506:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800150a:	4a22      	ldr	r2, [pc, #136]	@ (8001594 <HAL_SPI_MspInit+0x144>)
 800150c:	f043 0308 	orr.w	r3, r3, #8
 8001510:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001514:	4b1f      	ldr	r3, [pc, #124]	@ (8001594 <HAL_SPI_MspInit+0x144>)
 8001516:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800151a:	f003 0308 	and.w	r3, r3, #8
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001522:	2360      	movs	r3, #96	@ 0x60
 8001524:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001528:	2302      	movs	r3, #2
 800152a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001534:	2300      	movs	r3, #0
 8001536:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800153a:	2305      	movs	r3, #5
 800153c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001540:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001544:	4619      	mov	r1, r3
 8001546:	4814      	ldr	r0, [pc, #80]	@ (8001598 <HAL_SPI_MspInit+0x148>)
 8001548:	f002 fb86 	bl	8003c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800154c:	2380      	movs	r3, #128	@ 0x80
 800154e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001552:	2302      	movs	r3, #2
 8001554:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155e:	2300      	movs	r3, #0
 8001560:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001564:	2305      	movs	r3, #5
 8001566:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800156a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800156e:	4619      	mov	r1, r3
 8001570:	480a      	ldr	r0, [pc, #40]	@ (800159c <HAL_SPI_MspInit+0x14c>)
 8001572:	f002 fb71 	bl	8003c58 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	2105      	movs	r1, #5
 800157a:	2023      	movs	r0, #35	@ 0x23
 800157c:	f000 fc7c 	bl	8001e78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001580:	2023      	movs	r0, #35	@ 0x23
 8001582:	f000 fc93 	bl	8001eac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001586:	bf00      	nop
 8001588:	37f0      	adds	r7, #240	@ 0xf0
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40013000 	.word	0x40013000
 8001594:	58024400 	.word	0x58024400
 8001598:	58020000 	.word	0x58020000
 800159c:	58020c00 	.word	0x58020c00

080015a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a6:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <HAL_MspInit+0x38>)
 80015a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015ac:	4a0a      	ldr	r2, [pc, #40]	@ (80015d8 <HAL_MspInit+0x38>)
 80015ae:	f043 0302 	orr.w	r3, r3, #2
 80015b2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80015b6:	4b08      	ldr	r3, [pc, #32]	@ (80015d8 <HAL_MspInit+0x38>)
 80015b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015bc:	f003 0302 	and.w	r3, r3, #2
 80015c0:	607b      	str	r3, [r7, #4]
 80015c2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015c4:	2200      	movs	r2, #0
 80015c6:	210f      	movs	r1, #15
 80015c8:	f06f 0001 	mvn.w	r0, #1
 80015cc:	f000 fc54 	bl	8001e78 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	58024400 	.word	0x58024400

080015dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b090      	sub	sp, #64	@ 0x40
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b0f      	cmp	r3, #15
 80015e8:	d827      	bhi.n	800163a <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	6879      	ldr	r1, [r7, #4]
 80015ee:	2036      	movs	r0, #54	@ 0x36
 80015f0:	f000 fc42 	bl	8001e78 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015f4:	2036      	movs	r0, #54	@ 0x36
 80015f6:	f000 fc59 	bl	8001eac <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80015fa:	4a29      	ldr	r2, [pc, #164]	@ (80016a0 <HAL_InitTick+0xc4>)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001600:	4b28      	ldr	r3, [pc, #160]	@ (80016a4 <HAL_InitTick+0xc8>)
 8001602:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001606:	4a27      	ldr	r2, [pc, #156]	@ (80016a4 <HAL_InitTick+0xc8>)
 8001608:	f043 0310 	orr.w	r3, r3, #16
 800160c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001610:	4b24      	ldr	r3, [pc, #144]	@ (80016a4 <HAL_InitTick+0xc8>)
 8001612:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001616:	f003 0310 	and.w	r3, r3, #16
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800161e:	f107 0210 	add.w	r2, r7, #16
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4611      	mov	r1, r2
 8001628:	4618      	mov	r0, r3
 800162a:	f004 f8e1 	bl	80057f0 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800162e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001630:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001634:	2b00      	cmp	r3, #0
 8001636:	d106      	bne.n	8001646 <HAL_InitTick+0x6a>
 8001638:	e001      	b.n	800163e <HAL_InitTick+0x62>
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e02b      	b.n	8001696 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800163e:	f004 f8ab 	bl	8005798 <HAL_RCC_GetPCLK1Freq>
 8001642:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001644:	e004      	b.n	8001650 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001646:	f004 f8a7 	bl	8005798 <HAL_RCC_GetPCLK1Freq>
 800164a:	4603      	mov	r3, r0
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001650:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001652:	4a15      	ldr	r2, [pc, #84]	@ (80016a8 <HAL_InitTick+0xcc>)
 8001654:	fba2 2303 	umull	r2, r3, r2, r3
 8001658:	0c9b      	lsrs	r3, r3, #18
 800165a:	3b01      	subs	r3, #1
 800165c:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800165e:	4b13      	ldr	r3, [pc, #76]	@ (80016ac <HAL_InitTick+0xd0>)
 8001660:	4a13      	ldr	r2, [pc, #76]	@ (80016b0 <HAL_InitTick+0xd4>)
 8001662:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001664:	4b11      	ldr	r3, [pc, #68]	@ (80016ac <HAL_InitTick+0xd0>)
 8001666:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800166a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800166c:	4a0f      	ldr	r2, [pc, #60]	@ (80016ac <HAL_InitTick+0xd0>)
 800166e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001670:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001672:	4b0e      	ldr	r3, [pc, #56]	@ (80016ac <HAL_InitTick+0xd0>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001678:	4b0c      	ldr	r3, [pc, #48]	@ (80016ac <HAL_InitTick+0xd0>)
 800167a:	2200      	movs	r2, #0
 800167c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800167e:	480b      	ldr	r0, [pc, #44]	@ (80016ac <HAL_InitTick+0xd0>)
 8001680:	f008 fe69 	bl	800a356 <HAL_TIM_Base_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d104      	bne.n	8001694 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800168a:	4808      	ldr	r0, [pc, #32]	@ (80016ac <HAL_InitTick+0xd0>)
 800168c:	f008 fec4 	bl	800a418 <HAL_TIM_Base_Start_IT>
 8001690:	4603      	mov	r3, r0
 8001692:	e000      	b.n	8001696 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
}
 8001696:	4618      	mov	r0, r3
 8001698:	3740      	adds	r7, #64	@ 0x40
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	24000018 	.word	0x24000018
 80016a4:	58024400 	.word	0x58024400
 80016a8:	431bde83 	.word	0x431bde83
 80016ac:	240027a8 	.word	0x240027a8
 80016b0:	40001000 	.word	0x40001000

080016b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <NMI_Handler+0x4>

080016bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <HardFault_Handler+0x4>

080016c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <MemManage_Handler+0x4>

080016cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <BusFault_Handler+0x4>

080016d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <UsageFault_Handler+0x4>

080016dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
	...

080016ec <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80016f0:	4802      	ldr	r0, [pc, #8]	@ (80016fc <FDCAN1_IT0_IRQHandler+0x10>)
 80016f2:	f001 fe4d 	bl	8003390 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	24002590 	.word	0x24002590

08001700 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001704:	4802      	ldr	r0, [pc, #8]	@ (8001710 <FDCAN1_IT1_IRQHandler+0x10>)
 8001706:	f001 fe43 	bl	8003390 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	24002590 	.word	0x24002590

08001714 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001718:	4802      	ldr	r0, [pc, #8]	@ (8001724 <SPI1_IRQHandler+0x10>)
 800171a:	f008 fb47 	bl	8009dac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	24002720 	.word	0x24002720

08001728 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800172c:	4802      	ldr	r0, [pc, #8]	@ (8001738 <SDMMC1_IRQHandler+0x10>)
 800172e:	f007 f80f 	bl	8008750 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	240026a4 	.word	0x240026a4

0800173c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001740:	4802      	ldr	r0, [pc, #8]	@ (800174c <TIM6_DAC_IRQHandler+0x10>)
 8001742:	f008 fee1 	bl	800a508 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	240027a8 	.word	0x240027a8

08001750 <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel0_sdmmc1_end_data_0);
 8001754:	4802      	ldr	r0, [pc, #8]	@ (8001760 <MDMA_IRQHandler+0x10>)
 8001756:	f002 fcff 	bl	8004158 <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	24002638 	.word	0x24002638

08001764 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001768:	4b37      	ldr	r3, [pc, #220]	@ (8001848 <SystemInit+0xe4>)
 800176a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800176e:	4a36      	ldr	r2, [pc, #216]	@ (8001848 <SystemInit+0xe4>)
 8001770:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001774:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001778:	4b34      	ldr	r3, [pc, #208]	@ (800184c <SystemInit+0xe8>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 030f 	and.w	r3, r3, #15
 8001780:	2b06      	cmp	r3, #6
 8001782:	d807      	bhi.n	8001794 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001784:	4b31      	ldr	r3, [pc, #196]	@ (800184c <SystemInit+0xe8>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f023 030f 	bic.w	r3, r3, #15
 800178c:	4a2f      	ldr	r2, [pc, #188]	@ (800184c <SystemInit+0xe8>)
 800178e:	f043 0307 	orr.w	r3, r3, #7
 8001792:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001794:	4b2e      	ldr	r3, [pc, #184]	@ (8001850 <SystemInit+0xec>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a2d      	ldr	r2, [pc, #180]	@ (8001850 <SystemInit+0xec>)
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80017a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001850 <SystemInit+0xec>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80017a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001850 <SystemInit+0xec>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	4929      	ldr	r1, [pc, #164]	@ (8001850 <SystemInit+0xec>)
 80017ac:	4b29      	ldr	r3, [pc, #164]	@ (8001854 <SystemInit+0xf0>)
 80017ae:	4013      	ands	r3, r2
 80017b0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017b2:	4b26      	ldr	r3, [pc, #152]	@ (800184c <SystemInit+0xe8>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0308 	and.w	r3, r3, #8
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d007      	beq.n	80017ce <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017be:	4b23      	ldr	r3, [pc, #140]	@ (800184c <SystemInit+0xe8>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f023 030f 	bic.w	r3, r3, #15
 80017c6:	4a21      	ldr	r2, [pc, #132]	@ (800184c <SystemInit+0xe8>)
 80017c8:	f043 0307 	orr.w	r3, r3, #7
 80017cc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80017ce:	4b20      	ldr	r3, [pc, #128]	@ (8001850 <SystemInit+0xec>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80017d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001850 <SystemInit+0xec>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80017da:	4b1d      	ldr	r3, [pc, #116]	@ (8001850 <SystemInit+0xec>)
 80017dc:	2200      	movs	r2, #0
 80017de:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80017e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001850 <SystemInit+0xec>)
 80017e2:	4a1d      	ldr	r2, [pc, #116]	@ (8001858 <SystemInit+0xf4>)
 80017e4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80017e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001850 <SystemInit+0xec>)
 80017e8:	4a1c      	ldr	r2, [pc, #112]	@ (800185c <SystemInit+0xf8>)
 80017ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80017ec:	4b18      	ldr	r3, [pc, #96]	@ (8001850 <SystemInit+0xec>)
 80017ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001860 <SystemInit+0xfc>)
 80017f0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80017f2:	4b17      	ldr	r3, [pc, #92]	@ (8001850 <SystemInit+0xec>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80017f8:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <SystemInit+0xec>)
 80017fa:	4a19      	ldr	r2, [pc, #100]	@ (8001860 <SystemInit+0xfc>)
 80017fc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80017fe:	4b14      	ldr	r3, [pc, #80]	@ (8001850 <SystemInit+0xec>)
 8001800:	2200      	movs	r2, #0
 8001802:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001804:	4b12      	ldr	r3, [pc, #72]	@ (8001850 <SystemInit+0xec>)
 8001806:	4a16      	ldr	r2, [pc, #88]	@ (8001860 <SystemInit+0xfc>)
 8001808:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800180a:	4b11      	ldr	r3, [pc, #68]	@ (8001850 <SystemInit+0xec>)
 800180c:	2200      	movs	r2, #0
 800180e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001810:	4b0f      	ldr	r3, [pc, #60]	@ (8001850 <SystemInit+0xec>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a0e      	ldr	r2, [pc, #56]	@ (8001850 <SystemInit+0xec>)
 8001816:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800181a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800181c:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <SystemInit+0xec>)
 800181e:	2200      	movs	r2, #0
 8001820:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001822:	4b10      	ldr	r3, [pc, #64]	@ (8001864 <SystemInit+0x100>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	4b10      	ldr	r3, [pc, #64]	@ (8001868 <SystemInit+0x104>)
 8001828:	4013      	ands	r3, r2
 800182a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800182e:	d202      	bcs.n	8001836 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001830:	4b0e      	ldr	r3, [pc, #56]	@ (800186c <SystemInit+0x108>)
 8001832:	2201      	movs	r2, #1
 8001834:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001836:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <SystemInit+0x10c>)
 8001838:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800183c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	e000ed00 	.word	0xe000ed00
 800184c:	52002000 	.word	0x52002000
 8001850:	58024400 	.word	0x58024400
 8001854:	eaf6ed7f 	.word	0xeaf6ed7f
 8001858:	02020200 	.word	0x02020200
 800185c:	01ff0000 	.word	0x01ff0000
 8001860:	01010280 	.word	0x01010280
 8001864:	5c001000 	.word	0x5c001000
 8001868:	ffff0000 	.word	0xffff0000
 800186c:	51008108 	.word	0x51008108
 8001870:	52004000 	.word	0x52004000

08001874 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001878:	4b22      	ldr	r3, [pc, #136]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 800187a:	4a23      	ldr	r2, [pc, #140]	@ (8001908 <MX_USART3_UART_Init+0x94>)
 800187c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800187e:	4b21      	ldr	r3, [pc, #132]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 8001880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001884:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001886:	4b1f      	ldr	r3, [pc, #124]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 8001888:	2200      	movs	r2, #0
 800188a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800188c:	4b1d      	ldr	r3, [pc, #116]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 800188e:	2200      	movs	r2, #0
 8001890:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001892:	4b1c      	ldr	r3, [pc, #112]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 8001894:	2200      	movs	r2, #0
 8001896:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001898:	4b1a      	ldr	r3, [pc, #104]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 800189a:	220c      	movs	r2, #12
 800189c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800189e:	4b19      	ldr	r3, [pc, #100]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80018a4:	4b17      	ldr	r3, [pc, #92]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018aa:	4b16      	ldr	r3, [pc, #88]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018b0:	4b14      	ldr	r3, [pc, #80]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018b6:	4b13      	ldr	r3, [pc, #76]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018bc:	4811      	ldr	r0, [pc, #68]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 80018be:	f009 f817 	bl	800a8f0 <HAL_UART_Init>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80018c8:	f7ff fc50 	bl	800116c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018cc:	2100      	movs	r1, #0
 80018ce:	480d      	ldr	r0, [pc, #52]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 80018d0:	f00a f81f 	bl	800b912 <HAL_UARTEx_SetTxFifoThreshold>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80018da:	f7ff fc47 	bl	800116c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018de:	2100      	movs	r1, #0
 80018e0:	4808      	ldr	r0, [pc, #32]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 80018e2:	f00a f854 	bl	800b98e <HAL_UARTEx_SetRxFifoThreshold>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80018ec:	f7ff fc3e 	bl	800116c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80018f0:	4804      	ldr	r0, [pc, #16]	@ (8001904 <MX_USART3_UART_Init+0x90>)
 80018f2:	f009 ffd5 	bl	800b8a0 <HAL_UARTEx_DisableFifoMode>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80018fc:	f7ff fc36 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001900:	bf00      	nop
 8001902:	bd80      	pop	{r7, pc}
 8001904:	240027f4 	.word	0x240027f4
 8001908:	40004800 	.word	0x40004800

0800190c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b0ba      	sub	sp, #232	@ 0xe8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001924:	f107 0310 	add.w	r3, r7, #16
 8001928:	22c0      	movs	r2, #192	@ 0xc0
 800192a:	2100      	movs	r1, #0
 800192c:	4618      	mov	r0, r3
 800192e:	f011 ff13 	bl	8013758 <memset>
  if(uartHandle->Instance==USART3)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a27      	ldr	r2, [pc, #156]	@ (80019d4 <HAL_UART_MspInit+0xc8>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d146      	bne.n	80019ca <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800193c:	f04f 0202 	mov.w	r2, #2
 8001940:	f04f 0300 	mov.w	r3, #0
 8001944:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001948:	2300      	movs	r3, #0
 800194a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800194e:	f107 0310 	add.w	r3, r7, #16
 8001952:	4618      	mov	r0, r3
 8001954:	f003 ff8e 	bl	8005874 <HAL_RCCEx_PeriphCLKConfig>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800195e:	f7ff fc05 	bl	800116c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001962:	4b1d      	ldr	r3, [pc, #116]	@ (80019d8 <HAL_UART_MspInit+0xcc>)
 8001964:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001968:	4a1b      	ldr	r2, [pc, #108]	@ (80019d8 <HAL_UART_MspInit+0xcc>)
 800196a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800196e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001972:	4b19      	ldr	r3, [pc, #100]	@ (80019d8 <HAL_UART_MspInit+0xcc>)
 8001974:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001978:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001980:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <HAL_UART_MspInit+0xcc>)
 8001982:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001986:	4a14      	ldr	r2, [pc, #80]	@ (80019d8 <HAL_UART_MspInit+0xcc>)
 8001988:	f043 0308 	orr.w	r3, r3, #8
 800198c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001990:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <HAL_UART_MspInit+0xcc>)
 8001992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001996:	f003 0308 	and.w	r3, r3, #8
 800199a:	60bb      	str	r3, [r7, #8]
 800199c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800199e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a6:	2302      	movs	r3, #2
 80019a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ac:	2300      	movs	r3, #0
 80019ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b2:	2300      	movs	r3, #0
 80019b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019b8:	2307      	movs	r3, #7
 80019ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019be:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80019c2:	4619      	mov	r1, r3
 80019c4:	4805      	ldr	r0, [pc, #20]	@ (80019dc <HAL_UART_MspInit+0xd0>)
 80019c6:	f002 f947 	bl	8003c58 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80019ca:	bf00      	nop
 80019cc:	37e8      	adds	r7, #232	@ 0xe8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40004800 	.word	0x40004800
 80019d8:	58024400 	.word	0x58024400
 80019dc:	58020c00 	.word	0x58020c00

080019e0 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80019e4:	4b15      	ldr	r3, [pc, #84]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80019e6:	4a16      	ldr	r2, [pc, #88]	@ (8001a40 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80019e8:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80019ea:	4b14      	ldr	r3, [pc, #80]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80019ec:	2209      	movs	r2, #9
 80019ee:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80019f0:	4b12      	ldr	r3, [pc, #72]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80019f2:	2202      	movs	r2, #2
 80019f4:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80019f6:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80019fc:	4b0f      	ldr	r3, [pc, #60]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80019fe:	2202      	movs	r2, #2
 8001a00:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001a02:	4b0e      	ldr	r3, [pc, #56]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001a08:	4b0c      	ldr	r3, [pc, #48]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001a14:	4b09      	ldr	r3, [pc, #36]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a16:	2201      	movs	r2, #1
 8001a18:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001a1a:	4b08      	ldr	r3, [pc, #32]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001a20:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001a26:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a28:	f002 fd82 	bl	8004530 <HAL_PCD_Init>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8001a32:	f7ff fb9b 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	24002888 	.word	0x24002888
 8001a40:	40080000 	.word	0x40080000

08001a44 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b0ba      	sub	sp, #232	@ 0xe8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a5c:	f107 0310 	add.w	r3, r7, #16
 8001a60:	22c0      	movs	r2, #192	@ 0xc0
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f011 fe77 	bl	8013758 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a30      	ldr	r2, [pc, #192]	@ (8001b30 <HAL_PCD_MspInit+0xec>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d159      	bne.n	8001b28 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001a74:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001a78:	f04f 0300 	mov.w	r3, #0
 8001a7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001a80:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001a84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a88:	f107 0310 	add.w	r3, r7, #16
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f003 fef1 	bl	8005874 <HAL_RCCEx_PeriphCLKConfig>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8001a98:	f7ff fb68 	bl	800116c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001a9c:	f002 feb2 	bl	8004804 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa0:	4b24      	ldr	r3, [pc, #144]	@ (8001b34 <HAL_PCD_MspInit+0xf0>)
 8001aa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aa6:	4a23      	ldr	r2, [pc, #140]	@ (8001b34 <HAL_PCD_MspInit+0xf0>)
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ab0:	4b20      	ldr	r3, [pc, #128]	@ (8001b34 <HAL_PCD_MspInit+0xf0>)
 8001ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8001abe:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001ac2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001ad8:	230a      	movs	r3, #10
 8001ada:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ade:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4814      	ldr	r0, [pc, #80]	@ (8001b38 <HAL_PCD_MspInit+0xf4>)
 8001ae6:	f002 f8b7 	bl	8003c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001aea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001aee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af2:	2300      	movs	r3, #0
 8001af4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b02:	4619      	mov	r1, r3
 8001b04:	480c      	ldr	r0, [pc, #48]	@ (8001b38 <HAL_PCD_MspInit+0xf4>)
 8001b06:	f002 f8a7 	bl	8003c58 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b34 <HAL_PCD_MspInit+0xf0>)
 8001b0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b10:	4a08      	ldr	r2, [pc, #32]	@ (8001b34 <HAL_PCD_MspInit+0xf0>)
 8001b12:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001b16:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001b1a:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <HAL_PCD_MspInit+0xf0>)
 8001b1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b24:	60bb      	str	r3, [r7, #8]
 8001b26:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001b28:	bf00      	nop
 8001b2a:	37e8      	adds	r7, #232	@ 0xe8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40080000 	.word	0x40080000
 8001b34:	58024400 	.word	0x58024400
 8001b38:	58020000 	.word	0x58020000

08001b3c <StartDefaultTask>:
#include "main/main.h"

#define DEFALT_TASK_DELAY_MS 50
uint32_t defalt_running;
void StartDefaultTask(void *argument)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
    const uint32_t osPeriod = pdMS_TO_TICKS(DEFALT_TASK_DELAY_MS);
 8001b44:	2332      	movs	r3, #50	@ 0x32
 8001b46:	60bb      	str	r3, [r7, #8]
    uint32_t next_wake = osKernelGetTickCount() + osPeriod;
 8001b48:	f00e f924 	bl	800fd94 <osKernelGetTickCount>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	4413      	add	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]
    for(;;)
    {
        defalt_running = HAL_GetTick();
 8001b54:	f000 f888 	bl	8001c68 <HAL_GetTick>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	4a05      	ldr	r2, [pc, #20]	@ (8001b70 <StartDefaultTask+0x34>)
 8001b5c:	6013      	str	r3, [r2, #0]
        osDelayUntil(next_wake);
 8001b5e:	68f8      	ldr	r0, [r7, #12]
 8001b60:	f00e f9da 	bl	800ff18 <osDelayUntil>
        next_wake += osPeriod;
 8001b64:	68fa      	ldr	r2, [r7, #12]
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	4413      	add	r3, r2
 8001b6a:	60fb      	str	r3, [r7, #12]
        defalt_running = HAL_GetTick();
 8001b6c:	bf00      	nop
 8001b6e:	e7f1      	b.n	8001b54 <StartDefaultTask+0x18>
 8001b70:	24002d70 	.word	0x24002d70

08001b74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001b74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b78:	f7ff fdf4 	bl	8001764 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b7c:	480c      	ldr	r0, [pc, #48]	@ (8001bb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b7e:	490d      	ldr	r1, [pc, #52]	@ (8001bb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b80:	4a0d      	ldr	r2, [pc, #52]	@ (8001bb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b84:	e002      	b.n	8001b8c <LoopCopyDataInit>

08001b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b8a:	3304      	adds	r3, #4

08001b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b90:	d3f9      	bcc.n	8001b86 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b92:	4a0a      	ldr	r2, [pc, #40]	@ (8001bbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b94:	4c0a      	ldr	r4, [pc, #40]	@ (8001bc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b98:	e001      	b.n	8001b9e <LoopFillZerobss>

08001b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b9c:	3204      	adds	r2, #4

08001b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ba0:	d3fb      	bcc.n	8001b9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ba2:	f011 fe3f 	bl	8013824 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ba6:	f7ff fa2f 	bl	8001008 <main>
  bx  lr
 8001baa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001bac:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001bb0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001bb4:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 8001bb8:	08013f14 	.word	0x08013f14
  ldr r2, =_sbss
 8001bbc:	24000134 	.word	0x24000134
  ldr r4, =_ebss
 8001bc0:	24007920 	.word	0x24007920

08001bc4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bc4:	e7fe      	b.n	8001bc4 <ADC3_IRQHandler>
	...

08001bc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bce:	2003      	movs	r0, #3
 8001bd0:	f000 f947 	bl	8001e62 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001bd4:	f003 fc36 	bl	8005444 <HAL_RCC_GetSysClockFreq>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <HAL_Init+0x68>)
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	0a1b      	lsrs	r3, r3, #8
 8001be0:	f003 030f 	and.w	r3, r3, #15
 8001be4:	4913      	ldr	r1, [pc, #76]	@ (8001c34 <HAL_Init+0x6c>)
 8001be6:	5ccb      	ldrb	r3, [r1, r3]
 8001be8:	f003 031f 	and.w	r3, r3, #31
 8001bec:	fa22 f303 	lsr.w	r3, r2, r3
 8001bf0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c30 <HAL_Init+0x68>)
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	f003 030f 	and.w	r3, r3, #15
 8001bfa:	4a0e      	ldr	r2, [pc, #56]	@ (8001c34 <HAL_Init+0x6c>)
 8001bfc:	5cd3      	ldrb	r3, [r2, r3]
 8001bfe:	f003 031f 	and.w	r3, r3, #31
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	fa22 f303 	lsr.w	r3, r2, r3
 8001c08:	4a0b      	ldr	r2, [pc, #44]	@ (8001c38 <HAL_Init+0x70>)
 8001c0a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c0c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c3c <HAL_Init+0x74>)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c12:	200f      	movs	r0, #15
 8001c14:	f7ff fce2 	bl	80015dc <HAL_InitTick>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e002      	b.n	8001c28 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c22:	f7ff fcbd 	bl	80015a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	58024400 	.word	0x58024400
 8001c34:	08013a68 	.word	0x08013a68
 8001c38:	24000014 	.word	0x24000014
 8001c3c:	24000010 	.word	0x24000010

08001c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c44:	4b06      	ldr	r3, [pc, #24]	@ (8001c60 <HAL_IncTick+0x20>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_IncTick+0x24>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4413      	add	r3, r2
 8001c50:	4a04      	ldr	r2, [pc, #16]	@ (8001c64 <HAL_IncTick+0x24>)
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	2400001c 	.word	0x2400001c
 8001c64:	24002d74 	.word	0x24002d74

08001c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	@ (8001c7c <HAL_GetTick+0x14>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	24002d74 	.word	0x24002d74

08001c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c88:	f7ff ffee 	bl	8001c68 <HAL_GetTick>
 8001c8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c98:	d005      	beq.n	8001ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc4 <HAL_Delay+0x44>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ca6:	bf00      	nop
 8001ca8:	f7ff ffde 	bl	8001c68 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d8f7      	bhi.n	8001ca8 <HAL_Delay+0x28>
  {
  }
}
 8001cb8:	bf00      	nop
 8001cba:	bf00      	nop
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	2400001c 	.word	0x2400001c

08001cc8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001ccc:	4b03      	ldr	r3, [pc, #12]	@ (8001cdc <HAL_GetREVID+0x14>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	0c1b      	lsrs	r3, r3, #16
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr
 8001cdc:	5c001000 	.word	0x5c001000

08001ce0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001cf0:	4904      	ldr	r1, [pc, #16]	@ (8001d04 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	604b      	str	r3, [r1, #4]
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	58000400 	.word	0x58000400

08001d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d18:	4b0b      	ldr	r3, [pc, #44]	@ (8001d48 <__NVIC_SetPriorityGrouping+0x40>)
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d1e:	68ba      	ldr	r2, [r7, #8]
 8001d20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d24:	4013      	ands	r3, r2
 8001d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d30:	4b06      	ldr	r3, [pc, #24]	@ (8001d4c <__NVIC_SetPriorityGrouping+0x44>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d36:	4a04      	ldr	r2, [pc, #16]	@ (8001d48 <__NVIC_SetPriorityGrouping+0x40>)
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	60d3      	str	r3, [r2, #12]
}
 8001d3c:	bf00      	nop
 8001d3e:	3714      	adds	r7, #20
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	e000ed00 	.word	0xe000ed00
 8001d4c:	05fa0000 	.word	0x05fa0000

08001d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d54:	4b04      	ldr	r3, [pc, #16]	@ (8001d68 <__NVIC_GetPriorityGrouping+0x18>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	0a1b      	lsrs	r3, r3, #8
 8001d5a:	f003 0307 	and.w	r3, r3, #7
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	db0b      	blt.n	8001d96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d7e:	88fb      	ldrh	r3, [r7, #6]
 8001d80:	f003 021f 	and.w	r2, r3, #31
 8001d84:	4907      	ldr	r1, [pc, #28]	@ (8001da4 <__NVIC_EnableIRQ+0x38>)
 8001d86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d8a:	095b      	lsrs	r3, r3, #5
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000e100 	.word	0xe000e100

08001da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001db4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	db0a      	blt.n	8001dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	490c      	ldr	r1, [pc, #48]	@ (8001df4 <__NVIC_SetPriority+0x4c>)
 8001dc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dc6:	0112      	lsls	r2, r2, #4
 8001dc8:	b2d2      	uxtb	r2, r2
 8001dca:	440b      	add	r3, r1
 8001dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dd0:	e00a      	b.n	8001de8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4908      	ldr	r1, [pc, #32]	@ (8001df8 <__NVIC_SetPriority+0x50>)
 8001dd8:	88fb      	ldrh	r3, [r7, #6]
 8001dda:	f003 030f 	and.w	r3, r3, #15
 8001dde:	3b04      	subs	r3, #4
 8001de0:	0112      	lsls	r2, r2, #4
 8001de2:	b2d2      	uxtb	r2, r2
 8001de4:	440b      	add	r3, r1
 8001de6:	761a      	strb	r2, [r3, #24]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	e000e100 	.word	0xe000e100
 8001df8:	e000ed00 	.word	0xe000ed00

08001dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b089      	sub	sp, #36	@ 0x24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	f1c3 0307 	rsb	r3, r3, #7
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	bf28      	it	cs
 8001e1a:	2304      	movcs	r3, #4
 8001e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	3304      	adds	r3, #4
 8001e22:	2b06      	cmp	r3, #6
 8001e24:	d902      	bls.n	8001e2c <NVIC_EncodePriority+0x30>
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	3b03      	subs	r3, #3
 8001e2a:	e000      	b.n	8001e2e <NVIC_EncodePriority+0x32>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	f04f 32ff 	mov.w	r2, #4294967295
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43da      	mvns	r2, r3
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	401a      	ands	r2, r3
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e44:	f04f 31ff 	mov.w	r1, #4294967295
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4e:	43d9      	mvns	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	4313      	orrs	r3, r2
         );
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3724      	adds	r7, #36	@ 0x24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff ff4c 	bl	8001d08 <__NVIC_SetPriorityGrouping>
}
 8001e70:	bf00      	nop
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
 8001e84:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e86:	f7ff ff63 	bl	8001d50 <__NVIC_GetPriorityGrouping>
 8001e8a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	68b9      	ldr	r1, [r7, #8]
 8001e90:	6978      	ldr	r0, [r7, #20]
 8001e92:	f7ff ffb3 	bl	8001dfc <NVIC_EncodePriority>
 8001e96:	4602      	mov	r2, r0
 8001e98:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e9c:	4611      	mov	r1, r2
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff ff82 	bl	8001da8 <__NVIC_SetPriority>
}
 8001ea4:	bf00      	nop
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eb6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff ff56 	bl	8001d6c <__NVIC_EnableIRQ>
}
 8001ec0:	bf00      	nop
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e237      	b.n	800234a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d004      	beq.n	8001ef0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2280      	movs	r2, #128	@ 0x80
 8001eea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e22c      	b.n	800234a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a5c      	ldr	r2, [pc, #368]	@ (8002068 <HAL_DMA_Abort_IT+0x1a0>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d04a      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a5b      	ldr	r2, [pc, #364]	@ (800206c <HAL_DMA_Abort_IT+0x1a4>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d045      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a59      	ldr	r2, [pc, #356]	@ (8002070 <HAL_DMA_Abort_IT+0x1a8>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d040      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a58      	ldr	r2, [pc, #352]	@ (8002074 <HAL_DMA_Abort_IT+0x1ac>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d03b      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a56      	ldr	r2, [pc, #344]	@ (8002078 <HAL_DMA_Abort_IT+0x1b0>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d036      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a55      	ldr	r2, [pc, #340]	@ (800207c <HAL_DMA_Abort_IT+0x1b4>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d031      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a53      	ldr	r2, [pc, #332]	@ (8002080 <HAL_DMA_Abort_IT+0x1b8>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d02c      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a52      	ldr	r2, [pc, #328]	@ (8002084 <HAL_DMA_Abort_IT+0x1bc>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d027      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a50      	ldr	r2, [pc, #320]	@ (8002088 <HAL_DMA_Abort_IT+0x1c0>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d022      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a4f      	ldr	r2, [pc, #316]	@ (800208c <HAL_DMA_Abort_IT+0x1c4>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d01d      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a4d      	ldr	r2, [pc, #308]	@ (8002090 <HAL_DMA_Abort_IT+0x1c8>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d018      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a4c      	ldr	r2, [pc, #304]	@ (8002094 <HAL_DMA_Abort_IT+0x1cc>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d013      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a4a      	ldr	r2, [pc, #296]	@ (8002098 <HAL_DMA_Abort_IT+0x1d0>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d00e      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a49      	ldr	r2, [pc, #292]	@ (800209c <HAL_DMA_Abort_IT+0x1d4>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d009      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a47      	ldr	r2, [pc, #284]	@ (80020a0 <HAL_DMA_Abort_IT+0x1d8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d004      	beq.n	8001f90 <HAL_DMA_Abort_IT+0xc8>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a46      	ldr	r2, [pc, #280]	@ (80020a4 <HAL_DMA_Abort_IT+0x1dc>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d101      	bne.n	8001f94 <HAL_DMA_Abort_IT+0xcc>
 8001f90:	2301      	movs	r3, #1
 8001f92:	e000      	b.n	8001f96 <HAL_DMA_Abort_IT+0xce>
 8001f94:	2300      	movs	r3, #0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	f000 8086 	beq.w	80020a8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2204      	movs	r2, #4
 8001fa0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a2f      	ldr	r2, [pc, #188]	@ (8002068 <HAL_DMA_Abort_IT+0x1a0>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d04a      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a2e      	ldr	r2, [pc, #184]	@ (800206c <HAL_DMA_Abort_IT+0x1a4>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d045      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a2c      	ldr	r2, [pc, #176]	@ (8002070 <HAL_DMA_Abort_IT+0x1a8>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d040      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a2b      	ldr	r2, [pc, #172]	@ (8002074 <HAL_DMA_Abort_IT+0x1ac>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d03b      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a29      	ldr	r2, [pc, #164]	@ (8002078 <HAL_DMA_Abort_IT+0x1b0>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d036      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a28      	ldr	r2, [pc, #160]	@ (800207c <HAL_DMA_Abort_IT+0x1b4>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d031      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a26      	ldr	r2, [pc, #152]	@ (8002080 <HAL_DMA_Abort_IT+0x1b8>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d02c      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a25      	ldr	r2, [pc, #148]	@ (8002084 <HAL_DMA_Abort_IT+0x1bc>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d027      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a23      	ldr	r2, [pc, #140]	@ (8002088 <HAL_DMA_Abort_IT+0x1c0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d022      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a22      	ldr	r2, [pc, #136]	@ (800208c <HAL_DMA_Abort_IT+0x1c4>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d01d      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a20      	ldr	r2, [pc, #128]	@ (8002090 <HAL_DMA_Abort_IT+0x1c8>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d018      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a1f      	ldr	r2, [pc, #124]	@ (8002094 <HAL_DMA_Abort_IT+0x1cc>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d013      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a1d      	ldr	r2, [pc, #116]	@ (8002098 <HAL_DMA_Abort_IT+0x1d0>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d00e      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a1c      	ldr	r2, [pc, #112]	@ (800209c <HAL_DMA_Abort_IT+0x1d4>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d009      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a1a      	ldr	r2, [pc, #104]	@ (80020a0 <HAL_DMA_Abort_IT+0x1d8>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d004      	beq.n	8002044 <HAL_DMA_Abort_IT+0x17c>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a19      	ldr	r2, [pc, #100]	@ (80020a4 <HAL_DMA_Abort_IT+0x1dc>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d108      	bne.n	8002056 <HAL_DMA_Abort_IT+0x18e>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f022 0201 	bic.w	r2, r2, #1
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	e178      	b.n	8002348 <HAL_DMA_Abort_IT+0x480>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f022 0201 	bic.w	r2, r2, #1
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	e16f      	b.n	8002348 <HAL_DMA_Abort_IT+0x480>
 8002068:	40020010 	.word	0x40020010
 800206c:	40020028 	.word	0x40020028
 8002070:	40020040 	.word	0x40020040
 8002074:	40020058 	.word	0x40020058
 8002078:	40020070 	.word	0x40020070
 800207c:	40020088 	.word	0x40020088
 8002080:	400200a0 	.word	0x400200a0
 8002084:	400200b8 	.word	0x400200b8
 8002088:	40020410 	.word	0x40020410
 800208c:	40020428 	.word	0x40020428
 8002090:	40020440 	.word	0x40020440
 8002094:	40020458 	.word	0x40020458
 8002098:	40020470 	.word	0x40020470
 800209c:	40020488 	.word	0x40020488
 80020a0:	400204a0 	.word	0x400204a0
 80020a4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 020e 	bic.w	r2, r2, #14
 80020b6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a6c      	ldr	r2, [pc, #432]	@ (8002270 <HAL_DMA_Abort_IT+0x3a8>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d04a      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a6b      	ldr	r2, [pc, #428]	@ (8002274 <HAL_DMA_Abort_IT+0x3ac>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d045      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a69      	ldr	r2, [pc, #420]	@ (8002278 <HAL_DMA_Abort_IT+0x3b0>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d040      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a68      	ldr	r2, [pc, #416]	@ (800227c <HAL_DMA_Abort_IT+0x3b4>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d03b      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a66      	ldr	r2, [pc, #408]	@ (8002280 <HAL_DMA_Abort_IT+0x3b8>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d036      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a65      	ldr	r2, [pc, #404]	@ (8002284 <HAL_DMA_Abort_IT+0x3bc>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d031      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a63      	ldr	r2, [pc, #396]	@ (8002288 <HAL_DMA_Abort_IT+0x3c0>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d02c      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a62      	ldr	r2, [pc, #392]	@ (800228c <HAL_DMA_Abort_IT+0x3c4>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d027      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a60      	ldr	r2, [pc, #384]	@ (8002290 <HAL_DMA_Abort_IT+0x3c8>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d022      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a5f      	ldr	r2, [pc, #380]	@ (8002294 <HAL_DMA_Abort_IT+0x3cc>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d01d      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a5d      	ldr	r2, [pc, #372]	@ (8002298 <HAL_DMA_Abort_IT+0x3d0>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d018      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a5c      	ldr	r2, [pc, #368]	@ (800229c <HAL_DMA_Abort_IT+0x3d4>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d013      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a5a      	ldr	r2, [pc, #360]	@ (80022a0 <HAL_DMA_Abort_IT+0x3d8>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d00e      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a59      	ldr	r2, [pc, #356]	@ (80022a4 <HAL_DMA_Abort_IT+0x3dc>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d009      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a57      	ldr	r2, [pc, #348]	@ (80022a8 <HAL_DMA_Abort_IT+0x3e0>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d004      	beq.n	8002158 <HAL_DMA_Abort_IT+0x290>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a56      	ldr	r2, [pc, #344]	@ (80022ac <HAL_DMA_Abort_IT+0x3e4>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d108      	bne.n	800216a <HAL_DMA_Abort_IT+0x2a2>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f022 0201 	bic.w	r2, r2, #1
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	e007      	b.n	800217a <HAL_DMA_Abort_IT+0x2b2>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 0201 	bic.w	r2, r2, #1
 8002178:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a3c      	ldr	r2, [pc, #240]	@ (8002270 <HAL_DMA_Abort_IT+0x3a8>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d072      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a3a      	ldr	r2, [pc, #232]	@ (8002274 <HAL_DMA_Abort_IT+0x3ac>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d06d      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a39      	ldr	r2, [pc, #228]	@ (8002278 <HAL_DMA_Abort_IT+0x3b0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d068      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a37      	ldr	r2, [pc, #220]	@ (800227c <HAL_DMA_Abort_IT+0x3b4>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d063      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a36      	ldr	r2, [pc, #216]	@ (8002280 <HAL_DMA_Abort_IT+0x3b8>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d05e      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a34      	ldr	r2, [pc, #208]	@ (8002284 <HAL_DMA_Abort_IT+0x3bc>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d059      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a33      	ldr	r2, [pc, #204]	@ (8002288 <HAL_DMA_Abort_IT+0x3c0>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d054      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a31      	ldr	r2, [pc, #196]	@ (800228c <HAL_DMA_Abort_IT+0x3c4>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d04f      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a30      	ldr	r2, [pc, #192]	@ (8002290 <HAL_DMA_Abort_IT+0x3c8>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d04a      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a2e      	ldr	r2, [pc, #184]	@ (8002294 <HAL_DMA_Abort_IT+0x3cc>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d045      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a2d      	ldr	r2, [pc, #180]	@ (8002298 <HAL_DMA_Abort_IT+0x3d0>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d040      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a2b      	ldr	r2, [pc, #172]	@ (800229c <HAL_DMA_Abort_IT+0x3d4>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d03b      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a2a      	ldr	r2, [pc, #168]	@ (80022a0 <HAL_DMA_Abort_IT+0x3d8>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d036      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a28      	ldr	r2, [pc, #160]	@ (80022a4 <HAL_DMA_Abort_IT+0x3dc>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d031      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a27      	ldr	r2, [pc, #156]	@ (80022a8 <HAL_DMA_Abort_IT+0x3e0>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d02c      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a25      	ldr	r2, [pc, #148]	@ (80022ac <HAL_DMA_Abort_IT+0x3e4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d027      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a24      	ldr	r2, [pc, #144]	@ (80022b0 <HAL_DMA_Abort_IT+0x3e8>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d022      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a22      	ldr	r2, [pc, #136]	@ (80022b4 <HAL_DMA_Abort_IT+0x3ec>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d01d      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a21      	ldr	r2, [pc, #132]	@ (80022b8 <HAL_DMA_Abort_IT+0x3f0>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d018      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a1f      	ldr	r2, [pc, #124]	@ (80022bc <HAL_DMA_Abort_IT+0x3f4>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d013      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a1e      	ldr	r2, [pc, #120]	@ (80022c0 <HAL_DMA_Abort_IT+0x3f8>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d00e      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a1c      	ldr	r2, [pc, #112]	@ (80022c4 <HAL_DMA_Abort_IT+0x3fc>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d009      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a1b      	ldr	r2, [pc, #108]	@ (80022c8 <HAL_DMA_Abort_IT+0x400>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d004      	beq.n	800226a <HAL_DMA_Abort_IT+0x3a2>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a19      	ldr	r2, [pc, #100]	@ (80022cc <HAL_DMA_Abort_IT+0x404>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d132      	bne.n	80022d0 <HAL_DMA_Abort_IT+0x408>
 800226a:	2301      	movs	r3, #1
 800226c:	e031      	b.n	80022d2 <HAL_DMA_Abort_IT+0x40a>
 800226e:	bf00      	nop
 8002270:	40020010 	.word	0x40020010
 8002274:	40020028 	.word	0x40020028
 8002278:	40020040 	.word	0x40020040
 800227c:	40020058 	.word	0x40020058
 8002280:	40020070 	.word	0x40020070
 8002284:	40020088 	.word	0x40020088
 8002288:	400200a0 	.word	0x400200a0
 800228c:	400200b8 	.word	0x400200b8
 8002290:	40020410 	.word	0x40020410
 8002294:	40020428 	.word	0x40020428
 8002298:	40020440 	.word	0x40020440
 800229c:	40020458 	.word	0x40020458
 80022a0:	40020470 	.word	0x40020470
 80022a4:	40020488 	.word	0x40020488
 80022a8:	400204a0 	.word	0x400204a0
 80022ac:	400204b8 	.word	0x400204b8
 80022b0:	58025408 	.word	0x58025408
 80022b4:	5802541c 	.word	0x5802541c
 80022b8:	58025430 	.word	0x58025430
 80022bc:	58025444 	.word	0x58025444
 80022c0:	58025458 	.word	0x58025458
 80022c4:	5802546c 	.word	0x5802546c
 80022c8:	58025480 	.word	0x58025480
 80022cc:	58025494 	.word	0x58025494
 80022d0:	2300      	movs	r3, #0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d028      	beq.n	8002328 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022e4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ea:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	2201      	movs	r2, #1
 80022f6:	409a      	lsls	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002304:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00c      	beq.n	8002328 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002318:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800231c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002326:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800233c:	2b00      	cmp	r3, #0
 800233e:	d003      	beq.n	8002348 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop

08002354 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d101      	bne.n	8002366 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e0e3      	b.n	800252e <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800236c:	2b00      	cmp	r3, #0
 800236e:	d106      	bne.n	800237e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2223      	movs	r2, #35	@ 0x23
 8002374:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f7fe fb91 	bl	8000aa0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800237e:	4b6e      	ldr	r3, [pc, #440]	@ (8002538 <HAL_ETH_Init+0x1e4>)
 8002380:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002384:	4a6c      	ldr	r2, [pc, #432]	@ (8002538 <HAL_ETH_Init+0x1e4>)
 8002386:	f043 0302 	orr.w	r3, r3, #2
 800238a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800238e:	4b6a      	ldr	r3, [pc, #424]	@ (8002538 <HAL_ETH_Init+0x1e4>)
 8002390:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	60bb      	str	r3, [r7, #8]
 800239a:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	7a1b      	ldrb	r3, [r3, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d103      	bne.n	80023ac <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80023a4:	2000      	movs	r0, #0
 80023a6:	f7ff fc9b 	bl	8001ce0 <HAL_SYSCFG_ETHInterfaceSelect>
 80023aa:	e003      	b.n	80023b4 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80023ac:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80023b0:	f7ff fc96 	bl	8001ce0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80023b4:	4b61      	ldr	r3, [pc, #388]	@ (800253c <HAL_ETH_Init+0x1e8>)
 80023b6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	6812      	ldr	r2, [r2, #0]
 80023c6:	f043 0301 	orr.w	r3, r3, #1
 80023ca:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80023ce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023d0:	f7ff fc4a 	bl	8001c68 <HAL_GetTick>
 80023d4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80023d6:	e011      	b.n	80023fc <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80023d8:	f7ff fc46 	bl	8001c68 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80023e6:	d909      	bls.n	80023fc <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2204      	movs	r2, #4
 80023ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	22e0      	movs	r2, #224	@ 0xe0
 80023f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e098      	b.n	800252e <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1e4      	bne.n	80023d8 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f000 f89e 	bl	8002550 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8002414:	f003 f990 	bl	8005738 <HAL_RCC_GetHCLKFreq>
 8002418:	4603      	mov	r3, r0
 800241a:	4a49      	ldr	r2, [pc, #292]	@ (8002540 <HAL_ETH_Init+0x1ec>)
 800241c:	fba2 2303 	umull	r2, r3, r2, r3
 8002420:	0c9a      	lsrs	r2, r3, #18
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	3a01      	subs	r2, #1
 8002428:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 fa81 	bl	8002934 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800243a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800243e:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	6812      	ldr	r2, [r2, #0]
 8002446:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800244a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800244e:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d009      	beq.n	8002472 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2201      	movs	r2, #1
 8002462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	22e0      	movs	r2, #224	@ 0xe0
 800246a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e05d      	b.n	800252e <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800247a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800247e:	4b31      	ldr	r3, [pc, #196]	@ (8002544 <HAL_ETH_Init+0x1f0>)
 8002480:	4013      	ands	r3, r2
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6952      	ldr	r2, [r2, #20]
 8002486:	0051      	lsls	r1, r2, #1
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	6812      	ldr	r2, [r2, #0]
 800248c:	430b      	orrs	r3, r1
 800248e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002492:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 fae9 	bl	8002a6e <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 fb2f 	bl	8002b00 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	3305      	adds	r3, #5
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	021a      	lsls	r2, r3, #8
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	3304      	adds	r3, #4
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	4619      	mov	r1, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	3303      	adds	r3, #3
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	061a      	lsls	r2, r3, #24
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	3302      	adds	r3, #2
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	041b      	lsls	r3, r3, #16
 80024d4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	3301      	adds	r3, #1
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80024e0:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80024ee:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80024f0:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <HAL_ETH_Init+0x1f4>)
 8002502:	430b      	orrs	r3, r1
 8002504:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4b0d      	ldr	r3, [pc, #52]	@ (800254c <HAL_ETH_Init+0x1f8>)
 8002516:	430b      	orrs	r3, r1
 8002518:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2210      	movs	r2, #16
 8002528:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	58024400 	.word	0x58024400
 800253c:	58000400 	.word	0x58000400
 8002540:	431bde83 	.word	0x431bde83
 8002544:	ffff8001 	.word	0xffff8001
 8002548:	0c020060 	.word	0x0c020060
 800254c:	0c20c000 	.word	0x0c20c000

08002550 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002560:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002568:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800256a:	f003 f8e5 	bl	8005738 <HAL_RCC_GetHCLKFreq>
 800256e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	4a1a      	ldr	r2, [pc, #104]	@ (80025dc <HAL_ETH_SetMDIOClockRange+0x8c>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d804      	bhi.n	8002582 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	e022      	b.n	80025c8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	4a16      	ldr	r2, [pc, #88]	@ (80025e0 <HAL_ETH_SetMDIOClockRange+0x90>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d204      	bcs.n	8002594 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	e019      	b.n	80025c8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	4a13      	ldr	r2, [pc, #76]	@ (80025e4 <HAL_ETH_SetMDIOClockRange+0x94>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d915      	bls.n	80025c8 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	4a12      	ldr	r2, [pc, #72]	@ (80025e8 <HAL_ETH_SetMDIOClockRange+0x98>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d804      	bhi.n	80025ae <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	e00c      	b.n	80025c8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	4a0e      	ldr	r2, [pc, #56]	@ (80025ec <HAL_ETH_SetMDIOClockRange+0x9c>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d804      	bhi.n	80025c0 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025bc:	60fb      	str	r3, [r7, #12]
 80025be:	e003      	b.n	80025c8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 80025c6:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	68fa      	ldr	r2, [r7, #12]
 80025ce:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 80025d2:	bf00      	nop
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	02160ebf 	.word	0x02160ebf
 80025e0:	03938700 	.word	0x03938700
 80025e4:	05f5e0ff 	.word	0x05f5e0ff
 80025e8:	08f0d17f 	.word	0x08f0d17f
 80025ec:	0ee6b27f 	.word	0x0ee6b27f

080025f0 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8002602:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	791b      	ldrb	r3, [r3, #4]
 8002608:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 800260a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	7b1b      	ldrb	r3, [r3, #12]
 8002610:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8002612:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	7b5b      	ldrb	r3, [r3, #13]
 8002618:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800261a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	7b9b      	ldrb	r3, [r3, #14]
 8002620:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002622:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	7bdb      	ldrb	r3, [r3, #15]
 8002628:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800262a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800262c:	683a      	ldr	r2, [r7, #0]
 800262e:	7c12      	ldrb	r2, [r2, #16]
 8002630:	2a00      	cmp	r2, #0
 8002632:	d102      	bne.n	800263a <ETH_SetMACConfig+0x4a>
 8002634:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002638:	e000      	b.n	800263c <ETH_SetMACConfig+0x4c>
 800263a:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800263c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	7c52      	ldrb	r2, [r2, #17]
 8002642:	2a00      	cmp	r2, #0
 8002644:	d102      	bne.n	800264c <ETH_SetMACConfig+0x5c>
 8002646:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800264a:	e000      	b.n	800264e <ETH_SetMACConfig+0x5e>
 800264c:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800264e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	7c9b      	ldrb	r3, [r3, #18]
 8002654:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002656:	431a      	orrs	r2, r3
               macconf->Speed |
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 800265c:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8002662:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	7f1b      	ldrb	r3, [r3, #28]
 8002668:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 800266a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	7f5b      	ldrb	r3, [r3, #29]
 8002670:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002672:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002674:	683a      	ldr	r2, [r7, #0]
 8002676:	7f92      	ldrb	r2, [r2, #30]
 8002678:	2a00      	cmp	r2, #0
 800267a:	d102      	bne.n	8002682 <ETH_SetMACConfig+0x92>
 800267c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002680:	e000      	b.n	8002684 <ETH_SetMACConfig+0x94>
 8002682:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002684:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	7fdb      	ldrb	r3, [r3, #31]
 800268a:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800268c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002694:	2a00      	cmp	r2, #0
 8002696:	d102      	bne.n	800269e <ETH_SetMACConfig+0xae>
 8002698:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800269c:	e000      	b.n	80026a0 <ETH_SetMACConfig+0xb0>
 800269e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80026a0:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80026a6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80026ae:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 80026b0:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 80026b6:	4313      	orrs	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	4b56      	ldr	r3, [pc, #344]	@ (800281c <ETH_SetMACConfig+0x22c>)
 80026c2:	4013      	ands	r3, r2
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	6812      	ldr	r2, [r2, #0]
 80026c8:	68f9      	ldr	r1, [r7, #12]
 80026ca:	430b      	orrs	r3, r1
 80026cc:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d2:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80026da:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80026dc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80026e4:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80026e6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80026ee:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80026f0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80026f2:	683a      	ldr	r2, [r7, #0]
 80026f4:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80026f8:	2a00      	cmp	r2, #0
 80026fa:	d102      	bne.n	8002702 <ETH_SetMACConfig+0x112>
 80026fc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002700:	e000      	b.n	8002704 <ETH_SetMACConfig+0x114>
 8002702:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8002704:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800270a:	4313      	orrs	r3, r2
 800270c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	4b42      	ldr	r3, [pc, #264]	@ (8002820 <ETH_SetMACConfig+0x230>)
 8002716:	4013      	ands	r3, r2
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	6812      	ldr	r2, [r2, #0]
 800271c:	68f9      	ldr	r1, [r7, #12]
 800271e:	430b      	orrs	r3, r1
 8002720:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002728:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800272e:	4313      	orrs	r3, r2
 8002730:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	4b3a      	ldr	r3, [pc, #232]	@ (8002824 <ETH_SetMACConfig+0x234>)
 800273a:	4013      	ands	r3, r2
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	6812      	ldr	r2, [r2, #0]
 8002740:	68f9      	ldr	r1, [r7, #12]
 8002742:	430b      	orrs	r3, r1
 8002744:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800274c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002752:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800275a:	2a00      	cmp	r2, #0
 800275c:	d101      	bne.n	8002762 <ETH_SetMACConfig+0x172>
 800275e:	2280      	movs	r2, #128	@ 0x80
 8002760:	e000      	b.n	8002764 <ETH_SetMACConfig+0x174>
 8002762:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8002764:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800276a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800276c:	4313      	orrs	r3, r2
 800276e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002776:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800277a:	4013      	ands	r3, r2
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6812      	ldr	r2, [r2, #0]
 8002780:	68f9      	ldr	r1, [r7, #12]
 8002782:	430b      	orrs	r3, r1
 8002784:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800278c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8002794:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002796:	4313      	orrs	r3, r2
 8002798:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027a2:	f023 0103 	bic.w	r1, r3, #3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 80027ba:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80027d0:	683a      	ldr	r2, [r7, #0]
 80027d2:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 80027d6:	2a00      	cmp	r2, #0
 80027d8:	d101      	bne.n	80027de <ETH_SetMACConfig+0x1ee>
 80027da:	2240      	movs	r2, #64	@ 0x40
 80027dc:	e000      	b.n	80027e0 <ETH_SetMACConfig+0x1f0>
 80027de:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80027e0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80027e8:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80027ea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80027f2:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80027f4:	4313      	orrs	r3, r2
 80027f6:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8002800:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	430a      	orrs	r2, r1
 800280c:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8002810:	bf00      	nop
 8002812:	3714      	adds	r7, #20
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr
 800281c:	00048083 	.word	0x00048083
 8002820:	c0f88000 	.word	0xc0f88000
 8002824:	fffffef0 	.word	0xfffffef0

08002828 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	4b38      	ldr	r3, [pc, #224]	@ (8002920 <ETH_SetDMAConfig+0xf8>)
 800283e:	4013      	ands	r3, r2
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	6811      	ldr	r1, [r2, #0]
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6812      	ldr	r2, [r2, #0]
 8002848:	430b      	orrs	r3, r1
 800284a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800284e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	791b      	ldrb	r3, [r3, #4]
 8002854:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800285a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	7b1b      	ldrb	r3, [r3, #12]
 8002860:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002862:	4313      	orrs	r3, r2
 8002864:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	4b2c      	ldr	r3, [pc, #176]	@ (8002924 <ETH_SetDMAConfig+0xfc>)
 8002872:	4013      	ands	r3, r2
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	6812      	ldr	r2, [r2, #0]
 8002878:	68f9      	ldr	r1, [r7, #12]
 800287a:	430b      	orrs	r3, r1
 800287c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002880:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	7b5b      	ldrb	r3, [r3, #13]
 8002886:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800288c:	4313      	orrs	r3, r2
 800288e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002898:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800289c:	4b22      	ldr	r3, [pc, #136]	@ (8002928 <ETH_SetDMAConfig+0x100>)
 800289e:	4013      	ands	r3, r2
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6812      	ldr	r2, [r2, #0]
 80028a4:	68f9      	ldr	r1, [r7, #12]
 80028a6:	430b      	orrs	r3, r1
 80028a8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028ac:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	7d1b      	ldrb	r3, [r3, #20]
 80028b8:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80028ba:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	7f5b      	ldrb	r3, [r3, #29]
 80028c0:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80028c2:	4313      	orrs	r3, r2
 80028c4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028ce:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80028d2:	4b16      	ldr	r3, [pc, #88]	@ (800292c <ETH_SetDMAConfig+0x104>)
 80028d4:	4013      	ands	r3, r2
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	6812      	ldr	r2, [r2, #0]
 80028da:	68f9      	ldr	r1, [r7, #12]
 80028dc:	430b      	orrs	r3, r1
 80028de:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80028e2:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	7f1b      	ldrb	r3, [r3, #28]
 80028ea:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80028f0:	4313      	orrs	r3, r2
 80028f2:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028fc:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8002900:	4b0b      	ldr	r3, [pc, #44]	@ (8002930 <ETH_SetDMAConfig+0x108>)
 8002902:	4013      	ands	r3, r2
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6812      	ldr	r2, [r2, #0]
 8002908:	68f9      	ldr	r1, [r7, #12]
 800290a:	430b      	orrs	r3, r1
 800290c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002910:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8002914:	bf00      	nop
 8002916:	3714      	adds	r7, #20
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	ffff87fd 	.word	0xffff87fd
 8002924:	ffff2ffe 	.word	0xffff2ffe
 8002928:	fffec000 	.word	0xfffec000
 800292c:	ffc0efef 	.word	0xffc0efef
 8002930:	7fc0ffff 	.word	0x7fc0ffff

08002934 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b0a4      	sub	sp, #144	@ 0x90
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 800293c:	2301      	movs	r3, #1
 800293e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002942:	2300      	movs	r3, #0
 8002944:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8002946:	2300      	movs	r3, #0
 8002948:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800294c:	2300      	movs	r3, #0
 800294e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8002952:	2301      	movs	r3, #1
 8002954:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8002958:	2301      	movs	r3, #1
 800295a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800295e:	2301      	movs	r3, #1
 8002960:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8002964:	2300      	movs	r3, #0
 8002966:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800296a:	2301      	movs	r3, #1
 800296c:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002970:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002974:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8002976:	2300      	movs	r3, #0
 8002978:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 800297c:	2300      	movs	r3, #0
 800297e:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002980:	2300      	movs	r3, #0
 8002982:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8002986:	2300      	movs	r3, #0
 8002988:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 800298c:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8002990:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8002992:	2300      	movs	r3, #0
 8002994:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8002998:	2300      	movs	r3, #0
 800299a:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 800299c:	2301      	movs	r3, #1
 800299e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80029a2:	2300      	movs	r3, #0
 80029a4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80029a8:	2300      	movs	r3, #0
 80029aa:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80029ae:	2300      	movs	r3, #0
 80029b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80029b6:	2300      	movs	r3, #0
 80029b8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80029ba:	2300      	movs	r3, #0
 80029bc:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80029c0:	2300      	movs	r3, #0
 80029c2:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80029c6:	2301      	movs	r3, #1
 80029c8:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80029cc:	2320      	movs	r3, #32
 80029ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80029d2:	2301      	movs	r3, #1
 80029d4:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80029d8:	2300      	movs	r3, #0
 80029da:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80029de:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80029e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80029e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029e8:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80029ea:	2300      	movs	r3, #0
 80029ec:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80029f0:	2302      	movs	r3, #2
 80029f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80029f6:	2300      	movs	r3, #0
 80029f8:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80029fc:	2300      	movs	r3, #0
 80029fe:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8002a02:	2300      	movs	r3, #0
 8002a04:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8002a12:	2301      	movs	r3, #1
 8002a14:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002a18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff fde6 	bl	80025f0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002a24:	2301      	movs	r3, #1
 8002a26:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8002a30:	2300      	movs	r3, #0
 8002a32:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8002a36:	2300      	movs	r3, #0
 8002a38:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002a3e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002a42:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8002a44:	2300      	movs	r3, #0
 8002a46:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002a48:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002a4c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8002a54:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8002a58:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002a5a:	f107 0308 	add.w	r3, r7, #8
 8002a5e:	4619      	mov	r1, r3
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff fee1 	bl	8002828 <ETH_SetDMAConfig>
}
 8002a66:	bf00      	nop
 8002a68:	3790      	adds	r7, #144	@ 0x90
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b085      	sub	sp, #20
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	e01d      	b.n	8002ab8 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68d9      	ldr	r1, [r3, #12]
 8002a80:	68fa      	ldr	r2, [r7, #12]
 8002a82:	4613      	mov	r3, r2
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	4413      	add	r3, r2
 8002a88:	00db      	lsls	r3, r3, #3
 8002a8a:	440b      	add	r3, r1
 8002a8c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	2200      	movs	r2, #0
 8002a98:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002aa6:	68b9      	ldr	r1, [r7, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	3206      	adds	r2, #6
 8002aae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2b03      	cmp	r3, #3
 8002abc:	d9de      	bls.n	8002a7c <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002acc:	461a      	mov	r2, r3
 8002ace:	2303      	movs	r3, #3
 8002ad0:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68da      	ldr	r2, [r3, #12]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ae0:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68da      	ldr	r2, [r3, #12]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002af0:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8002af4:	bf00      	nop
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	e023      	b.n	8002b56 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6919      	ldr	r1, [r3, #16]
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	4613      	mov	r3, r2
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	4413      	add	r3, r2
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	440b      	add	r3, r1
 8002b1e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	2200      	movs	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	2200      	movs	r2, #0
 8002b36:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	2200      	movs	r2, #0
 8002b42:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002b44:	68b9      	ldr	r1, [r7, #8]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	3212      	adds	r2, #18
 8002b4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	3301      	adds	r3, #1
 8002b54:	60fb      	str	r3, [r7, #12]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2b03      	cmp	r3, #3
 8002b5a:	d9d8      	bls.n	8002b0e <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b82:	461a      	mov	r2, r3
 8002b84:	2303      	movs	r3, #3
 8002b86:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691a      	ldr	r2, [r3, #16]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b96:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002baa:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8002bae:	bf00      	nop
 8002bb0:	3714      	adds	r7, #20
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
	...

08002bbc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b098      	sub	sp, #96	@ 0x60
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002bc4:	4a84      	ldr	r2, [pc, #528]	@ (8002dd8 <HAL_FDCAN_Init+0x21c>)
 8002bc6:	f107 030c 	add.w	r3, r7, #12
 8002bca:	4611      	mov	r1, r2
 8002bcc:	224c      	movs	r2, #76	@ 0x4c
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f010 fe4e 	bl	8013870 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e1c6      	b.n	8002f6c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a7e      	ldr	r2, [pc, #504]	@ (8002ddc <HAL_FDCAN_Init+0x220>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d106      	bne.n	8002bf6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d106      	bne.n	8002c10 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f7fe f87a 	bl	8000d04 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	699a      	ldr	r2, [r3, #24]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 0210 	bic.w	r2, r2, #16
 8002c1e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c20:	f7ff f822 	bl	8001c68 <HAL_GetTick>
 8002c24:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002c26:	e014      	b.n	8002c52 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002c28:	f7ff f81e 	bl	8001c68 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b0a      	cmp	r3, #10
 8002c34:	d90d      	bls.n	8002c52 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c3c:	f043 0201 	orr.w	r2, r3, #1
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2203      	movs	r2, #3
 8002c4a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e18c      	b.n	8002f6c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	f003 0308 	and.w	r3, r3, #8
 8002c5c:	2b08      	cmp	r3, #8
 8002c5e:	d0e3      	beq.n	8002c28 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	699a      	ldr	r2, [r3, #24]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 0201 	orr.w	r2, r2, #1
 8002c6e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c70:	f7fe fffa 	bl	8001c68 <HAL_GetTick>
 8002c74:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002c76:	e014      	b.n	8002ca2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002c78:	f7fe fff6 	bl	8001c68 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b0a      	cmp	r3, #10
 8002c84:	d90d      	bls.n	8002ca2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c8c:	f043 0201 	orr.w	r2, r3, #1
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2203      	movs	r2, #3
 8002c9a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e164      	b.n	8002f6c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0e3      	beq.n	8002c78 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	699a      	ldr	r2, [r3, #24]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f042 0202 	orr.w	r2, r2, #2
 8002cbe:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	7c1b      	ldrb	r3, [r3, #16]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d108      	bne.n	8002cda <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	699a      	ldr	r2, [r3, #24]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cd6:	619a      	str	r2, [r3, #24]
 8002cd8:	e007      	b.n	8002cea <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699a      	ldr	r2, [r3, #24]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ce8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	7c5b      	ldrb	r3, [r3, #17]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d108      	bne.n	8002d04 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	699a      	ldr	r2, [r3, #24]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d00:	619a      	str	r2, [r3, #24]
 8002d02:	e007      	b.n	8002d14 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	699a      	ldr	r2, [r3, #24]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002d12:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	7c9b      	ldrb	r3, [r3, #18]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d108      	bne.n	8002d2e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	699a      	ldr	r2, [r3, #24]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d2a:	619a      	str	r2, [r3, #24]
 8002d2c:	e007      	b.n	8002d3e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	699a      	ldr	r2, [r3, #24]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d3c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689a      	ldr	r2, [r3, #8]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	699a      	ldr	r2, [r3, #24]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002d62:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	691a      	ldr	r2, [r3, #16]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0210 	bic.w	r2, r2, #16
 8002d72:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d108      	bne.n	8002d8e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699a      	ldr	r2, [r3, #24]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0204 	orr.w	r2, r2, #4
 8002d8a:	619a      	str	r2, [r3, #24]
 8002d8c:	e030      	b.n	8002df0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d02c      	beq.n	8002df0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d020      	beq.n	8002de0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	699a      	ldr	r2, [r3, #24]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002dac:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	691a      	ldr	r2, [r3, #16]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f042 0210 	orr.w	r2, r2, #16
 8002dbc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	2b03      	cmp	r3, #3
 8002dc4:	d114      	bne.n	8002df0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	699a      	ldr	r2, [r3, #24]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f042 0220 	orr.w	r2, r2, #32
 8002dd4:	619a      	str	r2, [r3, #24]
 8002dd6:	e00b      	b.n	8002df0 <HAL_FDCAN_Init+0x234>
 8002dd8:	08013974 	.word	0x08013974
 8002ddc:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	699a      	ldr	r2, [r3, #24]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f042 0220 	orr.w	r2, r2, #32
 8002dee:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	3b01      	subs	r3, #1
 8002df6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	69db      	ldr	r3, [r3, #28]
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e00:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002e08:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	695b      	ldr	r3, [r3, #20]
 8002e10:	3b01      	subs	r3, #1
 8002e12:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002e18:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e1a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e24:	d115      	bne.n	8002e52 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e2a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e30:	3b01      	subs	r3, #1
 8002e32:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002e34:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002e3e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e46:	3b01      	subs	r3, #1
 8002e48:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002e4e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002e50:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d00a      	beq.n	8002e70 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e78:	4413      	add	r3, r2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d011      	beq.n	8002ea2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002e86:	f023 0107 	bic.w	r1, r3, #7
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	3360      	adds	r3, #96	@ 0x60
 8002e92:	443b      	add	r3, r7
 8002e94:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d011      	beq.n	8002ece <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002eb2:	f023 0107 	bic.w	r1, r3, #7
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	3360      	adds	r3, #96	@ 0x60
 8002ebe:	443b      	add	r3, r7
 8002ec0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d012      	beq.n	8002efc <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002ede:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	3360      	adds	r3, #96	@ 0x60
 8002eea:	443b      	add	r3, r7
 8002eec:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002ef0:	011a      	lsls	r2, r3, #4
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d012      	beq.n	8002f2a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002f0c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	3360      	adds	r3, #96	@ 0x60
 8002f18:	443b      	add	r3, r7
 8002f1a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002f1e:	021a      	lsls	r2, r3, #8
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a11      	ldr	r2, [pc, #68]	@ (8002f74 <HAL_FDCAN_Init+0x3b8>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d107      	bne.n	8002f44 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	689a      	ldr	r2, [r3, #8]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f022 0203 	bic.w	r2, r2, #3
 8002f42:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 fcf5 	bl	800394c <FDCAN_CalcultateRamBlockAddresses>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002f68:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3760      	adds	r7, #96	@ 0x60
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	4000a000 	.word	0x4000a000

08002f78 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b08b      	sub	sp, #44	@ 0x2c
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
 8002f84:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002f86:	2300      	movs	r3, #0
 8002f88:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002f90:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8002f92:	7efb      	ldrb	r3, [r7, #27]
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	f040 8149 	bne.w	800322c <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	2b40      	cmp	r3, #64	@ 0x40
 8002f9e:	d14c      	bne.n	800303a <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002fa8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d109      	bne.n	8002fc4 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002fb6:	f043 0220 	orr.w	r2, r3, #32
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e13c      	b.n	800323e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002fcc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d109      	bne.n	8002fe8 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002fda:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e12a      	b.n	800323e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002ff0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ff4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ff8:	d10a      	bne.n	8003010 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003002:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003006:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800300a:	d101      	bne.n	8003010 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800300c:	2301      	movs	r3, #1
 800300e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003018:	0a1b      	lsrs	r3, r3, #8
 800301a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800301e:	69fa      	ldr	r2, [r7, #28]
 8003020:	4413      	add	r3, r2
 8003022:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302c:	69f9      	ldr	r1, [r7, #28]
 800302e:	fb01 f303 	mul.w	r3, r1, r3
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	627b      	str	r3, [r7, #36]	@ 0x24
 8003038:	e068      	b.n	800310c <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	2b41      	cmp	r3, #65	@ 0x41
 800303e:	d14c      	bne.n	80030da <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003048:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d109      	bne.n	8003064 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003056:	f043 0220 	orr.w	r2, r3, #32
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e0ec      	b.n	800323e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800306c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003070:	2b00      	cmp	r3, #0
 8003072:	d109      	bne.n	8003088 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800307a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e0da      	b.n	800323e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003090:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003094:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003098:	d10a      	bne.n	80030b0 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80030a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80030a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80030aa:	d101      	bne.n	80030b0 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80030ac:	2301      	movs	r3, #1
 80030ae:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80030b8:	0a1b      	lsrs	r3, r3, #8
 80030ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030be:	69fa      	ldr	r2, [r7, #28]
 80030c0:	4413      	add	r3, r2
 80030c2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030cc:	69f9      	ldr	r1, [r7, #28]
 80030ce:	fb01 f303 	mul.w	r3, r1, r3
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80030d8:	e018      	b.n	800310c <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030de:	68ba      	ldr	r2, [r7, #8]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d309      	bcc.n	80030f8 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80030ea:	f043 0220 	orr.w	r2, r3, #32
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e0a2      	b.n	800323e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003100:	68b9      	ldr	r1, [r7, #8]
 8003102:	fb01 f303 	mul.w	r3, r1, r3
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4413      	add	r3, r2
 800310a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800310c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d107      	bne.n	8003130 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8003120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	0c9b      	lsrs	r3, r3, #18
 8003126:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	e005      	b.n	800313c <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8003130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800313c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8003148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8003154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003156:	3304      	adds	r3, #4
 8003158:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800315a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	b29a      	uxth	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8003164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	0c1b      	lsrs	r3, r3, #16
 800316a:	f003 020f 	and.w	r2, r3, #15
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800317e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800318a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	0e1b      	lsrs	r3, r3, #24
 8003190:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8003198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	0fda      	lsrs	r2, r3, #31
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	3304      	adds	r3, #4
 80031a6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80031ac:	2300      	movs	r3, #0
 80031ae:	623b      	str	r3, [r7, #32]
 80031b0:	e00a      	b.n	80031c8 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	6a3b      	ldr	r3, [r7, #32]
 80031b6:	441a      	add	r2, r3
 80031b8:	6839      	ldr	r1, [r7, #0]
 80031ba:	6a3b      	ldr	r3, [r7, #32]
 80031bc:	440b      	add	r3, r1
 80031be:	7812      	ldrb	r2, [r2, #0]
 80031c0:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80031c2:	6a3b      	ldr	r3, [r7, #32]
 80031c4:	3301      	adds	r3, #1
 80031c6:	623b      	str	r3, [r7, #32]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	4a1f      	ldr	r2, [pc, #124]	@ (800324c <HAL_FDCAN_GetRxMessage+0x2d4>)
 80031ce:	5cd3      	ldrb	r3, [r2, r3]
 80031d0:	461a      	mov	r2, r3
 80031d2:	6a3b      	ldr	r3, [r7, #32]
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d3ec      	bcc.n	80031b2 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	2b40      	cmp	r3, #64	@ 0x40
 80031dc:	d105      	bne.n	80031ea <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	69fa      	ldr	r2, [r7, #28]
 80031e4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80031e8:	e01e      	b.n	8003228 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2b41      	cmp	r3, #65	@ 0x41
 80031ee:	d105      	bne.n	80031fc <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	69fa      	ldr	r2, [r7, #28]
 80031f6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80031fa:	e015      	b.n	8003228 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	2b1f      	cmp	r3, #31
 8003200:	d808      	bhi.n	8003214 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2101      	movs	r1, #1
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	fa01 f202 	lsl.w	r2, r1, r2
 800320e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8003212:	e009      	b.n	8003228 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	f003 021f 	and.w	r2, r3, #31
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2101      	movs	r1, #1
 8003220:	fa01 f202 	lsl.w	r2, r1, r2
 8003224:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	e008      	b.n	800323e <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003232:	f043 0208 	orr.w	r2, r3, #8
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
  }
}
 800323e:	4618      	mov	r0, r3
 8003240:	372c      	adds	r7, #44	@ 0x2c
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	08013a78 	.word	0x08013a78

08003250 <HAL_FDCAN_GetTxEvent>:
  *         the configuration information for the specified FDCAN.
  * @param  pTxEvent pointer to a FDCAN_TxEventFifoTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetTxEvent(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxEventFifoTypeDef *pTxEvent)
{
 8003250:	b480      	push	{r7}
 8003252:	b087      	sub	sp, #28
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  uint32_t *TxEventAddress;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003260:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_MIN_VALUE(hfdcan->Init.TxEventsNbr, 1U));

  if (state == HAL_FDCAN_STATE_BUSY)
 8003262:	7dfb      	ldrb	r3, [r7, #23]
 8003264:	2b02      	cmp	r3, #2
 8003266:	f040 8084 	bne.w	8003372 <HAL_FDCAN_GetTxEvent+0x122>
  {
    /* Check that the Tx Event FIFO has an allocated area into the RAM */
    if ((hfdcan->Instance->TXEFC & FDCAN_TXEFC_EFS) == 0U)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003272:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d109      	bne.n	800328e <HAL_FDCAN_GetTxEvent+0x3e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003280:	f043 0220 	orr.w	r2, r3, #32
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e07a      	b.n	8003384 <HAL_FDCAN_GetTxEvent+0x134>
    }

    /* Check that the Tx event FIFO is not empty */
    if ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFFL) == 0U)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003296:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800329a:	2b00      	cmp	r3, #0
 800329c:	d109      	bne.n	80032b2 <HAL_FDCAN_GetTxEvent+0x62>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e068      	b.n	8003384 <HAL_FDCAN_GetTxEvent+0x134>
    }

    /* Calculate Tx event FIFO element address */
    GetIndex = ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFGI) >> FDCAN_TXEFS_EFGI_Pos);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80032ba:	0a1b      	lsrs	r3, r3, #8
 80032bc:	f003 031f 	and.w	r3, r3, #31
 80032c0:	613b      	str	r3, [r7, #16]
    TxEventAddress = (uint32_t *)(hfdcan->msgRam.TxEventFIFOSA + (GetIndex * 2U * 4U));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	4413      	add	r3, r2
 80032ce:	60fb      	str	r3, [r7, #12]

    /* Retrieve IdType */
    pTxEvent->IdType = *TxEventAddress & FDCAN_ELEMENT_MASK_XTD;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pTxEvent->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d107      	bne.n	80032f4 <HAL_FDCAN_GetTxEvent+0xa4>
    {
      pTxEvent->Identifier = ((*TxEventAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	0c9b      	lsrs	r3, r3, #18
 80032ea:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	e005      	b.n	8003300 <HAL_FDCAN_GetTxEvent+0xb0>
    }
    else /* Extended ID element */
    {
      pTxEvent->Identifier = (*TxEventAddress & FDCAN_ELEMENT_MASK_EXTID);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve TxFrameType */
    pTxEvent->TxFrameType = (*TxEventAddress & FDCAN_ELEMENT_MASK_RTR);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pTxEvent->ErrorStateIndicator = (*TxEventAddress & FDCAN_ELEMENT_MASK_ESI);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	611a      	str	r2, [r3, #16]

    /* Increment TxEventAddress pointer to second word of Tx Event FIFO element */
    TxEventAddress++;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	3304      	adds	r3, #4
 800331c:	60fb      	str	r3, [r7, #12]

    /* Retrieve TxTimestamp */
    pTxEvent->TxTimestamp = (*TxEventAddress & FDCAN_ELEMENT_MASK_TS);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	b29a      	uxth	r2, r3
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pTxEvent->DataLength = ((*TxEventAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	0c1b      	lsrs	r3, r3, #16
 800332e:	f003 020f 	and.w	r2, r3, #15
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pTxEvent->BitRateSwitch = (*TxEventAddress & FDCAN_ELEMENT_MASK_BRS);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pTxEvent->FDFormat = (*TxEventAddress & FDCAN_ELEMENT_MASK_FDF);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	619a      	str	r2, [r3, #24]

    /* Retrieve EventType */
    pTxEvent->EventType = (*TxEventAddress & FDCAN_ELEMENT_MASK_ET);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Retrieve MessageMarker */
    pTxEvent->MessageMarker = ((*TxEventAddress & FDCAN_ELEMENT_MASK_MM) >> 24U);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	0e1a      	lsrs	r2, r3, #24
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	621a      	str	r2, [r3, #32]

    /* Acknowledge the Tx Event FIFO that the oldest element is read so that it increments the GetIndex */
    hfdcan->Instance->TXEFA = GetIndex;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

    /* Return function status */
    return HAL_OK;
 800336e:	2300      	movs	r3, #0
 8003370:	e008      	b.n	8003384 <HAL_FDCAN_GetTxEvent+0x134>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003378:	f043 0208 	orr.w	r2, r3, #8
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
  }
}
 8003384:	4618      	mov	r0, r3
 8003386:	371c      	adds	r7, #28
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b096      	sub	sp, #88	@ 0x58
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8003398:	4b9a      	ldr	r3, [pc, #616]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	079b      	lsls	r3, r3, #30
 800339e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80033a0:	4b98      	ldr	r3, [pc, #608]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 80033a2:	695b      	ldr	r3, [r3, #20]
 80033a4:	079b      	lsls	r3, r3, #30
 80033a6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80033a8:	4013      	ands	r3, r2
 80033aa:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033b2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80033b6:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80033c0:	4013      	ands	r3, r2
 80033c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033ca:	f003 030f 	and.w	r3, r3, #15
 80033ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033d8:	4013      	ands	r3, r2
 80033da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033f0:	4013      	ands	r3, r2
 80033f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033fa:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80033fe:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003406:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003408:	4013      	ands	r3, r2
 800340a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003412:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8003416:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800341e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003420:	4013      	ands	r3, r2
 8003422:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800342a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003432:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8003434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003436:	0a1b      	lsrs	r3, r3, #8
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b00      	cmp	r3, #0
 800343e:	d010      	beq.n	8003462 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8003440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003442:	0a1b      	lsrs	r3, r3, #8
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003454:	651a      	str	r2, [r3, #80]	@ 0x50
 8003456:	4b6b      	ldr	r3, [pc, #428]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 8003458:	2200      	movs	r2, #0
 800345a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 fa33 	bl	80038c8 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8003462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003464:	0a9b      	lsrs	r3, r3, #10
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d01d      	beq.n	80034aa <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800346e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003470:	0a9b      	lsrs	r3, r3, #10
 8003472:	f003 0301 	and.w	r3, r3, #1
 8003476:	2b00      	cmp	r3, #0
 8003478:	d017      	beq.n	80034aa <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003482:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800348c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800348e:	4013      	ands	r3, r2
 8003490:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800349a:	651a      	str	r2, [r3, #80]	@ 0x50
 800349c:	4b59      	ldr	r3, [pc, #356]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 800349e:	2200      	movs	r2, #0
 80034a0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80034a2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 f9e6 	bl	8003876 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80034aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00d      	beq.n	80034cc <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80034b6:	4b54      	ldr	r3, [pc, #336]	@ (8003608 <HAL_FDCAN_IRQHandler+0x278>)
 80034b8:	400b      	ands	r3, r1
 80034ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80034bc:	4a51      	ldr	r2, [pc, #324]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 80034be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034c0:	0f9b      	lsrs	r3, r3, #30
 80034c2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80034c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f9c0 	bl	800384c <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80034cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00d      	beq.n	80034ee <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80034d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003608 <HAL_FDCAN_IRQHandler+0x278>)
 80034da:	400b      	ands	r3, r1
 80034dc:	6513      	str	r3, [r2, #80]	@ 0x50
 80034de:	4a49      	ldr	r2, [pc, #292]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 80034e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034e2:	0f9b      	lsrs	r3, r3, #30
 80034e4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80034e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f7fd f967 	bl	80007bc <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80034ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00d      	beq.n	8003510 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80034fa:	4b43      	ldr	r3, [pc, #268]	@ (8003608 <HAL_FDCAN_IRQHandler+0x278>)
 80034fc:	400b      	ands	r3, r1
 80034fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8003500:	4a40      	ldr	r2, [pc, #256]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 8003502:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003504:	0f9b      	lsrs	r3, r3, #30
 8003506:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003508:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7fd f97c 	bl	8000808 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003510:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003512:	2b00      	cmp	r3, #0
 8003514:	d00d      	beq.n	8003532 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800351c:	4b3a      	ldr	r3, [pc, #232]	@ (8003608 <HAL_FDCAN_IRQHandler+0x278>)
 800351e:	400b      	ands	r3, r1
 8003520:	6513      	str	r3, [r2, #80]	@ 0x50
 8003522:	4a38      	ldr	r2, [pc, #224]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 8003524:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003526:	0f9b      	lsrs	r3, r3, #30
 8003528:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800352a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f7fd f9d7 	bl	80008e0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8003532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003534:	0adb      	lsrs	r3, r3, #11
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b00      	cmp	r3, #0
 800353c:	d010      	beq.n	8003560 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800353e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003540:	0adb      	lsrs	r3, r3, #11
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00a      	beq.n	8003560 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003552:	651a      	str	r2, [r3, #80]	@ 0x50
 8003554:	4b2b      	ldr	r3, [pc, #172]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 8003556:	2200      	movs	r2, #0
 8003558:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f981 	bl	8003862 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8003560:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003562:	0a5b      	lsrs	r3, r3, #9
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	2b00      	cmp	r3, #0
 800356a:	d01d      	beq.n	80035a8 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800356c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800356e:	0a5b      	lsrs	r3, r3, #9
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	2b00      	cmp	r3, #0
 8003576:	d017      	beq.n	80035a8 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003580:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800358a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800358c:	4013      	ands	r3, r2
 800358e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003598:	651a      	str	r2, [r3, #80]	@ 0x50
 800359a:	4b1a      	ldr	r3, [pc, #104]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 800359c:	2200      	movs	r2, #0
 800359e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80035a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f7fd f925 	bl	80007f2 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80035a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035aa:	0cdb      	lsrs	r3, r3, #19
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d010      	beq.n	80035d6 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 80035b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035b6:	0cdb      	lsrs	r3, r3, #19
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00a      	beq.n	80035d6 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80035c8:	651a      	str	r2, [r3, #80]	@ 0x50
 80035ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 f95b 	bl	800388c <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80035d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035d8:	0c1b      	lsrs	r3, r3, #16
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d016      	beq.n	8003610 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80035e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e4:	0c1b      	lsrs	r3, r3, #16
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d010      	beq.n	8003610 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80035f6:	651a      	str	r2, [r3, #80]	@ 0x50
 80035f8:	4b02      	ldr	r3, [pc, #8]	@ (8003604 <HAL_FDCAN_IRQHandler+0x274>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	e004      	b.n	800360c <HAL_FDCAN_IRQHandler+0x27c>
 8003602:	bf00      	nop
 8003604:	4000a800 	.word	0x4000a800
 8003608:	3fcfffff 	.word	0x3fcfffff
 800360c:	f000 f948 	bl	80038a0 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8003610:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003612:	0c9b      	lsrs	r3, r3, #18
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b00      	cmp	r3, #0
 800361a:	d010      	beq.n	800363e <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800361c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800361e:	0c9b      	lsrs	r3, r3, #18
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00a      	beq.n	800363e <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003630:	651a      	str	r2, [r3, #80]	@ 0x50
 8003632:	4b83      	ldr	r3, [pc, #524]	@ (8003840 <HAL_FDCAN_IRQHandler+0x4b0>)
 8003634:	2200      	movs	r2, #0
 8003636:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 f93b 	bl	80038b4 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800363e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003640:	0c5b      	lsrs	r3, r3, #17
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d015      	beq.n	8003676 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800364a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800364c:	0c5b      	lsrs	r3, r3, #17
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00f      	beq.n	8003676 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800365e:	651a      	str	r2, [r3, #80]	@ 0x50
 8003660:	4b77      	ldr	r3, [pc, #476]	@ (8003840 <HAL_FDCAN_IRQHandler+0x4b0>)
 8003662:	2200      	movs	r2, #0
 8003664:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800366c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00d      	beq.n	8003698 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003682:	4b70      	ldr	r3, [pc, #448]	@ (8003844 <HAL_FDCAN_IRQHandler+0x4b4>)
 8003684:	400b      	ands	r3, r1
 8003686:	6513      	str	r3, [r2, #80]	@ 0x50
 8003688:	4a6d      	ldr	r2, [pc, #436]	@ (8003840 <HAL_FDCAN_IRQHandler+0x4b0>)
 800368a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368c:	0f9b      	lsrs	r3, r3, #30
 800368e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8003690:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7fd f876 	bl	8000784 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8003698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800369a:	2b00      	cmp	r3, #0
 800369c:	d011      	beq.n	80036c2 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80036a4:	4b67      	ldr	r3, [pc, #412]	@ (8003844 <HAL_FDCAN_IRQHandler+0x4b4>)
 80036a6:	400b      	ands	r3, r1
 80036a8:	6513      	str	r3, [r2, #80]	@ 0x50
 80036aa:	4a65      	ldr	r2, [pc, #404]	@ (8003840 <HAL_FDCAN_IRQHandler+0x4b0>)
 80036ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036ae:	0f9b      	lsrs	r3, r3, #30
 80036b0:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80036b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036ba:	431a      	orrs	r2, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a60      	ldr	r2, [pc, #384]	@ (8003848 <HAL_FDCAN_IRQHandler+0x4b8>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	f040 80ac 	bne.w	8003826 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 80a4 	beq.w	8003826 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	f003 030f 	and.w	r3, r3, #15
 80036e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036f2:	4013      	ands	r3, r2
 80036f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	6a1b      	ldr	r3, [r3, #32]
 80036fc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003700:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003708:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800370a:	4013      	ands	r3, r2
 800370c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	6a1b      	ldr	r3, [r3, #32]
 8003714:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003718:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003722:	4013      	ands	r3, r2
 8003724:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	6a1b      	ldr	r3, [r3, #32]
 800372c:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8003730:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003738:	6a3a      	ldr	r2, [r7, #32]
 800373a:	4013      	ands	r3, r2
 800373c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8003748:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003750:	69fa      	ldr	r2, [r7, #28]
 8003752:	4013      	ands	r3, r2
 8003754:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8003766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003768:	2b00      	cmp	r3, #0
 800376a:	d007      	beq.n	800377c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003772:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8003774:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f8ba 	bl	80038f0 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800377c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800377e:	2b00      	cmp	r3, #0
 8003780:	d007      	beq.n	8003792 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003788:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800378a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f000 f8ba 	bl	8003906 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	099b      	lsrs	r3, r3, #6
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	2b00      	cmp	r3, #0
 800379c:	d01a      	beq.n	80037d4 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	099b      	lsrs	r3, r3, #6
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d014      	beq.n	80037d4 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b0:	0c1b      	lsrs	r3, r3, #16
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037c0:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	2240      	movs	r2, #64	@ 0x40
 80037c8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	6939      	ldr	r1, [r7, #16]
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 f8a4 	bl	800391c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 80037d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d007      	beq.n	80037ea <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037e0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 80037e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 f8a5 	bl	8003934 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d00b      	beq.n	8003808 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	6a3a      	ldr	r2, [r7, #32]
 80037f6:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	431a      	orrs	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00b      	beq.n	8003826 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	69fa      	ldr	r2, [r7, #28]
 8003814:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800382c:	2b00      	cmp	r3, #0
 800382e:	d002      	beq.n	8003836 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 f853 	bl	80038dc <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8003836:	bf00      	nop
 8003838:	3758      	adds	r7, #88	@ 0x58
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	4000a800 	.word	0x4000a800
 8003844:	3fcfffff 	.word	0x3fcfffff
 8003848:	4000a000 	.word	0x4000a000

0800384c <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr

08003862 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003862:	b480      	push	{r7}
 8003864:	b083      	sub	sp, #12
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr

08003876 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003876:	b480      	push	{r7}
 8003878:	b083      	sub	sp, #12
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
 800387e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80038fa:	bf00      	nop
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
 800390e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8003928:	bf00      	nop
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800393e:	bf00      	nop
 8003940:	370c      	adds	r7, #12
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
	...

0800394c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003958:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003962:	4ba7      	ldr	r3, [pc, #668]	@ (8003c00 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003964:	4013      	ands	r3, r2
 8003966:	68ba      	ldr	r2, [r7, #8]
 8003968:	0091      	lsls	r1, r2, #2
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6812      	ldr	r2, [r2, #0]
 800396e:	430b      	orrs	r3, r1
 8003970:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800397c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003984:	041a      	lsls	r2, r3, #16
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003994:	68ba      	ldr	r2, [r7, #8]
 8003996:	4413      	add	r3, r2
 8003998:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80039a2:	4b97      	ldr	r3, [pc, #604]	@ (8003c00 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80039a4:	4013      	ands	r3, r2
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	0091      	lsls	r1, r2, #2
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	6812      	ldr	r2, [r2, #0]
 80039ae:	430b      	orrs	r3, r1
 80039b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039bc:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c4:	041a      	lsls	r2, r3, #16
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	430a      	orrs	r2, r1
 80039cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	68ba      	ldr	r2, [r7, #8]
 80039d8:	4413      	add	r3, r2
 80039da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80039e4:	4b86      	ldr	r3, [pc, #536]	@ (8003c00 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80039e6:	4013      	ands	r3, r2
 80039e8:	68ba      	ldr	r2, [r7, #8]
 80039ea:	0091      	lsls	r1, r2, #2
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6812      	ldr	r2, [r2, #0]
 80039f0:	430b      	orrs	r3, r1
 80039f2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80039fe:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a06:	041a      	lsls	r2, r3, #16
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003a1a:	fb02 f303 	mul.w	r3, r2, r3
 8003a1e:	68ba      	ldr	r2, [r7, #8]
 8003a20:	4413      	add	r3, r2
 8003a22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003a2c:	4b74      	ldr	r3, [pc, #464]	@ (8003c00 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003a2e:	4013      	ands	r3, r2
 8003a30:	68ba      	ldr	r2, [r7, #8]
 8003a32:	0091      	lsls	r1, r2, #2
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	6812      	ldr	r2, [r2, #0]
 8003a38:	430b      	orrs	r3, r1
 8003a3a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a46:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a4e:	041a      	lsls	r2, r3, #16
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	430a      	orrs	r2, r1
 8003a56:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003a62:	fb02 f303 	mul.w	r3, r2, r3
 8003a66:	68ba      	ldr	r2, [r7, #8]
 8003a68:	4413      	add	r3, r2
 8003a6a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003a74:	4b62      	ldr	r3, [pc, #392]	@ (8003c00 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003a76:	4013      	ands	r3, r2
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	0091      	lsls	r1, r2, #2
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6812      	ldr	r2, [r2, #0]
 8003a80:	430b      	orrs	r3, r1
 8003a82:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003a8e:	fb02 f303 	mul.w	r3, r2, r3
 8003a92:	68ba      	ldr	r2, [r7, #8]
 8003a94:	4413      	add	r3, r2
 8003a96:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003aa0:	4b57      	ldr	r3, [pc, #348]	@ (8003c00 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	68ba      	ldr	r2, [r7, #8]
 8003aa6:	0091      	lsls	r1, r2, #2
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6812      	ldr	r2, [r2, #0]
 8003aac:	430b      	orrs	r3, r1
 8003aae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003aba:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac2:	041a      	lsls	r2, r3, #16
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003ae2:	4b47      	ldr	r3, [pc, #284]	@ (8003c00 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	68ba      	ldr	r2, [r7, #8]
 8003ae8:	0091      	lsls	r1, r2, #2
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	6812      	ldr	r2, [r2, #0]
 8003aee:	430b      	orrs	r3, r1
 8003af0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003afc:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b04:	041a      	lsls	r2, r3, #16
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003b18:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b20:	061a      	lsls	r2, r3, #24
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b30:	4b34      	ldr	r3, [pc, #208]	@ (8003c04 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003b32:	4413      	add	r3, r2
 8003b34:	009a      	lsls	r2, r3, #2
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	441a      	add	r2, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	441a      	add	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b62:	6879      	ldr	r1, [r7, #4]
 8003b64:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003b66:	fb01 f303 	mul.w	r3, r1, r3
 8003b6a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003b6c:	441a      	add	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003b7e:	fb01 f303 	mul.w	r3, r1, r3
 8003b82:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003b84:	441a      	add	r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003b96:	fb01 f303 	mul.w	r3, r1, r3
 8003b9a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003b9c:	441a      	add	r2, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	441a      	add	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bc2:	6879      	ldr	r1, [r7, #4]
 8003bc4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003bc6:	fb01 f303 	mul.w	r3, r1, r3
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	441a      	add	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003be2:	fb01 f303 	mul.w	r3, r1, r3
 8003be6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003be8:	441a      	add	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf6:	4a04      	ldr	r2, [pc, #16]	@ (8003c08 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d915      	bls.n	8003c28 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003bfc:	e006      	b.n	8003c0c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003bfe:	bf00      	nop
 8003c00:	ffff0003 	.word	0xffff0003
 8003c04:	10002b00 	.word	0x10002b00
 8003c08:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c12:	f043 0220 	orr.w	r2, r3, #32
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2203      	movs	r2, #3
 8003c20:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e010      	b.n	8003c4a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c2c:	60fb      	str	r3, [r7, #12]
 8003c2e:	e005      	b.n	8003c3c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	3304      	adds	r3, #4
 8003c3a:	60fb      	str	r3, [r7, #12]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d3f3      	bcc.n	8003c30 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3714      	adds	r7, #20
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop

08003c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b089      	sub	sp, #36	@ 0x24
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003c62:	2300      	movs	r3, #0
 8003c64:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003c66:	4b89      	ldr	r3, [pc, #548]	@ (8003e8c <HAL_GPIO_Init+0x234>)
 8003c68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003c6a:	e194      	b.n	8003f96 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	2101      	movs	r1, #1
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	fa01 f303 	lsl.w	r3, r1, r3
 8003c78:	4013      	ands	r3, r2
 8003c7a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f000 8186 	beq.w	8003f90 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f003 0303 	and.w	r3, r3, #3
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d005      	beq.n	8003c9c <HAL_GPIO_Init+0x44>
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f003 0303 	and.w	r3, r3, #3
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d130      	bne.n	8003cfe <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	005b      	lsls	r3, r3, #1
 8003ca6:	2203      	movs	r2, #3
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	43db      	mvns	r3, r3
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cda:	43db      	mvns	r3, r3
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	091b      	lsrs	r3, r3, #4
 8003ce8:	f003 0201 	and.w	r2, r3, #1
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f003 0303 	and.w	r3, r3, #3
 8003d06:	2b03      	cmp	r3, #3
 8003d08:	d017      	beq.n	8003d3a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	2203      	movs	r2, #3
 8003d16:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1a:	43db      	mvns	r3, r3
 8003d1c:	69ba      	ldr	r2, [r7, #24]
 8003d1e:	4013      	ands	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	689a      	ldr	r2, [r3, #8]
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d123      	bne.n	8003d8e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	08da      	lsrs	r2, r3, #3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	3208      	adds	r2, #8
 8003d4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	f003 0307 	and.w	r3, r3, #7
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	220f      	movs	r2, #15
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	43db      	mvns	r3, r3
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	4013      	ands	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	691a      	ldr	r2, [r3, #16]
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7a:	69ba      	ldr	r2, [r7, #24]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	08da      	lsrs	r2, r3, #3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	3208      	adds	r2, #8
 8003d88:	69b9      	ldr	r1, [r7, #24]
 8003d8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	2203      	movs	r2, #3
 8003d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4013      	ands	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f003 0203 	and.w	r2, r3, #3
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	fa02 f303 	lsl.w	r3, r2, r3
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	f000 80e0 	beq.w	8003f90 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dd0:	4b2f      	ldr	r3, [pc, #188]	@ (8003e90 <HAL_GPIO_Init+0x238>)
 8003dd2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003dd6:	4a2e      	ldr	r2, [pc, #184]	@ (8003e90 <HAL_GPIO_Init+0x238>)
 8003dd8:	f043 0302 	orr.w	r3, r3, #2
 8003ddc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003de0:	4b2b      	ldr	r3, [pc, #172]	@ (8003e90 <HAL_GPIO_Init+0x238>)
 8003de2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dee:	4a29      	ldr	r2, [pc, #164]	@ (8003e94 <HAL_GPIO_Init+0x23c>)
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	089b      	lsrs	r3, r3, #2
 8003df4:	3302      	adds	r3, #2
 8003df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f003 0303 	and.w	r3, r3, #3
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	220f      	movs	r2, #15
 8003e06:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0a:	43db      	mvns	r3, r3
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a20      	ldr	r2, [pc, #128]	@ (8003e98 <HAL_GPIO_Init+0x240>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d052      	beq.n	8003ec0 <HAL_GPIO_Init+0x268>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a1f      	ldr	r2, [pc, #124]	@ (8003e9c <HAL_GPIO_Init+0x244>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d031      	beq.n	8003e86 <HAL_GPIO_Init+0x22e>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a1e      	ldr	r2, [pc, #120]	@ (8003ea0 <HAL_GPIO_Init+0x248>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d02b      	beq.n	8003e82 <HAL_GPIO_Init+0x22a>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ea4 <HAL_GPIO_Init+0x24c>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d025      	beq.n	8003e7e <HAL_GPIO_Init+0x226>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a1c      	ldr	r2, [pc, #112]	@ (8003ea8 <HAL_GPIO_Init+0x250>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d01f      	beq.n	8003e7a <HAL_GPIO_Init+0x222>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8003eac <HAL_GPIO_Init+0x254>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d019      	beq.n	8003e76 <HAL_GPIO_Init+0x21e>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a1a      	ldr	r2, [pc, #104]	@ (8003eb0 <HAL_GPIO_Init+0x258>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d013      	beq.n	8003e72 <HAL_GPIO_Init+0x21a>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a19      	ldr	r2, [pc, #100]	@ (8003eb4 <HAL_GPIO_Init+0x25c>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d00d      	beq.n	8003e6e <HAL_GPIO_Init+0x216>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a18      	ldr	r2, [pc, #96]	@ (8003eb8 <HAL_GPIO_Init+0x260>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d007      	beq.n	8003e6a <HAL_GPIO_Init+0x212>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a17      	ldr	r2, [pc, #92]	@ (8003ebc <HAL_GPIO_Init+0x264>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d101      	bne.n	8003e66 <HAL_GPIO_Init+0x20e>
 8003e62:	2309      	movs	r3, #9
 8003e64:	e02d      	b.n	8003ec2 <HAL_GPIO_Init+0x26a>
 8003e66:	230a      	movs	r3, #10
 8003e68:	e02b      	b.n	8003ec2 <HAL_GPIO_Init+0x26a>
 8003e6a:	2308      	movs	r3, #8
 8003e6c:	e029      	b.n	8003ec2 <HAL_GPIO_Init+0x26a>
 8003e6e:	2307      	movs	r3, #7
 8003e70:	e027      	b.n	8003ec2 <HAL_GPIO_Init+0x26a>
 8003e72:	2306      	movs	r3, #6
 8003e74:	e025      	b.n	8003ec2 <HAL_GPIO_Init+0x26a>
 8003e76:	2305      	movs	r3, #5
 8003e78:	e023      	b.n	8003ec2 <HAL_GPIO_Init+0x26a>
 8003e7a:	2304      	movs	r3, #4
 8003e7c:	e021      	b.n	8003ec2 <HAL_GPIO_Init+0x26a>
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e01f      	b.n	8003ec2 <HAL_GPIO_Init+0x26a>
 8003e82:	2302      	movs	r3, #2
 8003e84:	e01d      	b.n	8003ec2 <HAL_GPIO_Init+0x26a>
 8003e86:	2301      	movs	r3, #1
 8003e88:	e01b      	b.n	8003ec2 <HAL_GPIO_Init+0x26a>
 8003e8a:	bf00      	nop
 8003e8c:	58000080 	.word	0x58000080
 8003e90:	58024400 	.word	0x58024400
 8003e94:	58000400 	.word	0x58000400
 8003e98:	58020000 	.word	0x58020000
 8003e9c:	58020400 	.word	0x58020400
 8003ea0:	58020800 	.word	0x58020800
 8003ea4:	58020c00 	.word	0x58020c00
 8003ea8:	58021000 	.word	0x58021000
 8003eac:	58021400 	.word	0x58021400
 8003eb0:	58021800 	.word	0x58021800
 8003eb4:	58021c00 	.word	0x58021c00
 8003eb8:	58022000 	.word	0x58022000
 8003ebc:	58022400 	.word	0x58022400
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	69fa      	ldr	r2, [r7, #28]
 8003ec4:	f002 0203 	and.w	r2, r2, #3
 8003ec8:	0092      	lsls	r2, r2, #2
 8003eca:	4093      	lsls	r3, r2
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ed2:	4938      	ldr	r1, [pc, #224]	@ (8003fb4 <HAL_GPIO_Init+0x35c>)
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	089b      	lsrs	r3, r3, #2
 8003ed8:	3302      	adds	r3, #2
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ee0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	43db      	mvns	r3, r3
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003f06:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003f0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	43db      	mvns	r3, r3
 8003f1a:	69ba      	ldr	r2, [r7, #24]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d003      	beq.n	8003f34 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003f34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	43db      	mvns	r3, r3
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d003      	beq.n	8003f60 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	43db      	mvns	r3, r3
 8003f70:	69ba      	ldr	r2, [r7, #24]
 8003f72:	4013      	ands	r3, r2
 8003f74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	3301      	adds	r3, #1
 8003f94:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f47f ae63 	bne.w	8003c6c <HAL_GPIO_Init+0x14>
  }
}
 8003fa6:	bf00      	nop
 8003fa8:	bf00      	nop
 8003faa:	3724      	adds	r7, #36	@ 0x24
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	58000400 	.word	0x58000400

08003fb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b085      	sub	sp, #20
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	691a      	ldr	r2, [r3, #16]
 8003fc8:	887b      	ldrh	r3, [r7, #2]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d002      	beq.n	8003fd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	73fb      	strb	r3, [r7, #15]
 8003fd4:	e001      	b.n	8003fda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	807b      	strh	r3, [r7, #2]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003ff8:	787b      	ldrb	r3, [r7, #1]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ffe:	887a      	ldrh	r2, [r7, #2]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004004:	e003      	b.n	800400e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004006:	887b      	ldrh	r3, [r7, #2]
 8004008:	041a      	lsls	r2, r3, #16
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	619a      	str	r2, [r3, #24]
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b084      	sub	sp, #16
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004022:	f7fd fe21 	bl	8001c68 <HAL_GetTick>
 8004026:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e03b      	b.n	80040aa <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2202      	movs	r2, #2
 800403e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68da      	ldr	r2, [r3, #12]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 0201 	bic.w	r2, r2, #1
 8004050:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8004052:	e00f      	b.n	8004074 <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8004054:	f7fd fe08 	bl	8001c68 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b05      	cmp	r3, #5
 8004060:	d908      	bls.n	8004074 <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2240      	movs	r2, #64	@ 0x40
 8004066:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2203      	movs	r2, #3
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e01a      	b.n	80040aa <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1e8      	bne.n	8004054 <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f9bc 	bl	8004400 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 80040b2:	b480      	push	{r7}
 80040b4:	b087      	sub	sp, #28
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	60f8      	str	r0, [r7, #12]
 80040ba:	60b9      	str	r1, [r7, #8]
 80040bc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80040be:	2300      	movs	r3, #0
 80040c0:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d101      	bne.n	80040cc <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e03e      	b.n	800414a <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d101      	bne.n	80040da <HAL_MDMA_ConfigPostRequestMask+0x28>
 80040d6:	2302      	movs	r3, #2
 80040d8:	e037      	b.n	800414a <HAL_MDMA_ConfigPostRequestMask+0x98>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d126      	bne.n	800413c <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d11c      	bne.n	8004136 <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68ba      	ldr	r2, [r7, #8]
 8004102:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d108      	bne.n	8004124 <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	691a      	ldr	r2, [r3, #16]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004120:	611a      	str	r2, [r3, #16]
 8004122:	e00d      	b.n	8004140 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691a      	ldr	r2, [r3, #16]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004132:	611a      	str	r2, [r3, #16]
 8004134:	e004      	b.n	8004140 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	75fb      	strb	r3, [r7, #23]
 800413a:	e001      	b.n	8004140 <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004148:	7dfb      	ldrb	r3, [r7, #23]
}
 800414a:	4618      	mov	r0, r3
 800414c:	371c      	adds	r7, #28
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
	...

08004158 <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8004160:	2300      	movs	r3, #0
 8004162:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004164:	4b91      	ldr	r3, [pc, #580]	@ (80043ac <HAL_MDMA_IRQHandler+0x254>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a91      	ldr	r2, [pc, #580]	@ (80043b0 <HAL_MDMA_IRQHandler+0x258>)
 800416a:	fba2 2303 	umull	r2, r3, r2, r3
 800416e:	0a9b      	lsrs	r3, r3, #10
 8004170:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	4b8e      	ldr	r3, [pc, #568]	@ (80043b4 <HAL_MDMA_IRQHandler+0x25c>)
 800417a:	4413      	add	r3, r2
 800417c:	099b      	lsrs	r3, r3, #6
 800417e:	f003 031f 	and.w	r3, r3, #31
 8004182:	2201      	movs	r2, #1
 8004184:	fa02 f303 	lsl.w	r3, r2, r3
 8004188:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 800418a:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	4013      	ands	r3, r2
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 812d 	beq.w	80043f4 <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0301 	and.w	r3, r3, #1
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d054      	beq.n	8004252 <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d04d      	beq.n	8004252 <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68da      	ldr	r2, [r3, #12]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f022 0202 	bic.w	r2, r2, #2
 80041c4:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d106      	bne.n	80041e6 <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041dc:	f043 0201 	orr.w	r2, r3, #1
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	669a      	str	r2, [r3, #104]	@ 0x68
 80041e4:	e005      	b.n	80041f2 <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041ea:	f043 0202 	orr.w	r2, r3, #2
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d005      	beq.n	8004208 <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004200:	f043 0204 	orr.w	r2, r3, #4
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800420e:	2b00      	cmp	r3, #0
 8004210:	d005      	beq.n	800421e <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004216:	f043 0208 	orr.w	r2, r3, #8
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004224:	2b00      	cmp	r3, #0
 8004226:	d005      	beq.n	8004234 <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800422c:	f043 0210 	orr.w	r2, r3, #16
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800423a:	2b00      	cmp	r3, #0
 800423c:	d005      	beq.n	800424a <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004242:	f043 0220 	orr.w	r2, r3, #32
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2201      	movs	r2, #1
 8004250:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0310 	and.w	r3, r3, #16
 800425c:	2b00      	cmp	r3, #0
 800425e:	d012      	beq.n	8004286 <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	f003 0320 	and.w	r3, r3, #32
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00b      	beq.n	8004286 <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2210      	movs	r2, #16
 8004274:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0308 	and.w	r3, r3, #8
 8004290:	2b00      	cmp	r3, #0
 8004292:	d012      	beq.n	80042ba <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	f003 0310 	and.w	r3, r3, #16
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00b      	beq.n	80042ba <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2208      	movs	r2, #8
 80042a8:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0304 	and.w	r3, r3, #4
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d012      	beq.n	80042ee <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	f003 0308 	and.w	r3, r3, #8
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00b      	beq.n	80042ee <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2204      	movs	r2, #4
 80042dc:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d039      	beq.n	8004370 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	f003 0304 	and.w	r3, r3, #4
 8004306:	2b00      	cmp	r3, #0
 8004308:	d032      	beq.n	8004370 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68da      	ldr	r2, [r3, #12]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 8004318:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b04      	cmp	r3, #4
 8004324:	d110      	bne.n	8004348 <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800433a:	2b00      	cmp	r3, #0
 800433c:	d05c      	beq.n	80043f8 <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	4798      	blx	r3
        }
        return;
 8004346:	e057      	b.n	80043f8 <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2202      	movs	r2, #2
 800434e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004364:	2b00      	cmp	r3, #0
 8004366:	d003      	beq.n	8004370 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004374:	2b00      	cmp	r3, #0
 8004376:	d040      	beq.n	80043fa <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2204      	movs	r2, #4
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f022 0201 	bic.w	r2, r2, #1
 800438e:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	3301      	adds	r3, #1
 8004394:	60bb      	str	r3, [r7, #8]
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	429a      	cmp	r2, r3
 800439a:	d30d      	bcc.n	80043b8 <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1f2      	bne.n	8004390 <HAL_MDMA_IRQHandler+0x238>
 80043aa:	e006      	b.n	80043ba <HAL_MDMA_IRQHandler+0x262>
 80043ac:	24000010 	.word	0x24000010
 80043b0:	1b4e81b5 	.word	0x1b4e81b5
 80043b4:	adffffc0 	.word	0xadffffc0
        break;
 80043b8:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d004      	beq.n	80043da <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2203      	movs	r2, #3
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80043d8:	e003      	b.n	80043e2 <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d007      	beq.n	80043fa <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	4798      	blx	r3
 80043f2:	e002      	b.n	80043fa <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 80043f4:	bf00      	nop
 80043f6:	e000      	b.n	80043fa <HAL_MDMA_IRQHandler+0x2a2>
        return;
 80043f8:	bf00      	nop
    }
  }
}
 80043fa:	3718      	adds	r7, #24
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	68d9      	ldr	r1, [r3, #12]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	430a      	orrs	r2, r1
 8004416:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	695a      	ldr	r2, [r3, #20]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8004426:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8004432:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004438:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800443e:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004444:	3b01      	subs	r3, #1
 8004446:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 8004448:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8004454:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8004456:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004460:	d107      	bne.n	8004472 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	691a      	ldr	r2, [r3, #16]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8004470:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2200      	movs	r2, #0
 8004478:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800447e:	2b00      	cmp	r3, #0
 8004480:	da11      	bge.n	80044a6 <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	695a      	ldr	r2, [r3, #20]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004490:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004496:	425b      	negs	r3, r3
 8004498:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	b292      	uxth	r2, r2
 80044a2:	621a      	str	r2, [r3, #32]
 80044a4:	e006      	b.n	80044b4 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044aa:	461a      	mov	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	b292      	uxth	r2, r2
 80044b2:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	da15      	bge.n	80044e8 <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	695a      	ldr	r2, [r3, #20]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80044ca:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d0:	425b      	negs	r3, r3
 80044d2:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	6a19      	ldr	r1, [r3, #32]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	041a      	lsls	r2, r3, #16
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	430a      	orrs	r2, r1
 80044e4:	621a      	str	r2, [r3, #32]
 80044e6:	e009      	b.n	80044fc <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6a19      	ldr	r1, [r3, #32]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f2:	041a      	lsls	r2, r3, #16
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	430a      	orrs	r2, r1
 80044fa:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004504:	d006      	beq.n	8004514 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685a      	ldr	r2, [r3, #4]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	b2d2      	uxtb	r2, r2
 8004510:	629a      	str	r2, [r3, #40]	@ 0x28
 8004512:	e003      	b.n	800451c <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2200      	movs	r2, #0
 800451a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2200      	movs	r2, #0
 8004522:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8004524:	bf00      	nop
 8004526:	3714      	adds	r7, #20
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af02      	add	r7, sp, #8
 8004536:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e0fe      	b.n	8004740 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d106      	bne.n	800455c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f7fd fa74 	bl	8001a44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2203      	movs	r2, #3
 8004560:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4618      	mov	r0, r3
 800456a:	f008 f8d9 	bl	800c720 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	7c1a      	ldrb	r2, [r3, #16]
 8004576:	f88d 2000 	strb.w	r2, [sp]
 800457a:	3304      	adds	r3, #4
 800457c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800457e:	f008 f85d 	bl	800c63c <USB_CoreInit>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d005      	beq.n	8004594 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2202      	movs	r2, #2
 800458c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e0d5      	b.n	8004740 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2100      	movs	r1, #0
 800459a:	4618      	mov	r0, r3
 800459c:	f008 f8d1 	bl	800c742 <USB_SetCurrentMode>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d005      	beq.n	80045b2 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2202      	movs	r2, #2
 80045aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e0c6      	b.n	8004740 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045b2:	2300      	movs	r3, #0
 80045b4:	73fb      	strb	r3, [r7, #15]
 80045b6:	e04a      	b.n	800464e <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80045b8:	7bfa      	ldrb	r2, [r7, #15]
 80045ba:	6879      	ldr	r1, [r7, #4]
 80045bc:	4613      	mov	r3, r2
 80045be:	00db      	lsls	r3, r3, #3
 80045c0:	4413      	add	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	440b      	add	r3, r1
 80045c6:	3315      	adds	r3, #21
 80045c8:	2201      	movs	r2, #1
 80045ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80045cc:	7bfa      	ldrb	r2, [r7, #15]
 80045ce:	6879      	ldr	r1, [r7, #4]
 80045d0:	4613      	mov	r3, r2
 80045d2:	00db      	lsls	r3, r3, #3
 80045d4:	4413      	add	r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	440b      	add	r3, r1
 80045da:	3314      	adds	r3, #20
 80045dc:	7bfa      	ldrb	r2, [r7, #15]
 80045de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80045e0:	7bfa      	ldrb	r2, [r7, #15]
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	b298      	uxth	r0, r3
 80045e6:	6879      	ldr	r1, [r7, #4]
 80045e8:	4613      	mov	r3, r2
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	4413      	add	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	440b      	add	r3, r1
 80045f2:	332e      	adds	r3, #46	@ 0x2e
 80045f4:	4602      	mov	r2, r0
 80045f6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80045f8:	7bfa      	ldrb	r2, [r7, #15]
 80045fa:	6879      	ldr	r1, [r7, #4]
 80045fc:	4613      	mov	r3, r2
 80045fe:	00db      	lsls	r3, r3, #3
 8004600:	4413      	add	r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	440b      	add	r3, r1
 8004606:	3318      	adds	r3, #24
 8004608:	2200      	movs	r2, #0
 800460a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800460c:	7bfa      	ldrb	r2, [r7, #15]
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	4613      	mov	r3, r2
 8004612:	00db      	lsls	r3, r3, #3
 8004614:	4413      	add	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	440b      	add	r3, r1
 800461a:	331c      	adds	r3, #28
 800461c:	2200      	movs	r2, #0
 800461e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004620:	7bfa      	ldrb	r2, [r7, #15]
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	4613      	mov	r3, r2
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	4413      	add	r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	3320      	adds	r3, #32
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004634:	7bfa      	ldrb	r2, [r7, #15]
 8004636:	6879      	ldr	r1, [r7, #4]
 8004638:	4613      	mov	r3, r2
 800463a:	00db      	lsls	r3, r3, #3
 800463c:	4413      	add	r3, r2
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	3324      	adds	r3, #36	@ 0x24
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004648:	7bfb      	ldrb	r3, [r7, #15]
 800464a:	3301      	adds	r3, #1
 800464c:	73fb      	strb	r3, [r7, #15]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	791b      	ldrb	r3, [r3, #4]
 8004652:	7bfa      	ldrb	r2, [r7, #15]
 8004654:	429a      	cmp	r2, r3
 8004656:	d3af      	bcc.n	80045b8 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004658:	2300      	movs	r3, #0
 800465a:	73fb      	strb	r3, [r7, #15]
 800465c:	e044      	b.n	80046e8 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800465e:	7bfa      	ldrb	r2, [r7, #15]
 8004660:	6879      	ldr	r1, [r7, #4]
 8004662:	4613      	mov	r3, r2
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	4413      	add	r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	440b      	add	r3, r1
 800466c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004670:	2200      	movs	r2, #0
 8004672:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004674:	7bfa      	ldrb	r2, [r7, #15]
 8004676:	6879      	ldr	r1, [r7, #4]
 8004678:	4613      	mov	r3, r2
 800467a:	00db      	lsls	r3, r3, #3
 800467c:	4413      	add	r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	440b      	add	r3, r1
 8004682:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004686:	7bfa      	ldrb	r2, [r7, #15]
 8004688:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800468a:	7bfa      	ldrb	r2, [r7, #15]
 800468c:	6879      	ldr	r1, [r7, #4]
 800468e:	4613      	mov	r3, r2
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	440b      	add	r3, r1
 8004698:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800469c:	2200      	movs	r2, #0
 800469e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80046a0:	7bfa      	ldrb	r2, [r7, #15]
 80046a2:	6879      	ldr	r1, [r7, #4]
 80046a4:	4613      	mov	r3, r2
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	4413      	add	r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80046b6:	7bfa      	ldrb	r2, [r7, #15]
 80046b8:	6879      	ldr	r1, [r7, #4]
 80046ba:	4613      	mov	r3, r2
 80046bc:	00db      	lsls	r3, r3, #3
 80046be:	4413      	add	r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	440b      	add	r3, r1
 80046c4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80046c8:	2200      	movs	r2, #0
 80046ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80046cc:	7bfa      	ldrb	r2, [r7, #15]
 80046ce:	6879      	ldr	r1, [r7, #4]
 80046d0:	4613      	mov	r3, r2
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	4413      	add	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	440b      	add	r3, r1
 80046da:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046e2:	7bfb      	ldrb	r3, [r7, #15]
 80046e4:	3301      	adds	r3, #1
 80046e6:	73fb      	strb	r3, [r7, #15]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	791b      	ldrb	r3, [r3, #4]
 80046ec:	7bfa      	ldrb	r2, [r7, #15]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d3b5      	bcc.n	800465e <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6818      	ldr	r0, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	7c1a      	ldrb	r2, [r3, #16]
 80046fa:	f88d 2000 	strb.w	r2, [sp]
 80046fe:	3304      	adds	r3, #4
 8004700:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004702:	f008 f86b 	bl	800c7dc <USB_DevInit>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d005      	beq.n	8004718 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2202      	movs	r2, #2
 8004710:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e013      	b.n	8004740 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	7b1b      	ldrb	r3, [r3, #12]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d102      	bne.n	8004734 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f80a 	bl	8004748 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4618      	mov	r0, r3
 800473a:	f008 fa26 	bl	800cb8a <USB_DevDisconnect>

  return HAL_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	3710      	adds	r7, #16
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2201      	movs	r2, #1
 800475a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004776:	4b05      	ldr	r3, [pc, #20]	@ (800478c <HAL_PCDEx_ActivateLPM+0x44>)
 8004778:	4313      	orrs	r3, r2
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	3714      	adds	r7, #20
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr
 800478c:	10000003 	.word	0x10000003

08004790 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004798:	4b19      	ldr	r3, [pc, #100]	@ (8004800 <HAL_PWREx_ConfigSupply+0x70>)
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f003 0304 	and.w	r3, r3, #4
 80047a0:	2b04      	cmp	r3, #4
 80047a2:	d00a      	beq.n	80047ba <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80047a4:	4b16      	ldr	r3, [pc, #88]	@ (8004800 <HAL_PWREx_ConfigSupply+0x70>)
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	f003 0307 	and.w	r3, r3, #7
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d001      	beq.n	80047b6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e01f      	b.n	80047f6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80047b6:	2300      	movs	r3, #0
 80047b8:	e01d      	b.n	80047f6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80047ba:	4b11      	ldr	r3, [pc, #68]	@ (8004800 <HAL_PWREx_ConfigSupply+0x70>)
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	f023 0207 	bic.w	r2, r3, #7
 80047c2:	490f      	ldr	r1, [pc, #60]	@ (8004800 <HAL_PWREx_ConfigSupply+0x70>)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80047ca:	f7fd fa4d 	bl	8001c68 <HAL_GetTick>
 80047ce:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80047d0:	e009      	b.n	80047e6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80047d2:	f7fd fa49 	bl	8001c68 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80047e0:	d901      	bls.n	80047e6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e007      	b.n	80047f6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80047e6:	4b06      	ldr	r3, [pc, #24]	@ (8004800 <HAL_PWREx_ConfigSupply+0x70>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047f2:	d1ee      	bne.n	80047d2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3710      	adds	r7, #16
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	58024800 	.word	0x58024800

08004804 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8004804:	b480      	push	{r7}
 8004806:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8004808:	4b05      	ldr	r3, [pc, #20]	@ (8004820 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	4a04      	ldr	r2, [pc, #16]	@ (8004820 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800480e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004812:	60d3      	str	r3, [r2, #12]
}
 8004814:	bf00      	nop
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	58024800 	.word	0x58024800

08004824 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b08c      	sub	sp, #48	@ 0x30
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d102      	bne.n	8004838 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	f000 bc48 	b.w	80050c8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0301 	and.w	r3, r3, #1
 8004840:	2b00      	cmp	r3, #0
 8004842:	f000 8088 	beq.w	8004956 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004846:	4b99      	ldr	r3, [pc, #612]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800484e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004850:	4b96      	ldr	r3, [pc, #600]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004854:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004858:	2b10      	cmp	r3, #16
 800485a:	d007      	beq.n	800486c <HAL_RCC_OscConfig+0x48>
 800485c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800485e:	2b18      	cmp	r3, #24
 8004860:	d111      	bne.n	8004886 <HAL_RCC_OscConfig+0x62>
 8004862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004864:	f003 0303 	and.w	r3, r3, #3
 8004868:	2b02      	cmp	r3, #2
 800486a:	d10c      	bne.n	8004886 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800486c:	4b8f      	ldr	r3, [pc, #572]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d06d      	beq.n	8004954 <HAL_RCC_OscConfig+0x130>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d169      	bne.n	8004954 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	f000 bc21 	b.w	80050c8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800488e:	d106      	bne.n	800489e <HAL_RCC_OscConfig+0x7a>
 8004890:	4b86      	ldr	r3, [pc, #536]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a85      	ldr	r2, [pc, #532]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004896:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800489a:	6013      	str	r3, [r2, #0]
 800489c:	e02e      	b.n	80048fc <HAL_RCC_OscConfig+0xd8>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d10c      	bne.n	80048c0 <HAL_RCC_OscConfig+0x9c>
 80048a6:	4b81      	ldr	r3, [pc, #516]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a80      	ldr	r2, [pc, #512]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048b0:	6013      	str	r3, [r2, #0]
 80048b2:	4b7e      	ldr	r3, [pc, #504]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a7d      	ldr	r2, [pc, #500]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	e01d      	b.n	80048fc <HAL_RCC_OscConfig+0xd8>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048c8:	d10c      	bne.n	80048e4 <HAL_RCC_OscConfig+0xc0>
 80048ca:	4b78      	ldr	r3, [pc, #480]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a77      	ldr	r2, [pc, #476]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048d4:	6013      	str	r3, [r2, #0]
 80048d6:	4b75      	ldr	r3, [pc, #468]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a74      	ldr	r2, [pc, #464]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048e0:	6013      	str	r3, [r2, #0]
 80048e2:	e00b      	b.n	80048fc <HAL_RCC_OscConfig+0xd8>
 80048e4:	4b71      	ldr	r3, [pc, #452]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a70      	ldr	r2, [pc, #448]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048ee:	6013      	str	r3, [r2, #0]
 80048f0:	4b6e      	ldr	r3, [pc, #440]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a6d      	ldr	r2, [pc, #436]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80048f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d013      	beq.n	800492c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004904:	f7fd f9b0 	bl	8001c68 <HAL_GetTick>
 8004908:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800490c:	f7fd f9ac 	bl	8001c68 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b64      	cmp	r3, #100	@ 0x64
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e3d4      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800491e:	4b63      	ldr	r3, [pc, #396]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d0f0      	beq.n	800490c <HAL_RCC_OscConfig+0xe8>
 800492a:	e014      	b.n	8004956 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800492c:	f7fd f99c 	bl	8001c68 <HAL_GetTick>
 8004930:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004932:	e008      	b.n	8004946 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004934:	f7fd f998 	bl	8001c68 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b64      	cmp	r3, #100	@ 0x64
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e3c0      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004946:	4b59      	ldr	r3, [pc, #356]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1f0      	bne.n	8004934 <HAL_RCC_OscConfig+0x110>
 8004952:	e000      	b.n	8004956 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004954:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	2b00      	cmp	r3, #0
 8004960:	f000 80ca 	beq.w	8004af8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004964:	4b51      	ldr	r3, [pc, #324]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800496c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800496e:	4b4f      	ldr	r3, [pc, #316]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004972:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004974:	6a3b      	ldr	r3, [r7, #32]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d007      	beq.n	800498a <HAL_RCC_OscConfig+0x166>
 800497a:	6a3b      	ldr	r3, [r7, #32]
 800497c:	2b18      	cmp	r3, #24
 800497e:	d156      	bne.n	8004a2e <HAL_RCC_OscConfig+0x20a>
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	f003 0303 	and.w	r3, r3, #3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d151      	bne.n	8004a2e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800498a:	4b48      	ldr	r3, [pc, #288]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0304 	and.w	r3, r3, #4
 8004992:	2b00      	cmp	r3, #0
 8004994:	d005      	beq.n	80049a2 <HAL_RCC_OscConfig+0x17e>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e392      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80049a2:	4b42      	ldr	r3, [pc, #264]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f023 0219 	bic.w	r2, r3, #25
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	493f      	ldr	r1, [pc, #252]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b4:	f7fd f958 	bl	8001c68 <HAL_GetTick>
 80049b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049bc:	f7fd f954 	bl	8001c68 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e37c      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80049ce:	4b37      	ldr	r3, [pc, #220]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0304 	and.w	r3, r3, #4
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0f0      	beq.n	80049bc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049da:	f7fd f975 	bl	8001cc8 <HAL_GetREVID>
 80049de:	4603      	mov	r3, r0
 80049e0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d817      	bhi.n	8004a18 <HAL_RCC_OscConfig+0x1f4>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	2b40      	cmp	r3, #64	@ 0x40
 80049ee:	d108      	bne.n	8004a02 <HAL_RCC_OscConfig+0x1de>
 80049f0:	4b2e      	ldr	r3, [pc, #184]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80049f8:	4a2c      	ldr	r2, [pc, #176]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 80049fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049fe:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a00:	e07a      	b.n	8004af8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a02:	4b2a      	ldr	r3, [pc, #168]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	031b      	lsls	r3, r3, #12
 8004a10:	4926      	ldr	r1, [pc, #152]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a16:	e06f      	b.n	8004af8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a18:	4b24      	ldr	r3, [pc, #144]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	061b      	lsls	r3, r3, #24
 8004a26:	4921      	ldr	r1, [pc, #132]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a2c:	e064      	b.n	8004af8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d047      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004a36:	4b1d      	ldr	r3, [pc, #116]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f023 0219 	bic.w	r2, r3, #25
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	491a      	ldr	r1, [pc, #104]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a48:	f7fd f90e 	bl	8001c68 <HAL_GetTick>
 8004a4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a4e:	e008      	b.n	8004a62 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a50:	f7fd f90a 	bl	8001c68 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e332      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a62:	4b12      	ldr	r3, [pc, #72]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0304 	and.w	r3, r3, #4
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d0f0      	beq.n	8004a50 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a6e:	f7fd f92b 	bl	8001cc8 <HAL_GetREVID>
 8004a72:	4603      	mov	r3, r0
 8004a74:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d819      	bhi.n	8004ab0 <HAL_RCC_OscConfig+0x28c>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	2b40      	cmp	r3, #64	@ 0x40
 8004a82:	d108      	bne.n	8004a96 <HAL_RCC_OscConfig+0x272>
 8004a84:	4b09      	ldr	r3, [pc, #36]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004a8c:	4a07      	ldr	r2, [pc, #28]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004a8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a92:	6053      	str	r3, [r2, #4]
 8004a94:	e030      	b.n	8004af8 <HAL_RCC_OscConfig+0x2d4>
 8004a96:	4b05      	ldr	r3, [pc, #20]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	031b      	lsls	r3, r3, #12
 8004aa4:	4901      	ldr	r1, [pc, #4]	@ (8004aac <HAL_RCC_OscConfig+0x288>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	604b      	str	r3, [r1, #4]
 8004aaa:	e025      	b.n	8004af8 <HAL_RCC_OscConfig+0x2d4>
 8004aac:	58024400 	.word	0x58024400
 8004ab0:	4b9a      	ldr	r3, [pc, #616]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	691b      	ldr	r3, [r3, #16]
 8004abc:	061b      	lsls	r3, r3, #24
 8004abe:	4997      	ldr	r1, [pc, #604]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	604b      	str	r3, [r1, #4]
 8004ac4:	e018      	b.n	8004af8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ac6:	4b95      	ldr	r3, [pc, #596]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a94      	ldr	r2, [pc, #592]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004acc:	f023 0301 	bic.w	r3, r3, #1
 8004ad0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad2:	f7fd f8c9 	bl	8001c68 <HAL_GetTick>
 8004ad6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004ad8:	e008      	b.n	8004aec <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ada:	f7fd f8c5 	bl	8001c68 <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d901      	bls.n	8004aec <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	e2ed      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004aec:	4b8b      	ldr	r3, [pc, #556]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0304 	and.w	r3, r3, #4
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1f0      	bne.n	8004ada <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0310 	and.w	r3, r3, #16
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f000 80a9 	beq.w	8004c58 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b06:	4b85      	ldr	r3, [pc, #532]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b0e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b10:	4b82      	ldr	r3, [pc, #520]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b14:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d007      	beq.n	8004b2c <HAL_RCC_OscConfig+0x308>
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	2b18      	cmp	r3, #24
 8004b20:	d13a      	bne.n	8004b98 <HAL_RCC_OscConfig+0x374>
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f003 0303 	and.w	r3, r3, #3
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d135      	bne.n	8004b98 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004b2c:	4b7b      	ldr	r3, [pc, #492]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d005      	beq.n	8004b44 <HAL_RCC_OscConfig+0x320>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	69db      	ldr	r3, [r3, #28]
 8004b3c:	2b80      	cmp	r3, #128	@ 0x80
 8004b3e:	d001      	beq.n	8004b44 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e2c1      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004b44:	f7fd f8c0 	bl	8001cc8 <HAL_GetREVID>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d817      	bhi.n	8004b82 <HAL_RCC_OscConfig+0x35e>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	2b20      	cmp	r3, #32
 8004b58:	d108      	bne.n	8004b6c <HAL_RCC_OscConfig+0x348>
 8004b5a:	4b70      	ldr	r3, [pc, #448]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004b62:	4a6e      	ldr	r2, [pc, #440]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004b64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004b68:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004b6a:	e075      	b.n	8004c58 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004b6c:	4b6b      	ldr	r3, [pc, #428]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a1b      	ldr	r3, [r3, #32]
 8004b78:	069b      	lsls	r3, r3, #26
 8004b7a:	4968      	ldr	r1, [pc, #416]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004b80:	e06a      	b.n	8004c58 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004b82:	4b66      	ldr	r3, [pc, #408]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	061b      	lsls	r3, r3, #24
 8004b90:	4962      	ldr	r1, [pc, #392]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004b96:	e05f      	b.n	8004c58 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	69db      	ldr	r3, [r3, #28]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d042      	beq.n	8004c26 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004ba0:	4b5e      	ldr	r3, [pc, #376]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a5d      	ldr	r2, [pc, #372]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004ba6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004baa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bac:	f7fd f85c 	bl	8001c68 <HAL_GetTick>
 8004bb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004bb4:	f7fd f858 	bl	8001c68 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e280      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004bc6:	4b55      	ldr	r3, [pc, #340]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0f0      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004bd2:	f7fd f879 	bl	8001cc8 <HAL_GetREVID>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d817      	bhi.n	8004c10 <HAL_RCC_OscConfig+0x3ec>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	2b20      	cmp	r3, #32
 8004be6:	d108      	bne.n	8004bfa <HAL_RCC_OscConfig+0x3d6>
 8004be8:	4b4c      	ldr	r3, [pc, #304]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004bf0:	4a4a      	ldr	r2, [pc, #296]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004bf2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004bf6:	6053      	str	r3, [r2, #4]
 8004bf8:	e02e      	b.n	8004c58 <HAL_RCC_OscConfig+0x434>
 8004bfa:	4b48      	ldr	r3, [pc, #288]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	069b      	lsls	r3, r3, #26
 8004c08:	4944      	ldr	r1, [pc, #272]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	604b      	str	r3, [r1, #4]
 8004c0e:	e023      	b.n	8004c58 <HAL_RCC_OscConfig+0x434>
 8004c10:	4b42      	ldr	r3, [pc, #264]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	061b      	lsls	r3, r3, #24
 8004c1e:	493f      	ldr	r1, [pc, #252]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	60cb      	str	r3, [r1, #12]
 8004c24:	e018      	b.n	8004c58 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004c26:	4b3d      	ldr	r3, [pc, #244]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a3c      	ldr	r2, [pc, #240]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004c2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c32:	f7fd f819 	bl	8001c68 <HAL_GetTick>
 8004c36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004c38:	e008      	b.n	8004c4c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004c3a:	f7fd f815 	bl	8001c68 <HAL_GetTick>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d901      	bls.n	8004c4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e23d      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004c4c:	4b33      	ldr	r3, [pc, #204]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1f0      	bne.n	8004c3a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0308 	and.w	r3, r3, #8
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d036      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d019      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c70:	4a2a      	ldr	r2, [pc, #168]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004c72:	f043 0301 	orr.w	r3, r3, #1
 8004c76:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c78:	f7fc fff6 	bl	8001c68 <HAL_GetTick>
 8004c7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004c7e:	e008      	b.n	8004c92 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c80:	f7fc fff2 	bl	8001c68 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d901      	bls.n	8004c92 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e21a      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004c92:	4b22      	ldr	r3, [pc, #136]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c96:	f003 0302 	and.w	r3, r3, #2
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d0f0      	beq.n	8004c80 <HAL_RCC_OscConfig+0x45c>
 8004c9e:	e018      	b.n	8004cd2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ca0:	4b1e      	ldr	r3, [pc, #120]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004ca2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ca4:	4a1d      	ldr	r2, [pc, #116]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004ca6:	f023 0301 	bic.w	r3, r3, #1
 8004caa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cac:	f7fc ffdc 	bl	8001c68 <HAL_GetTick>
 8004cb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004cb2:	e008      	b.n	8004cc6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cb4:	f7fc ffd8 	bl	8001c68 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e200      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004cc6:	4b15      	ldr	r3, [pc, #84]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004cc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1f0      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0320 	and.w	r3, r3, #32
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d039      	beq.n	8004d52 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d01c      	beq.n	8004d20 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a0c      	ldr	r2, [pc, #48]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004cec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004cf0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004cf2:	f7fc ffb9 	bl	8001c68 <HAL_GetTick>
 8004cf6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004cf8:	e008      	b.n	8004d0c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cfa:	f7fc ffb5 	bl	8001c68 <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d901      	bls.n	8004d0c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e1dd      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004d0c:	4b03      	ldr	r3, [pc, #12]	@ (8004d1c <HAL_RCC_OscConfig+0x4f8>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d0f0      	beq.n	8004cfa <HAL_RCC_OscConfig+0x4d6>
 8004d18:	e01b      	b.n	8004d52 <HAL_RCC_OscConfig+0x52e>
 8004d1a:	bf00      	nop
 8004d1c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d20:	4b9b      	ldr	r3, [pc, #620]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a9a      	ldr	r2, [pc, #616]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004d26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d2a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004d2c:	f7fc ff9c 	bl	8001c68 <HAL_GetTick>
 8004d30:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d34:	f7fc ff98 	bl	8001c68 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e1c0      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d46:	4b92      	ldr	r3, [pc, #584]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1f0      	bne.n	8004d34 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0304 	and.w	r3, r3, #4
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f000 8081 	beq.w	8004e62 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004d60:	4b8c      	ldr	r3, [pc, #560]	@ (8004f94 <HAL_RCC_OscConfig+0x770>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a8b      	ldr	r2, [pc, #556]	@ (8004f94 <HAL_RCC_OscConfig+0x770>)
 8004d66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d6c:	f7fc ff7c 	bl	8001c68 <HAL_GetTick>
 8004d70:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d74:	f7fc ff78 	bl	8001c68 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b64      	cmp	r3, #100	@ 0x64
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e1a0      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d86:	4b83      	ldr	r3, [pc, #524]	@ (8004f94 <HAL_RCC_OscConfig+0x770>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d0f0      	beq.n	8004d74 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d106      	bne.n	8004da8 <HAL_RCC_OscConfig+0x584>
 8004d9a:	4b7d      	ldr	r3, [pc, #500]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d9e:	4a7c      	ldr	r2, [pc, #496]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004da0:	f043 0301 	orr.w	r3, r3, #1
 8004da4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004da6:	e02d      	b.n	8004e04 <HAL_RCC_OscConfig+0x5e0>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d10c      	bne.n	8004dca <HAL_RCC_OscConfig+0x5a6>
 8004db0:	4b77      	ldr	r3, [pc, #476]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004db2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004db4:	4a76      	ldr	r2, [pc, #472]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004db6:	f023 0301 	bic.w	r3, r3, #1
 8004dba:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dbc:	4b74      	ldr	r3, [pc, #464]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004dbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc0:	4a73      	ldr	r2, [pc, #460]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004dc2:	f023 0304 	bic.w	r3, r3, #4
 8004dc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dc8:	e01c      	b.n	8004e04 <HAL_RCC_OscConfig+0x5e0>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	2b05      	cmp	r3, #5
 8004dd0:	d10c      	bne.n	8004dec <HAL_RCC_OscConfig+0x5c8>
 8004dd2:	4b6f      	ldr	r3, [pc, #444]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dd6:	4a6e      	ldr	r2, [pc, #440]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004dd8:	f043 0304 	orr.w	r3, r3, #4
 8004ddc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dde:	4b6c      	ldr	r3, [pc, #432]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004de2:	4a6b      	ldr	r2, [pc, #428]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004de4:	f043 0301 	orr.w	r3, r3, #1
 8004de8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dea:	e00b      	b.n	8004e04 <HAL_RCC_OscConfig+0x5e0>
 8004dec:	4b68      	ldr	r3, [pc, #416]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df0:	4a67      	ldr	r2, [pc, #412]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004df2:	f023 0301 	bic.w	r3, r3, #1
 8004df6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004df8:	4b65      	ldr	r3, [pc, #404]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dfc:	4a64      	ldr	r2, [pc, #400]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004dfe:	f023 0304 	bic.w	r3, r3, #4
 8004e02:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d015      	beq.n	8004e38 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e0c:	f7fc ff2c 	bl	8001c68 <HAL_GetTick>
 8004e10:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e12:	e00a      	b.n	8004e2a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e14:	f7fc ff28 	bl	8001c68 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d901      	bls.n	8004e2a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e14e      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e2a:	4b59      	ldr	r3, [pc, #356]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e2e:	f003 0302 	and.w	r3, r3, #2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d0ee      	beq.n	8004e14 <HAL_RCC_OscConfig+0x5f0>
 8004e36:	e014      	b.n	8004e62 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e38:	f7fc ff16 	bl	8001c68 <HAL_GetTick>
 8004e3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004e3e:	e00a      	b.n	8004e56 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e40:	f7fc ff12 	bl	8001c68 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d901      	bls.n	8004e56 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e138      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004e56:	4b4e      	ldr	r3, [pc, #312]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e5a:	f003 0302 	and.w	r3, r3, #2
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d1ee      	bne.n	8004e40 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	f000 812d 	beq.w	80050c6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004e6c:	4b48      	ldr	r3, [pc, #288]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e74:	2b18      	cmp	r3, #24
 8004e76:	f000 80bd 	beq.w	8004ff4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	f040 809e 	bne.w	8004fc0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e84:	4b42      	ldr	r3, [pc, #264]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a41      	ldr	r2, [pc, #260]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004e8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e90:	f7fc feea 	bl	8001c68 <HAL_GetTick>
 8004e94:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004e96:	e008      	b.n	8004eaa <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e98:	f7fc fee6 	bl	8001c68 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d901      	bls.n	8004eaa <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e10e      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004eaa:	4b39      	ldr	r3, [pc, #228]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d1f0      	bne.n	8004e98 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004eb6:	4b36      	ldr	r3, [pc, #216]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004eb8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004eba:	4b37      	ldr	r3, [pc, #220]	@ (8004f98 <HAL_RCC_OscConfig+0x774>)
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004ec6:	0112      	lsls	r2, r2, #4
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	4931      	ldr	r1, [pc, #196]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	628b      	str	r3, [r1, #40]	@ 0x28
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	025b      	lsls	r3, r3, #9
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	431a      	orrs	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eea:	3b01      	subs	r3, #1
 8004eec:	041b      	lsls	r3, r3, #16
 8004eee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	061b      	lsls	r3, r3, #24
 8004efc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f00:	4923      	ldr	r1, [pc, #140]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004f06:	4b22      	ldr	r3, [pc, #136]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0a:	4a21      	ldr	r2, [pc, #132]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f0c:	f023 0301 	bic.w	r3, r3, #1
 8004f10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004f12:	4b1f      	ldr	r3, [pc, #124]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f16:	4b21      	ldr	r3, [pc, #132]	@ (8004f9c <HAL_RCC_OscConfig+0x778>)
 8004f18:	4013      	ands	r3, r2
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004f1e:	00d2      	lsls	r2, r2, #3
 8004f20:	491b      	ldr	r1, [pc, #108]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004f26:	4b1a      	ldr	r3, [pc, #104]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f2a:	f023 020c 	bic.w	r2, r3, #12
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f32:	4917      	ldr	r1, [pc, #92]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f34:	4313      	orrs	r3, r2
 8004f36:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004f38:	4b15      	ldr	r3, [pc, #84]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3c:	f023 0202 	bic.w	r2, r3, #2
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f44:	4912      	ldr	r1, [pc, #72]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004f4a:	4b11      	ldr	r3, [pc, #68]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4e:	4a10      	ldr	r2, [pc, #64]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f56:	4b0e      	ldr	r3, [pc, #56]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f5a:	4a0d      	ldr	r2, [pc, #52]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004f62:	4b0b      	ldr	r3, [pc, #44]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f66:	4a0a      	ldr	r2, [pc, #40]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004f6e:	4b08      	ldr	r3, [pc, #32]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f72:	4a07      	ldr	r2, [pc, #28]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f74:	f043 0301 	orr.w	r3, r3, #1
 8004f78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f7a:	4b05      	ldr	r3, [pc, #20]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a04      	ldr	r2, [pc, #16]	@ (8004f90 <HAL_RCC_OscConfig+0x76c>)
 8004f80:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f86:	f7fc fe6f 	bl	8001c68 <HAL_GetTick>
 8004f8a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f8c:	e011      	b.n	8004fb2 <HAL_RCC_OscConfig+0x78e>
 8004f8e:	bf00      	nop
 8004f90:	58024400 	.word	0x58024400
 8004f94:	58024800 	.word	0x58024800
 8004f98:	fffffc0c 	.word	0xfffffc0c
 8004f9c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fa0:	f7fc fe62 	bl	8001c68 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d901      	bls.n	8004fb2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e08a      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004fb2:	4b47      	ldr	r3, [pc, #284]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d0f0      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x77c>
 8004fbe:	e082      	b.n	80050c6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fc0:	4b43      	ldr	r3, [pc, #268]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a42      	ldr	r2, [pc, #264]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 8004fc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fcc:	f7fc fe4c 	bl	8001c68 <HAL_GetTick>
 8004fd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004fd2:	e008      	b.n	8004fe6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fd4:	f7fc fe48 	bl	8001c68 <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d901      	bls.n	8004fe6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e070      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004fe6:	4b3a      	ldr	r3, [pc, #232]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1f0      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x7b0>
 8004ff2:	e068      	b.n	80050c6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004ff4:	4b36      	ldr	r3, [pc, #216]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 8004ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004ffa:	4b35      	ldr	r3, [pc, #212]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 8004ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ffe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005004:	2b01      	cmp	r3, #1
 8005006:	d031      	beq.n	800506c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	f003 0203 	and.w	r2, r3, #3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005012:	429a      	cmp	r2, r3
 8005014:	d12a      	bne.n	800506c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	091b      	lsrs	r3, r3, #4
 800501a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005022:	429a      	cmp	r2, r3
 8005024:	d122      	bne.n	800506c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005030:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005032:	429a      	cmp	r2, r3
 8005034:	d11a      	bne.n	800506c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	0a5b      	lsrs	r3, r3, #9
 800503a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005042:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005044:	429a      	cmp	r2, r3
 8005046:	d111      	bne.n	800506c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	0c1b      	lsrs	r3, r3, #16
 800504c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005054:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005056:	429a      	cmp	r2, r3
 8005058:	d108      	bne.n	800506c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	0e1b      	lsrs	r3, r3, #24
 800505e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005066:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005068:	429a      	cmp	r2, r3
 800506a:	d001      	beq.n	8005070 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e02b      	b.n	80050c8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005070:	4b17      	ldr	r3, [pc, #92]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 8005072:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005074:	08db      	lsrs	r3, r3, #3
 8005076:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800507a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	429a      	cmp	r2, r3
 8005084:	d01f      	beq.n	80050c6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005086:	4b12      	ldr	r3, [pc, #72]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 8005088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800508a:	4a11      	ldr	r2, [pc, #68]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 800508c:	f023 0301 	bic.w	r3, r3, #1
 8005090:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005092:	f7fc fde9 	bl	8001c68 <HAL_GetTick>
 8005096:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005098:	bf00      	nop
 800509a:	f7fc fde5 	bl	8001c68 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d0f9      	beq.n	800509a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80050a6:	4b0a      	ldr	r3, [pc, #40]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 80050a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050aa:	4b0a      	ldr	r3, [pc, #40]	@ (80050d4 <HAL_RCC_OscConfig+0x8b0>)
 80050ac:	4013      	ands	r3, r2
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80050b2:	00d2      	lsls	r2, r2, #3
 80050b4:	4906      	ldr	r1, [pc, #24]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80050ba:	4b05      	ldr	r3, [pc, #20]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 80050bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050be:	4a04      	ldr	r2, [pc, #16]	@ (80050d0 <HAL_RCC_OscConfig+0x8ac>)
 80050c0:	f043 0301 	orr.w	r3, r3, #1
 80050c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3730      	adds	r7, #48	@ 0x30
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	58024400 	.word	0x58024400
 80050d4:	ffff0007 	.word	0xffff0007

080050d8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b086      	sub	sp, #24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d101      	bne.n	80050ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e19c      	b.n	8005426 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050ec:	4b8a      	ldr	r3, [pc, #552]	@ (8005318 <HAL_RCC_ClockConfig+0x240>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 030f 	and.w	r3, r3, #15
 80050f4:	683a      	ldr	r2, [r7, #0]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d910      	bls.n	800511c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050fa:	4b87      	ldr	r3, [pc, #540]	@ (8005318 <HAL_RCC_ClockConfig+0x240>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f023 020f 	bic.w	r2, r3, #15
 8005102:	4985      	ldr	r1, [pc, #532]	@ (8005318 <HAL_RCC_ClockConfig+0x240>)
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	4313      	orrs	r3, r2
 8005108:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800510a:	4b83      	ldr	r3, [pc, #524]	@ (8005318 <HAL_RCC_ClockConfig+0x240>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 030f 	and.w	r3, r3, #15
 8005112:	683a      	ldr	r2, [r7, #0]
 8005114:	429a      	cmp	r2, r3
 8005116:	d001      	beq.n	800511c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e184      	b.n	8005426 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0304 	and.w	r3, r3, #4
 8005124:	2b00      	cmp	r3, #0
 8005126:	d010      	beq.n	800514a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	691a      	ldr	r2, [r3, #16]
 800512c:	4b7b      	ldr	r3, [pc, #492]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005134:	429a      	cmp	r2, r3
 8005136:	d908      	bls.n	800514a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005138:	4b78      	ldr	r3, [pc, #480]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 800513a:	699b      	ldr	r3, [r3, #24]
 800513c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	691b      	ldr	r3, [r3, #16]
 8005144:	4975      	ldr	r1, [pc, #468]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 8005146:	4313      	orrs	r3, r2
 8005148:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0308 	and.w	r3, r3, #8
 8005152:	2b00      	cmp	r3, #0
 8005154:	d010      	beq.n	8005178 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	695a      	ldr	r2, [r3, #20]
 800515a:	4b70      	ldr	r3, [pc, #448]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 800515c:	69db      	ldr	r3, [r3, #28]
 800515e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005162:	429a      	cmp	r2, r3
 8005164:	d908      	bls.n	8005178 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005166:	4b6d      	ldr	r3, [pc, #436]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 8005168:	69db      	ldr	r3, [r3, #28]
 800516a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	496a      	ldr	r1, [pc, #424]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 8005174:	4313      	orrs	r3, r2
 8005176:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0310 	and.w	r3, r3, #16
 8005180:	2b00      	cmp	r3, #0
 8005182:	d010      	beq.n	80051a6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	699a      	ldr	r2, [r3, #24]
 8005188:	4b64      	ldr	r3, [pc, #400]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 800518a:	69db      	ldr	r3, [r3, #28]
 800518c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005190:	429a      	cmp	r2, r3
 8005192:	d908      	bls.n	80051a6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005194:	4b61      	ldr	r3, [pc, #388]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 8005196:	69db      	ldr	r3, [r3, #28]
 8005198:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	495e      	ldr	r1, [pc, #376]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80051a2:	4313      	orrs	r3, r2
 80051a4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0320 	and.w	r3, r3, #32
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d010      	beq.n	80051d4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	69da      	ldr	r2, [r3, #28]
 80051b6:	4b59      	ldr	r3, [pc, #356]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051be:	429a      	cmp	r2, r3
 80051c0:	d908      	bls.n	80051d4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80051c2:	4b56      	ldr	r3, [pc, #344]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	69db      	ldr	r3, [r3, #28]
 80051ce:	4953      	ldr	r1, [pc, #332]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0302 	and.w	r3, r3, #2
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d010      	beq.n	8005202 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	68da      	ldr	r2, [r3, #12]
 80051e4:	4b4d      	ldr	r3, [pc, #308]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80051e6:	699b      	ldr	r3, [r3, #24]
 80051e8:	f003 030f 	and.w	r3, r3, #15
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d908      	bls.n	8005202 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051f0:	4b4a      	ldr	r3, [pc, #296]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	f023 020f 	bic.w	r2, r3, #15
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	4947      	ldr	r1, [pc, #284]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80051fe:	4313      	orrs	r3, r2
 8005200:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b00      	cmp	r3, #0
 800520c:	d055      	beq.n	80052ba <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800520e:	4b43      	ldr	r3, [pc, #268]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 8005210:	699b      	ldr	r3, [r3, #24]
 8005212:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	4940      	ldr	r1, [pc, #256]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 800521c:	4313      	orrs	r3, r2
 800521e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	2b02      	cmp	r3, #2
 8005226:	d107      	bne.n	8005238 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005228:	4b3c      	ldr	r3, [pc, #240]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d121      	bne.n	8005278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e0f6      	b.n	8005426 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	2b03      	cmp	r3, #3
 800523e:	d107      	bne.n	8005250 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005240:	4b36      	ldr	r3, [pc, #216]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d115      	bne.n	8005278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e0ea      	b.n	8005426 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d107      	bne.n	8005268 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005258:	4b30      	ldr	r3, [pc, #192]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005260:	2b00      	cmp	r3, #0
 8005262:	d109      	bne.n	8005278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e0de      	b.n	8005426 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005268:	4b2c      	ldr	r3, [pc, #176]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0304 	and.w	r3, r3, #4
 8005270:	2b00      	cmp	r3, #0
 8005272:	d101      	bne.n	8005278 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e0d6      	b.n	8005426 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005278:	4b28      	ldr	r3, [pc, #160]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	f023 0207 	bic.w	r2, r3, #7
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	4925      	ldr	r1, [pc, #148]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 8005286:	4313      	orrs	r3, r2
 8005288:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800528a:	f7fc fced 	bl	8001c68 <HAL_GetTick>
 800528e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005290:	e00a      	b.n	80052a8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005292:	f7fc fce9 	bl	8001c68 <HAL_GetTick>
 8005296:	4602      	mov	r2, r0
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d901      	bls.n	80052a8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e0be      	b.n	8005426 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052a8:	4b1c      	ldr	r3, [pc, #112]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80052aa:	691b      	ldr	r3, [r3, #16]
 80052ac:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	00db      	lsls	r3, r3, #3
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d1eb      	bne.n	8005292 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d010      	beq.n	80052e8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	68da      	ldr	r2, [r3, #12]
 80052ca:	4b14      	ldr	r3, [pc, #80]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	f003 030f 	and.w	r3, r3, #15
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d208      	bcs.n	80052e8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052d6:	4b11      	ldr	r3, [pc, #68]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	f023 020f 	bic.w	r2, r3, #15
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	490e      	ldr	r1, [pc, #56]	@ (800531c <HAL_RCC_ClockConfig+0x244>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005318 <HAL_RCC_ClockConfig+0x240>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 030f 	and.w	r3, r3, #15
 80052f0:	683a      	ldr	r2, [r7, #0]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d214      	bcs.n	8005320 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052f6:	4b08      	ldr	r3, [pc, #32]	@ (8005318 <HAL_RCC_ClockConfig+0x240>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f023 020f 	bic.w	r2, r3, #15
 80052fe:	4906      	ldr	r1, [pc, #24]	@ (8005318 <HAL_RCC_ClockConfig+0x240>)
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	4313      	orrs	r3, r2
 8005304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005306:	4b04      	ldr	r3, [pc, #16]	@ (8005318 <HAL_RCC_ClockConfig+0x240>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 030f 	and.w	r3, r3, #15
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	429a      	cmp	r2, r3
 8005312:	d005      	beq.n	8005320 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e086      	b.n	8005426 <HAL_RCC_ClockConfig+0x34e>
 8005318:	52002000 	.word	0x52002000
 800531c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0304 	and.w	r3, r3, #4
 8005328:	2b00      	cmp	r3, #0
 800532a:	d010      	beq.n	800534e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	691a      	ldr	r2, [r3, #16]
 8005330:	4b3f      	ldr	r3, [pc, #252]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 8005332:	699b      	ldr	r3, [r3, #24]
 8005334:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005338:	429a      	cmp	r2, r3
 800533a:	d208      	bcs.n	800534e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800533c:	4b3c      	ldr	r3, [pc, #240]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	4939      	ldr	r1, [pc, #228]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 800534a:	4313      	orrs	r3, r2
 800534c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0308 	and.w	r3, r3, #8
 8005356:	2b00      	cmp	r3, #0
 8005358:	d010      	beq.n	800537c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	695a      	ldr	r2, [r3, #20]
 800535e:	4b34      	ldr	r3, [pc, #208]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 8005360:	69db      	ldr	r3, [r3, #28]
 8005362:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005366:	429a      	cmp	r2, r3
 8005368:	d208      	bcs.n	800537c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800536a:	4b31      	ldr	r3, [pc, #196]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 800536c:	69db      	ldr	r3, [r3, #28]
 800536e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	492e      	ldr	r1, [pc, #184]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 8005378:	4313      	orrs	r3, r2
 800537a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0310 	and.w	r3, r3, #16
 8005384:	2b00      	cmp	r3, #0
 8005386:	d010      	beq.n	80053aa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	699a      	ldr	r2, [r3, #24]
 800538c:	4b28      	ldr	r3, [pc, #160]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 800538e:	69db      	ldr	r3, [r3, #28]
 8005390:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005394:	429a      	cmp	r2, r3
 8005396:	d208      	bcs.n	80053aa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005398:	4b25      	ldr	r3, [pc, #148]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 800539a:	69db      	ldr	r3, [r3, #28]
 800539c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	4922      	ldr	r1, [pc, #136]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 80053a6:	4313      	orrs	r3, r2
 80053a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0320 	and.w	r3, r3, #32
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d010      	beq.n	80053d8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	69da      	ldr	r2, [r3, #28]
 80053ba:	4b1d      	ldr	r3, [pc, #116]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 80053bc:	6a1b      	ldr	r3, [r3, #32]
 80053be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d208      	bcs.n	80053d8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80053c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 80053c8:	6a1b      	ldr	r3, [r3, #32]
 80053ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	69db      	ldr	r3, [r3, #28]
 80053d2:	4917      	ldr	r1, [pc, #92]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80053d8:	f000 f834 	bl	8005444 <HAL_RCC_GetSysClockFreq>
 80053dc:	4602      	mov	r2, r0
 80053de:	4b14      	ldr	r3, [pc, #80]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	0a1b      	lsrs	r3, r3, #8
 80053e4:	f003 030f 	and.w	r3, r3, #15
 80053e8:	4912      	ldr	r1, [pc, #72]	@ (8005434 <HAL_RCC_ClockConfig+0x35c>)
 80053ea:	5ccb      	ldrb	r3, [r1, r3]
 80053ec:	f003 031f 	and.w	r3, r3, #31
 80053f0:	fa22 f303 	lsr.w	r3, r2, r3
 80053f4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80053f6:	4b0e      	ldr	r3, [pc, #56]	@ (8005430 <HAL_RCC_ClockConfig+0x358>)
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	f003 030f 	and.w	r3, r3, #15
 80053fe:	4a0d      	ldr	r2, [pc, #52]	@ (8005434 <HAL_RCC_ClockConfig+0x35c>)
 8005400:	5cd3      	ldrb	r3, [r2, r3]
 8005402:	f003 031f 	and.w	r3, r3, #31
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	fa22 f303 	lsr.w	r3, r2, r3
 800540c:	4a0a      	ldr	r2, [pc, #40]	@ (8005438 <HAL_RCC_ClockConfig+0x360>)
 800540e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005410:	4a0a      	ldr	r2, [pc, #40]	@ (800543c <HAL_RCC_ClockConfig+0x364>)
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005416:	4b0a      	ldr	r3, [pc, #40]	@ (8005440 <HAL_RCC_ClockConfig+0x368>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4618      	mov	r0, r3
 800541c:	f7fc f8de 	bl	80015dc <HAL_InitTick>
 8005420:	4603      	mov	r3, r0
 8005422:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005424:	7bfb      	ldrb	r3, [r7, #15]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3718      	adds	r7, #24
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	58024400 	.word	0x58024400
 8005434:	08013a68 	.word	0x08013a68
 8005438:	24000014 	.word	0x24000014
 800543c:	24000010 	.word	0x24000010
 8005440:	24000018 	.word	0x24000018

08005444 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005444:	b480      	push	{r7}
 8005446:	b089      	sub	sp, #36	@ 0x24
 8005448:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800544a:	4bb3      	ldr	r3, [pc, #716]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005452:	2b18      	cmp	r3, #24
 8005454:	f200 8155 	bhi.w	8005702 <HAL_RCC_GetSysClockFreq+0x2be>
 8005458:	a201      	add	r2, pc, #4	@ (adr r2, 8005460 <HAL_RCC_GetSysClockFreq+0x1c>)
 800545a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800545e:	bf00      	nop
 8005460:	080054c5 	.word	0x080054c5
 8005464:	08005703 	.word	0x08005703
 8005468:	08005703 	.word	0x08005703
 800546c:	08005703 	.word	0x08005703
 8005470:	08005703 	.word	0x08005703
 8005474:	08005703 	.word	0x08005703
 8005478:	08005703 	.word	0x08005703
 800547c:	08005703 	.word	0x08005703
 8005480:	080054eb 	.word	0x080054eb
 8005484:	08005703 	.word	0x08005703
 8005488:	08005703 	.word	0x08005703
 800548c:	08005703 	.word	0x08005703
 8005490:	08005703 	.word	0x08005703
 8005494:	08005703 	.word	0x08005703
 8005498:	08005703 	.word	0x08005703
 800549c:	08005703 	.word	0x08005703
 80054a0:	080054f1 	.word	0x080054f1
 80054a4:	08005703 	.word	0x08005703
 80054a8:	08005703 	.word	0x08005703
 80054ac:	08005703 	.word	0x08005703
 80054b0:	08005703 	.word	0x08005703
 80054b4:	08005703 	.word	0x08005703
 80054b8:	08005703 	.word	0x08005703
 80054bc:	08005703 	.word	0x08005703
 80054c0:	080054f7 	.word	0x080054f7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054c4:	4b94      	ldr	r3, [pc, #592]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0320 	and.w	r3, r3, #32
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d009      	beq.n	80054e4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80054d0:	4b91      	ldr	r3, [pc, #580]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	08db      	lsrs	r3, r3, #3
 80054d6:	f003 0303 	and.w	r3, r3, #3
 80054da:	4a90      	ldr	r2, [pc, #576]	@ (800571c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80054dc:	fa22 f303 	lsr.w	r3, r2, r3
 80054e0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80054e2:	e111      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80054e4:	4b8d      	ldr	r3, [pc, #564]	@ (800571c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80054e6:	61bb      	str	r3, [r7, #24]
      break;
 80054e8:	e10e      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80054ea:	4b8d      	ldr	r3, [pc, #564]	@ (8005720 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80054ec:	61bb      	str	r3, [r7, #24]
      break;
 80054ee:	e10b      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80054f0:	4b8c      	ldr	r3, [pc, #560]	@ (8005724 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80054f2:	61bb      	str	r3, [r7, #24]
      break;
 80054f4:	e108      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80054f6:	4b88      	ldr	r3, [pc, #544]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054fa:	f003 0303 	and.w	r3, r3, #3
 80054fe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005500:	4b85      	ldr	r3, [pc, #532]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005504:	091b      	lsrs	r3, r3, #4
 8005506:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800550a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800550c:	4b82      	ldr	r3, [pc, #520]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800550e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005510:	f003 0301 	and.w	r3, r3, #1
 8005514:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005516:	4b80      	ldr	r3, [pc, #512]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800551a:	08db      	lsrs	r3, r3, #3
 800551c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005520:	68fa      	ldr	r2, [r7, #12]
 8005522:	fb02 f303 	mul.w	r3, r2, r3
 8005526:	ee07 3a90 	vmov	s15, r3
 800552a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800552e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	2b00      	cmp	r3, #0
 8005536:	f000 80e1 	beq.w	80056fc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2b02      	cmp	r3, #2
 800553e:	f000 8083 	beq.w	8005648 <HAL_RCC_GetSysClockFreq+0x204>
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	2b02      	cmp	r3, #2
 8005546:	f200 80a1 	bhi.w	800568c <HAL_RCC_GetSysClockFreq+0x248>
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d003      	beq.n	8005558 <HAL_RCC_GetSysClockFreq+0x114>
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	2b01      	cmp	r3, #1
 8005554:	d056      	beq.n	8005604 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005556:	e099      	b.n	800568c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005558:	4b6f      	ldr	r3, [pc, #444]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0320 	and.w	r3, r3, #32
 8005560:	2b00      	cmp	r3, #0
 8005562:	d02d      	beq.n	80055c0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005564:	4b6c      	ldr	r3, [pc, #432]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	08db      	lsrs	r3, r3, #3
 800556a:	f003 0303 	and.w	r3, r3, #3
 800556e:	4a6b      	ldr	r2, [pc, #428]	@ (800571c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005570:	fa22 f303 	lsr.w	r3, r2, r3
 8005574:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	ee07 3a90 	vmov	s15, r3
 800557c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	ee07 3a90 	vmov	s15, r3
 8005586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800558a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800558e:	4b62      	ldr	r3, [pc, #392]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005596:	ee07 3a90 	vmov	s15, r3
 800559a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800559e:	ed97 6a02 	vldr	s12, [r7, #8]
 80055a2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005728 <HAL_RCC_GetSysClockFreq+0x2e4>
 80055a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055ba:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80055be:	e087      	b.n	80056d0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	ee07 3a90 	vmov	s15, r3
 80055c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ca:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800572c <HAL_RCC_GetSysClockFreq+0x2e8>
 80055ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055d2:	4b51      	ldr	r3, [pc, #324]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055da:	ee07 3a90 	vmov	s15, r3
 80055de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80055e6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005728 <HAL_RCC_GetSysClockFreq+0x2e4>
 80055ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005602:	e065      	b.n	80056d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	ee07 3a90 	vmov	s15, r3
 800560a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800560e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005730 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005612:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005616:	4b40      	ldr	r3, [pc, #256]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800561e:	ee07 3a90 	vmov	s15, r3
 8005622:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005626:	ed97 6a02 	vldr	s12, [r7, #8]
 800562a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005728 <HAL_RCC_GetSysClockFreq+0x2e4>
 800562e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005632:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005636:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800563a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800563e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005642:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005646:	e043      	b.n	80056d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	ee07 3a90 	vmov	s15, r3
 800564e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005652:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005734 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005656:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800565a:	4b2f      	ldr	r3, [pc, #188]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800565c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005662:	ee07 3a90 	vmov	s15, r3
 8005666:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800566a:	ed97 6a02 	vldr	s12, [r7, #8]
 800566e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005728 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005672:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005676:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800567a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800567e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005686:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800568a:	e021      	b.n	80056d0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	ee07 3a90 	vmov	s15, r3
 8005692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005696:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005730 <HAL_RCC_GetSysClockFreq+0x2ec>
 800569a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800569e:	4b1e      	ldr	r3, [pc, #120]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056a6:	ee07 3a90 	vmov	s15, r3
 80056aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80056b2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005728 <HAL_RCC_GetSysClockFreq+0x2e4>
 80056b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80056ce:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80056d0:	4b11      	ldr	r3, [pc, #68]	@ (8005718 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d4:	0a5b      	lsrs	r3, r3, #9
 80056d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80056da:	3301      	adds	r3, #1
 80056dc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	ee07 3a90 	vmov	s15, r3
 80056e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80056e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80056ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056f4:	ee17 3a90 	vmov	r3, s15
 80056f8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80056fa:	e005      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	61bb      	str	r3, [r7, #24]
      break;
 8005700:	e002      	b.n	8005708 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005702:	4b07      	ldr	r3, [pc, #28]	@ (8005720 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005704:	61bb      	str	r3, [r7, #24]
      break;
 8005706:	bf00      	nop
  }

  return sysclockfreq;
 8005708:	69bb      	ldr	r3, [r7, #24]
}
 800570a:	4618      	mov	r0, r3
 800570c:	3724      	adds	r7, #36	@ 0x24
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	58024400 	.word	0x58024400
 800571c:	03d09000 	.word	0x03d09000
 8005720:	003d0900 	.word	0x003d0900
 8005724:	007a1200 	.word	0x007a1200
 8005728:	46000000 	.word	0x46000000
 800572c:	4c742400 	.word	0x4c742400
 8005730:	4a742400 	.word	0x4a742400
 8005734:	4af42400 	.word	0x4af42400

08005738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800573e:	f7ff fe81 	bl	8005444 <HAL_RCC_GetSysClockFreq>
 8005742:	4602      	mov	r2, r0
 8005744:	4b10      	ldr	r3, [pc, #64]	@ (8005788 <HAL_RCC_GetHCLKFreq+0x50>)
 8005746:	699b      	ldr	r3, [r3, #24]
 8005748:	0a1b      	lsrs	r3, r3, #8
 800574a:	f003 030f 	and.w	r3, r3, #15
 800574e:	490f      	ldr	r1, [pc, #60]	@ (800578c <HAL_RCC_GetHCLKFreq+0x54>)
 8005750:	5ccb      	ldrb	r3, [r1, r3]
 8005752:	f003 031f 	and.w	r3, r3, #31
 8005756:	fa22 f303 	lsr.w	r3, r2, r3
 800575a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800575c:	4b0a      	ldr	r3, [pc, #40]	@ (8005788 <HAL_RCC_GetHCLKFreq+0x50>)
 800575e:	699b      	ldr	r3, [r3, #24]
 8005760:	f003 030f 	and.w	r3, r3, #15
 8005764:	4a09      	ldr	r2, [pc, #36]	@ (800578c <HAL_RCC_GetHCLKFreq+0x54>)
 8005766:	5cd3      	ldrb	r3, [r2, r3]
 8005768:	f003 031f 	and.w	r3, r3, #31
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	fa22 f303 	lsr.w	r3, r2, r3
 8005772:	4a07      	ldr	r2, [pc, #28]	@ (8005790 <HAL_RCC_GetHCLKFreq+0x58>)
 8005774:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005776:	4a07      	ldr	r2, [pc, #28]	@ (8005794 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800577c:	4b04      	ldr	r3, [pc, #16]	@ (8005790 <HAL_RCC_GetHCLKFreq+0x58>)
 800577e:	681b      	ldr	r3, [r3, #0]
}
 8005780:	4618      	mov	r0, r3
 8005782:	3708      	adds	r7, #8
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	58024400 	.word	0x58024400
 800578c:	08013a68 	.word	0x08013a68
 8005790:	24000014 	.word	0x24000014
 8005794:	24000010 	.word	0x24000010

08005798 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800579c:	f7ff ffcc 	bl	8005738 <HAL_RCC_GetHCLKFreq>
 80057a0:	4602      	mov	r2, r0
 80057a2:	4b06      	ldr	r3, [pc, #24]	@ (80057bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	091b      	lsrs	r3, r3, #4
 80057a8:	f003 0307 	and.w	r3, r3, #7
 80057ac:	4904      	ldr	r1, [pc, #16]	@ (80057c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80057ae:	5ccb      	ldrb	r3, [r1, r3]
 80057b0:	f003 031f 	and.w	r3, r3, #31
 80057b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	bd80      	pop	{r7, pc}
 80057bc:	58024400 	.word	0x58024400
 80057c0:	08013a68 	.word	0x08013a68

080057c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80057c8:	f7ff ffb6 	bl	8005738 <HAL_RCC_GetHCLKFreq>
 80057cc:	4602      	mov	r2, r0
 80057ce:	4b06      	ldr	r3, [pc, #24]	@ (80057e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	0a1b      	lsrs	r3, r3, #8
 80057d4:	f003 0307 	and.w	r3, r3, #7
 80057d8:	4904      	ldr	r1, [pc, #16]	@ (80057ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80057da:	5ccb      	ldrb	r3, [r1, r3]
 80057dc:	f003 031f 	and.w	r3, r3, #31
 80057e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	58024400 	.word	0x58024400
 80057ec:	08013a68 	.word	0x08013a68

080057f0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	223f      	movs	r2, #63	@ 0x3f
 80057fe:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005800:	4b1a      	ldr	r3, [pc, #104]	@ (800586c <HAL_RCC_GetClockConfig+0x7c>)
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	f003 0207 	and.w	r2, r3, #7
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800580c:	4b17      	ldr	r3, [pc, #92]	@ (800586c <HAL_RCC_GetClockConfig+0x7c>)
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8005818:	4b14      	ldr	r3, [pc, #80]	@ (800586c <HAL_RCC_GetClockConfig+0x7c>)
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	f003 020f 	and.w	r2, r3, #15
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8005824:	4b11      	ldr	r3, [pc, #68]	@ (800586c <HAL_RCC_GetClockConfig+0x7c>)
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8005830:	4b0e      	ldr	r3, [pc, #56]	@ (800586c <HAL_RCC_GetClockConfig+0x7c>)
 8005832:	69db      	ldr	r3, [r3, #28]
 8005834:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800583c:	4b0b      	ldr	r3, [pc, #44]	@ (800586c <HAL_RCC_GetClockConfig+0x7c>)
 800583e:	69db      	ldr	r3, [r3, #28]
 8005840:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8005848:	4b08      	ldr	r3, [pc, #32]	@ (800586c <HAL_RCC_GetClockConfig+0x7c>)
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005854:	4b06      	ldr	r3, [pc, #24]	@ (8005870 <HAL_RCC_GetClockConfig+0x80>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 020f 	and.w	r2, r3, #15
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	601a      	str	r2, [r3, #0]
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	58024400 	.word	0x58024400
 8005870:	52002000 	.word	0x52002000

08005874 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005874:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005878:	b0ca      	sub	sp, #296	@ 0x128
 800587a:	af00      	add	r7, sp, #0
 800587c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005880:	2300      	movs	r3, #0
 8005882:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005886:	2300      	movs	r3, #0
 8005888:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800588c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005894:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005898:	2500      	movs	r5, #0
 800589a:	ea54 0305 	orrs.w	r3, r4, r5
 800589e:	d049      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80058a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058a6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058aa:	d02f      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80058ac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058b0:	d828      	bhi.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80058b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058b6:	d01a      	beq.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80058b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058bc:	d822      	bhi.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d003      	beq.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x56>
 80058c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058c6:	d007      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80058c8:	e01c      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058ca:	4bb8      	ldr	r3, [pc, #736]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ce:	4ab7      	ldr	r2, [pc, #732]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80058d6:	e01a      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80058d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058dc:	3308      	adds	r3, #8
 80058de:	2102      	movs	r1, #2
 80058e0:	4618      	mov	r0, r3
 80058e2:	f002 fb61 	bl	8007fa8 <RCCEx_PLL2_Config>
 80058e6:	4603      	mov	r3, r0
 80058e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80058ec:	e00f      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80058ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f2:	3328      	adds	r3, #40	@ 0x28
 80058f4:	2102      	movs	r1, #2
 80058f6:	4618      	mov	r0, r3
 80058f8:	f002 fc08 	bl	800810c <RCCEx_PLL3_Config>
 80058fc:	4603      	mov	r3, r0
 80058fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005902:	e004      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800590a:	e000      	b.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800590c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800590e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005912:	2b00      	cmp	r3, #0
 8005914:	d10a      	bne.n	800592c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005916:	4ba5      	ldr	r3, [pc, #660]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005918:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800591a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800591e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005922:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005924:	4aa1      	ldr	r2, [pc, #644]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005926:	430b      	orrs	r3, r1
 8005928:	6513      	str	r3, [r2, #80]	@ 0x50
 800592a:	e003      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800592c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005930:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005940:	f04f 0900 	mov.w	r9, #0
 8005944:	ea58 0309 	orrs.w	r3, r8, r9
 8005948:	d047      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800594a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005950:	2b04      	cmp	r3, #4
 8005952:	d82a      	bhi.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005954:	a201      	add	r2, pc, #4	@ (adr r2, 800595c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800595a:	bf00      	nop
 800595c:	08005971 	.word	0x08005971
 8005960:	0800597f 	.word	0x0800597f
 8005964:	08005995 	.word	0x08005995
 8005968:	080059b3 	.word	0x080059b3
 800596c:	080059b3 	.word	0x080059b3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005970:	4b8e      	ldr	r3, [pc, #568]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005974:	4a8d      	ldr	r2, [pc, #564]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005976:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800597a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800597c:	e01a      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800597e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005982:	3308      	adds	r3, #8
 8005984:	2100      	movs	r1, #0
 8005986:	4618      	mov	r0, r3
 8005988:	f002 fb0e 	bl	8007fa8 <RCCEx_PLL2_Config>
 800598c:	4603      	mov	r3, r0
 800598e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005992:	e00f      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005998:	3328      	adds	r3, #40	@ 0x28
 800599a:	2100      	movs	r1, #0
 800599c:	4618      	mov	r0, r3
 800599e:	f002 fbb5 	bl	800810c <RCCEx_PLL3_Config>
 80059a2:	4603      	mov	r3, r0
 80059a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059a8:	e004      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059b0:	e000      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80059b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d10a      	bne.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80059bc:	4b7b      	ldr	r3, [pc, #492]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059c0:	f023 0107 	bic.w	r1, r3, #7
 80059c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ca:	4a78      	ldr	r2, [pc, #480]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059cc:	430b      	orrs	r3, r1
 80059ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80059d0:	e003      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80059da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80059e6:	f04f 0b00 	mov.w	fp, #0
 80059ea:	ea5a 030b 	orrs.w	r3, sl, fp
 80059ee:	d04c      	beq.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80059f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059fa:	d030      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80059fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a00:	d829      	bhi.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005a02:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a04:	d02d      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005a06:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a08:	d825      	bhi.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005a0a:	2b80      	cmp	r3, #128	@ 0x80
 8005a0c:	d018      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005a0e:	2b80      	cmp	r3, #128	@ 0x80
 8005a10:	d821      	bhi.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d002      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005a16:	2b40      	cmp	r3, #64	@ 0x40
 8005a18:	d007      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005a1a:	e01c      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a1c:	4b63      	ldr	r3, [pc, #396]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a20:	4a62      	ldr	r2, [pc, #392]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005a28:	e01c      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a2e:	3308      	adds	r3, #8
 8005a30:	2100      	movs	r1, #0
 8005a32:	4618      	mov	r0, r3
 8005a34:	f002 fab8 	bl	8007fa8 <RCCEx_PLL2_Config>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005a3e:	e011      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a44:	3328      	adds	r3, #40	@ 0x28
 8005a46:	2100      	movs	r1, #0
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f002 fb5f 	bl	800810c <RCCEx_PLL3_Config>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005a54:	e006      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a5c:	e002      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005a5e:	bf00      	nop
 8005a60:	e000      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005a62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10a      	bne.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005a6c:	4b4f      	ldr	r3, [pc, #316]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a70:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a7a:	4a4c      	ldr	r2, [pc, #304]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a7c:	430b      	orrs	r3, r1
 8005a7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005a80:	e003      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005a8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a92:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005a96:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005aa0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	d053      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005ab2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ab6:	d035      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005ab8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005abc:	d82e      	bhi.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005abe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005ac2:	d031      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005ac4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005ac8:	d828      	bhi.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005aca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ace:	d01a      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005ad0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ad4:	d822      	bhi.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d003      	beq.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005ada:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ade:	d007      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005ae0:	e01c      	b.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ae2:	4b32      	ldr	r3, [pc, #200]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae6:	4a31      	ldr	r2, [pc, #196]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ae8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005aec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005aee:	e01c      	b.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005af4:	3308      	adds	r3, #8
 8005af6:	2100      	movs	r1, #0
 8005af8:	4618      	mov	r0, r3
 8005afa:	f002 fa55 	bl	8007fa8 <RCCEx_PLL2_Config>
 8005afe:	4603      	mov	r3, r0
 8005b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005b04:	e011      	b.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b0a:	3328      	adds	r3, #40	@ 0x28
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f002 fafc 	bl	800810c <RCCEx_PLL3_Config>
 8005b14:	4603      	mov	r3, r0
 8005b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b1a:	e006      	b.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b22:	e002      	b.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005b24:	bf00      	nop
 8005b26:	e000      	b.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005b28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d10b      	bne.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005b32:	4b1e      	ldr	r3, [pc, #120]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b36:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b3e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005b42:	4a1a      	ldr	r2, [pc, #104]	@ (8005bac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b44:	430b      	orrs	r3, r1
 8005b46:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b48:	e003      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005b5e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005b62:	2300      	movs	r3, #0
 8005b64:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005b68:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	d056      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b76:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005b7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b7e:	d038      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005b80:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b84:	d831      	bhi.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005b86:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005b8a:	d034      	beq.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005b8c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005b90:	d82b      	bhi.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005b92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b96:	d01d      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005b98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b9c:	d825      	bhi.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d006      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005ba2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ba6:	d00a      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005ba8:	e01f      	b.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005baa:	bf00      	nop
 8005bac:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bb0:	4ba2      	ldr	r3, [pc, #648]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb4:	4aa1      	ldr	r2, [pc, #644]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005bb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005bbc:	e01c      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc2:	3308      	adds	r3, #8
 8005bc4:	2100      	movs	r1, #0
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f002 f9ee 	bl	8007fa8 <RCCEx_PLL2_Config>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005bd2:	e011      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd8:	3328      	adds	r3, #40	@ 0x28
 8005bda:	2100      	movs	r1, #0
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f002 fa95 	bl	800810c <RCCEx_PLL3_Config>
 8005be2:	4603      	mov	r3, r0
 8005be4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005be8:	e006      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bf0:	e002      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005bf2:	bf00      	nop
 8005bf4:	e000      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005bf6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d10b      	bne.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005c00:	4b8e      	ldr	r3, [pc, #568]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c04:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c0c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005c10:	4a8a      	ldr	r2, [pc, #552]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c12:	430b      	orrs	r3, r1
 8005c14:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c16:	e003      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c28:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005c2c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005c30:	2300      	movs	r3, #0
 8005c32:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005c36:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	d03a      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c46:	2b30      	cmp	r3, #48	@ 0x30
 8005c48:	d01f      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005c4a:	2b30      	cmp	r3, #48	@ 0x30
 8005c4c:	d819      	bhi.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005c4e:	2b20      	cmp	r3, #32
 8005c50:	d00c      	beq.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005c52:	2b20      	cmp	r3, #32
 8005c54:	d815      	bhi.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d019      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005c5a:	2b10      	cmp	r3, #16
 8005c5c:	d111      	bne.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c5e:	4b77      	ldr	r3, [pc, #476]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c62:	4a76      	ldr	r2, [pc, #472]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c68:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005c6a:	e011      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c70:	3308      	adds	r3, #8
 8005c72:	2102      	movs	r1, #2
 8005c74:	4618      	mov	r0, r3
 8005c76:	f002 f997 	bl	8007fa8 <RCCEx_PLL2_Config>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005c80:	e006      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c88:	e002      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005c8a:	bf00      	nop
 8005c8c:	e000      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005c8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d10a      	bne.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005c98:	4b68      	ldr	r3, [pc, #416]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c9c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ca6:	4a65      	ldr	r2, [pc, #404]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ca8:	430b      	orrs	r3, r1
 8005caa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005cac:	e003      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cbe:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005cc2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005ccc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	d051      	beq.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ce0:	d035      	beq.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005ce2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ce6:	d82e      	bhi.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005ce8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005cec:	d031      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005cee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005cf2:	d828      	bhi.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005cf4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cf8:	d01a      	beq.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005cfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005cfe:	d822      	bhi.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d003      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005d04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d08:	d007      	beq.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005d0a:	e01c      	b.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d0c:	4b4b      	ldr	r3, [pc, #300]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d10:	4a4a      	ldr	r2, [pc, #296]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005d18:	e01c      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1e:	3308      	adds	r3, #8
 8005d20:	2100      	movs	r1, #0
 8005d22:	4618      	mov	r0, r3
 8005d24:	f002 f940 	bl	8007fa8 <RCCEx_PLL2_Config>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005d2e:	e011      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d34:	3328      	adds	r3, #40	@ 0x28
 8005d36:	2100      	movs	r1, #0
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f002 f9e7 	bl	800810c <RCCEx_PLL3_Config>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005d44:	e006      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d4c:	e002      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005d4e:	bf00      	nop
 8005d50:	e000      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005d52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10a      	bne.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005d5c:	4b37      	ldr	r3, [pc, #220]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d60:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d6a:	4a34      	ldr	r2, [pc, #208]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d6c:	430b      	orrs	r3, r1
 8005d6e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005d70:	e003      	b.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d82:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005d86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005d90:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005d94:	460b      	mov	r3, r1
 8005d96:	4313      	orrs	r3, r2
 8005d98:	d056      	beq.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005da0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005da4:	d033      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005da6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005daa:	d82c      	bhi.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005dac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005db0:	d02f      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005db2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005db6:	d826      	bhi.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005db8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005dbc:	d02b      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005dbe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005dc2:	d820      	bhi.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005dc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005dc8:	d012      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005dca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005dce:	d81a      	bhi.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d022      	beq.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005dd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dd8:	d115      	bne.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dde:	3308      	adds	r3, #8
 8005de0:	2101      	movs	r1, #1
 8005de2:	4618      	mov	r0, r3
 8005de4:	f002 f8e0 	bl	8007fa8 <RCCEx_PLL2_Config>
 8005de8:	4603      	mov	r3, r0
 8005dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005dee:	e015      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df4:	3328      	adds	r3, #40	@ 0x28
 8005df6:	2101      	movs	r1, #1
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f002 f987 	bl	800810c <RCCEx_PLL3_Config>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005e04:	e00a      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e0c:	e006      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005e0e:	bf00      	nop
 8005e10:	e004      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005e12:	bf00      	nop
 8005e14:	e002      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005e16:	bf00      	nop
 8005e18:	e000      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005e1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d10d      	bne.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005e24:	4b05      	ldr	r3, [pc, #20]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e28:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e32:	4a02      	ldr	r2, [pc, #8]	@ (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e34:	430b      	orrs	r3, r1
 8005e36:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e38:	e006      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005e3a:	bf00      	nop
 8005e3c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e50:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005e54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e58:	2300      	movs	r3, #0
 8005e5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e5e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005e62:	460b      	mov	r3, r1
 8005e64:	4313      	orrs	r3, r2
 8005e66:	d055      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005e70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e74:	d033      	beq.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005e76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e7a:	d82c      	bhi.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e80:	d02f      	beq.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005e82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e86:	d826      	bhi.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005e88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e8c:	d02b      	beq.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005e8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e92:	d820      	bhi.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005e94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e98:	d012      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005e9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e9e:	d81a      	bhi.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d022      	beq.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005ea4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ea8:	d115      	bne.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eae:	3308      	adds	r3, #8
 8005eb0:	2101      	movs	r1, #1
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f002 f878 	bl	8007fa8 <RCCEx_PLL2_Config>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005ebe:	e015      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec4:	3328      	adds	r3, #40	@ 0x28
 8005ec6:	2101      	movs	r1, #1
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f002 f91f 	bl	800810c <RCCEx_PLL3_Config>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005ed4:	e00a      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005edc:	e006      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005ede:	bf00      	nop
 8005ee0:	e004      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005ee2:	bf00      	nop
 8005ee4:	e002      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005ee6:	bf00      	nop
 8005ee8:	e000      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005eea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005eec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d10b      	bne.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005ef4:	4ba3      	ldr	r3, [pc, #652]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ef8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f00:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005f04:	4a9f      	ldr	r2, [pc, #636]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f06:	430b      	orrs	r3, r1
 8005f08:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f0a:	e003      	b.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005f20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f24:	2300      	movs	r3, #0
 8005f26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005f2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f2e:	460b      	mov	r3, r1
 8005f30:	4313      	orrs	r3, r2
 8005f32:	d037      	beq.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f3e:	d00e      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005f40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f44:	d816      	bhi.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d018      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005f4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f4e:	d111      	bne.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f50:	4b8c      	ldr	r3, [pc, #560]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f54:	4a8b      	ldr	r2, [pc, #556]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005f5c:	e00f      	b.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f62:	3308      	adds	r3, #8
 8005f64:	2101      	movs	r1, #1
 8005f66:	4618      	mov	r0, r3
 8005f68:	f002 f81e 	bl	8007fa8 <RCCEx_PLL2_Config>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005f72:	e004      	b.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f7a:	e000      	b.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005f7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d10a      	bne.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005f86:	4b7f      	ldr	r3, [pc, #508]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f8a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f94:	4a7b      	ldr	r2, [pc, #492]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f96:	430b      	orrs	r3, r1
 8005f98:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f9a:	e003      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fa0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fac:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005fb0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005fba:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	d039      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fca:	2b03      	cmp	r3, #3
 8005fcc:	d81c      	bhi.n	8006008 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005fce:	a201      	add	r2, pc, #4	@ (adr r2, 8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fd4:	08006011 	.word	0x08006011
 8005fd8:	08005fe5 	.word	0x08005fe5
 8005fdc:	08005ff3 	.word	0x08005ff3
 8005fe0:	08006011 	.word	0x08006011
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fe4:	4b67      	ldr	r3, [pc, #412]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe8:	4a66      	ldr	r2, [pc, #408]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005ff0:	e00f      	b.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff6:	3308      	adds	r3, #8
 8005ff8:	2102      	movs	r1, #2
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f001 ffd4 	bl	8007fa8 <RCCEx_PLL2_Config>
 8006000:	4603      	mov	r3, r0
 8006002:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006006:	e004      	b.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800600e:	e000      	b.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006010:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006012:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10a      	bne.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800601a:	4b5a      	ldr	r3, [pc, #360]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800601c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800601e:	f023 0103 	bic.w	r1, r3, #3
 8006022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006026:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006028:	4a56      	ldr	r2, [pc, #344]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800602a:	430b      	orrs	r3, r1
 800602c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800602e:	e003      	b.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006030:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006034:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800603c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006040:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006044:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006048:	2300      	movs	r3, #0
 800604a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800604e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006052:	460b      	mov	r3, r1
 8006054:	4313      	orrs	r3, r2
 8006056:	f000 809f 	beq.w	8006198 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800605a:	4b4b      	ldr	r3, [pc, #300]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a4a      	ldr	r2, [pc, #296]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006060:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006064:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006066:	f7fb fdff 	bl	8001c68 <HAL_GetTick>
 800606a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800606e:	e00b      	b.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006070:	f7fb fdfa 	bl	8001c68 <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	2b64      	cmp	r3, #100	@ 0x64
 800607e:	d903      	bls.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006086:	e005      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006088:	4b3f      	ldr	r3, [pc, #252]	@ (8006188 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006090:	2b00      	cmp	r3, #0
 8006092:	d0ed      	beq.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006094:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006098:	2b00      	cmp	r3, #0
 800609a:	d179      	bne.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800609c:	4b39      	ldr	r3, [pc, #228]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800609e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80060a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80060a8:	4053      	eors	r3, r2
 80060aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d015      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80060b2:	4b34      	ldr	r3, [pc, #208]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060ba:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80060be:	4b31      	ldr	r3, [pc, #196]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060c2:	4a30      	ldr	r2, [pc, #192]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060c8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80060ca:	4b2e      	ldr	r3, [pc, #184]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ce:	4a2d      	ldr	r2, [pc, #180]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060d4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80060d6:	4a2b      	ldr	r2, [pc, #172]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060d8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80060dc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80060de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80060e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060ea:	d118      	bne.n	800611e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ec:	f7fb fdbc 	bl	8001c68 <HAL_GetTick>
 80060f0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80060f4:	e00d      	b.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060f6:	f7fb fdb7 	bl	8001c68 <HAL_GetTick>
 80060fa:	4602      	mov	r2, r0
 80060fc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006100:	1ad2      	subs	r2, r2, r3
 8006102:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006106:	429a      	cmp	r2, r3
 8006108:	d903      	bls.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800610a:	2303      	movs	r3, #3
 800610c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006110:	e005      	b.n	800611e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006112:	4b1c      	ldr	r3, [pc, #112]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006116:	f003 0302 	and.w	r3, r3, #2
 800611a:	2b00      	cmp	r3, #0
 800611c:	d0eb      	beq.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800611e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006122:	2b00      	cmp	r3, #0
 8006124:	d129      	bne.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800612a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800612e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006132:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006136:	d10e      	bne.n	8006156 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006138:	4b12      	ldr	r3, [pc, #72]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800613a:	691b      	ldr	r3, [r3, #16]
 800613c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006144:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006148:	091a      	lsrs	r2, r3, #4
 800614a:	4b10      	ldr	r3, [pc, #64]	@ (800618c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800614c:	4013      	ands	r3, r2
 800614e:	4a0d      	ldr	r2, [pc, #52]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006150:	430b      	orrs	r3, r1
 8006152:	6113      	str	r3, [r2, #16]
 8006154:	e005      	b.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006156:	4b0b      	ldr	r3, [pc, #44]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	4a0a      	ldr	r2, [pc, #40]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800615c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006160:	6113      	str	r3, [r2, #16]
 8006162:	4b08      	ldr	r3, [pc, #32]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006164:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800616a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800616e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006172:	4a04      	ldr	r2, [pc, #16]	@ (8006184 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006174:	430b      	orrs	r3, r1
 8006176:	6713      	str	r3, [r2, #112]	@ 0x70
 8006178:	e00e      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800617a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800617e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006182:	e009      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006184:	58024400 	.word	0x58024400
 8006188:	58024800 	.word	0x58024800
 800618c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006190:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006194:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800619c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a0:	f002 0301 	and.w	r3, r2, #1
 80061a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80061a8:	2300      	movs	r3, #0
 80061aa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80061ae:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80061b2:	460b      	mov	r3, r1
 80061b4:	4313      	orrs	r3, r2
 80061b6:	f000 8089 	beq.w	80062cc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80061ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061c0:	2b28      	cmp	r3, #40	@ 0x28
 80061c2:	d86b      	bhi.n	800629c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80061c4:	a201      	add	r2, pc, #4	@ (adr r2, 80061cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80061c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ca:	bf00      	nop
 80061cc:	080062a5 	.word	0x080062a5
 80061d0:	0800629d 	.word	0x0800629d
 80061d4:	0800629d 	.word	0x0800629d
 80061d8:	0800629d 	.word	0x0800629d
 80061dc:	0800629d 	.word	0x0800629d
 80061e0:	0800629d 	.word	0x0800629d
 80061e4:	0800629d 	.word	0x0800629d
 80061e8:	0800629d 	.word	0x0800629d
 80061ec:	08006271 	.word	0x08006271
 80061f0:	0800629d 	.word	0x0800629d
 80061f4:	0800629d 	.word	0x0800629d
 80061f8:	0800629d 	.word	0x0800629d
 80061fc:	0800629d 	.word	0x0800629d
 8006200:	0800629d 	.word	0x0800629d
 8006204:	0800629d 	.word	0x0800629d
 8006208:	0800629d 	.word	0x0800629d
 800620c:	08006287 	.word	0x08006287
 8006210:	0800629d 	.word	0x0800629d
 8006214:	0800629d 	.word	0x0800629d
 8006218:	0800629d 	.word	0x0800629d
 800621c:	0800629d 	.word	0x0800629d
 8006220:	0800629d 	.word	0x0800629d
 8006224:	0800629d 	.word	0x0800629d
 8006228:	0800629d 	.word	0x0800629d
 800622c:	080062a5 	.word	0x080062a5
 8006230:	0800629d 	.word	0x0800629d
 8006234:	0800629d 	.word	0x0800629d
 8006238:	0800629d 	.word	0x0800629d
 800623c:	0800629d 	.word	0x0800629d
 8006240:	0800629d 	.word	0x0800629d
 8006244:	0800629d 	.word	0x0800629d
 8006248:	0800629d 	.word	0x0800629d
 800624c:	080062a5 	.word	0x080062a5
 8006250:	0800629d 	.word	0x0800629d
 8006254:	0800629d 	.word	0x0800629d
 8006258:	0800629d 	.word	0x0800629d
 800625c:	0800629d 	.word	0x0800629d
 8006260:	0800629d 	.word	0x0800629d
 8006264:	0800629d 	.word	0x0800629d
 8006268:	0800629d 	.word	0x0800629d
 800626c:	080062a5 	.word	0x080062a5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006274:	3308      	adds	r3, #8
 8006276:	2101      	movs	r1, #1
 8006278:	4618      	mov	r0, r3
 800627a:	f001 fe95 	bl	8007fa8 <RCCEx_PLL2_Config>
 800627e:	4603      	mov	r3, r0
 8006280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006284:	e00f      	b.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800628a:	3328      	adds	r3, #40	@ 0x28
 800628c:	2101      	movs	r1, #1
 800628e:	4618      	mov	r0, r3
 8006290:	f001 ff3c 	bl	800810c <RCCEx_PLL3_Config>
 8006294:	4603      	mov	r3, r0
 8006296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800629a:	e004      	b.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062a2:	e000      	b.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80062a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d10a      	bne.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80062ae:	4bbf      	ldr	r3, [pc, #764]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062b2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80062b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062bc:	4abb      	ldr	r2, [pc, #748]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062be:	430b      	orrs	r3, r1
 80062c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80062c2:	e003      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80062cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d4:	f002 0302 	and.w	r3, r2, #2
 80062d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80062dc:	2300      	movs	r3, #0
 80062de:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80062e2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80062e6:	460b      	mov	r3, r1
 80062e8:	4313      	orrs	r3, r2
 80062ea:	d041      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80062ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062f2:	2b05      	cmp	r3, #5
 80062f4:	d824      	bhi.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80062f6:	a201      	add	r2, pc, #4	@ (adr r2, 80062fc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80062f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062fc:	08006349 	.word	0x08006349
 8006300:	08006315 	.word	0x08006315
 8006304:	0800632b 	.word	0x0800632b
 8006308:	08006349 	.word	0x08006349
 800630c:	08006349 	.word	0x08006349
 8006310:	08006349 	.word	0x08006349
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006318:	3308      	adds	r3, #8
 800631a:	2101      	movs	r1, #1
 800631c:	4618      	mov	r0, r3
 800631e:	f001 fe43 	bl	8007fa8 <RCCEx_PLL2_Config>
 8006322:	4603      	mov	r3, r0
 8006324:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006328:	e00f      	b.n	800634a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800632a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800632e:	3328      	adds	r3, #40	@ 0x28
 8006330:	2101      	movs	r1, #1
 8006332:	4618      	mov	r0, r3
 8006334:	f001 feea 	bl	800810c <RCCEx_PLL3_Config>
 8006338:	4603      	mov	r3, r0
 800633a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800633e:	e004      	b.n	800634a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006346:	e000      	b.n	800634a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006348:	bf00      	nop
    }

    if (ret == HAL_OK)
 800634a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800634e:	2b00      	cmp	r3, #0
 8006350:	d10a      	bne.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006352:	4b96      	ldr	r3, [pc, #600]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006356:	f023 0107 	bic.w	r1, r3, #7
 800635a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800635e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006360:	4a92      	ldr	r2, [pc, #584]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006362:	430b      	orrs	r3, r1
 8006364:	6553      	str	r3, [r2, #84]	@ 0x54
 8006366:	e003      	b.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006368:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800636c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006378:	f002 0304 	and.w	r3, r2, #4
 800637c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006380:	2300      	movs	r3, #0
 8006382:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006386:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800638a:	460b      	mov	r3, r1
 800638c:	4313      	orrs	r3, r2
 800638e:	d044      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006394:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006398:	2b05      	cmp	r3, #5
 800639a:	d825      	bhi.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800639c:	a201      	add	r2, pc, #4	@ (adr r2, 80063a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800639e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a2:	bf00      	nop
 80063a4:	080063f1 	.word	0x080063f1
 80063a8:	080063bd 	.word	0x080063bd
 80063ac:	080063d3 	.word	0x080063d3
 80063b0:	080063f1 	.word	0x080063f1
 80063b4:	080063f1 	.word	0x080063f1
 80063b8:	080063f1 	.word	0x080063f1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80063bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c0:	3308      	adds	r3, #8
 80063c2:	2101      	movs	r1, #1
 80063c4:	4618      	mov	r0, r3
 80063c6:	f001 fdef 	bl	8007fa8 <RCCEx_PLL2_Config>
 80063ca:	4603      	mov	r3, r0
 80063cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80063d0:	e00f      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80063d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063d6:	3328      	adds	r3, #40	@ 0x28
 80063d8:	2101      	movs	r1, #1
 80063da:	4618      	mov	r0, r3
 80063dc:	f001 fe96 	bl	800810c <RCCEx_PLL3_Config>
 80063e0:	4603      	mov	r3, r0
 80063e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80063e6:	e004      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80063ee:	e000      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80063f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10b      	bne.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80063fa:	4b6c      	ldr	r3, [pc, #432]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80063fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063fe:	f023 0107 	bic.w	r1, r3, #7
 8006402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006406:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800640a:	4a68      	ldr	r2, [pc, #416]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800640c:	430b      	orrs	r3, r1
 800640e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006410:	e003      	b.n	800641a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006412:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006416:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800641a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800641e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006422:	f002 0320 	and.w	r3, r2, #32
 8006426:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800642a:	2300      	movs	r3, #0
 800642c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006430:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006434:	460b      	mov	r3, r1
 8006436:	4313      	orrs	r3, r2
 8006438:	d055      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800643a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800643e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006442:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006446:	d033      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006448:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800644c:	d82c      	bhi.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800644e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006452:	d02f      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006454:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006458:	d826      	bhi.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800645a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800645e:	d02b      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006460:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006464:	d820      	bhi.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006466:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800646a:	d012      	beq.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800646c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006470:	d81a      	bhi.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006472:	2b00      	cmp	r3, #0
 8006474:	d022      	beq.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006476:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800647a:	d115      	bne.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800647c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006480:	3308      	adds	r3, #8
 8006482:	2100      	movs	r1, #0
 8006484:	4618      	mov	r0, r3
 8006486:	f001 fd8f 	bl	8007fa8 <RCCEx_PLL2_Config>
 800648a:	4603      	mov	r3, r0
 800648c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006490:	e015      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006496:	3328      	adds	r3, #40	@ 0x28
 8006498:	2102      	movs	r1, #2
 800649a:	4618      	mov	r0, r3
 800649c:	f001 fe36 	bl	800810c <RCCEx_PLL3_Config>
 80064a0:	4603      	mov	r3, r0
 80064a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80064a6:	e00a      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064ae:	e006      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80064b0:	bf00      	nop
 80064b2:	e004      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80064b4:	bf00      	nop
 80064b6:	e002      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80064b8:	bf00      	nop
 80064ba:	e000      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80064bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d10b      	bne.n	80064de <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80064c6:	4b39      	ldr	r3, [pc, #228]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80064c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ca:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80064ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064d6:	4a35      	ldr	r2, [pc, #212]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80064d8:	430b      	orrs	r3, r1
 80064da:	6553      	str	r3, [r2, #84]	@ 0x54
 80064dc:	e003      	b.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80064e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ee:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80064f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80064f6:	2300      	movs	r3, #0
 80064f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80064fc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006500:	460b      	mov	r3, r1
 8006502:	4313      	orrs	r3, r2
 8006504:	d058      	beq.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800650a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800650e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006512:	d033      	beq.n	800657c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006514:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006518:	d82c      	bhi.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800651a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800651e:	d02f      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006520:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006524:	d826      	bhi.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006526:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800652a:	d02b      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800652c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006530:	d820      	bhi.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006532:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006536:	d012      	beq.n	800655e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006538:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800653c:	d81a      	bhi.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800653e:	2b00      	cmp	r3, #0
 8006540:	d022      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006542:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006546:	d115      	bne.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800654c:	3308      	adds	r3, #8
 800654e:	2100      	movs	r1, #0
 8006550:	4618      	mov	r0, r3
 8006552:	f001 fd29 	bl	8007fa8 <RCCEx_PLL2_Config>
 8006556:	4603      	mov	r3, r0
 8006558:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800655c:	e015      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800655e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006562:	3328      	adds	r3, #40	@ 0x28
 8006564:	2102      	movs	r1, #2
 8006566:	4618      	mov	r0, r3
 8006568:	f001 fdd0 	bl	800810c <RCCEx_PLL3_Config>
 800656c:	4603      	mov	r3, r0
 800656e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006572:	e00a      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800657a:	e006      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800657c:	bf00      	nop
 800657e:	e004      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006580:	bf00      	nop
 8006582:	e002      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006584:	bf00      	nop
 8006586:	e000      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006588:	bf00      	nop
    }

    if (ret == HAL_OK)
 800658a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10e      	bne.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006592:	4b06      	ldr	r3, [pc, #24]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006596:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800659a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800659e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065a2:	4a02      	ldr	r2, [pc, #8]	@ (80065ac <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80065a4:	430b      	orrs	r3, r1
 80065a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80065a8:	e006      	b.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80065aa:	bf00      	nop
 80065ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80065b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80065c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80065c8:	2300      	movs	r3, #0
 80065ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80065ce:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80065d2:	460b      	mov	r3, r1
 80065d4:	4313      	orrs	r3, r2
 80065d6:	d055      	beq.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80065d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80065e0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80065e4:	d033      	beq.n	800664e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80065e6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80065ea:	d82c      	bhi.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80065ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065f0:	d02f      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80065f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065f6:	d826      	bhi.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80065f8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80065fc:	d02b      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80065fe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006602:	d820      	bhi.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006604:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006608:	d012      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800660a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800660e:	d81a      	bhi.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006610:	2b00      	cmp	r3, #0
 8006612:	d022      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006614:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006618:	d115      	bne.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800661a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800661e:	3308      	adds	r3, #8
 8006620:	2100      	movs	r1, #0
 8006622:	4618      	mov	r0, r3
 8006624:	f001 fcc0 	bl	8007fa8 <RCCEx_PLL2_Config>
 8006628:	4603      	mov	r3, r0
 800662a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800662e:	e015      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006634:	3328      	adds	r3, #40	@ 0x28
 8006636:	2102      	movs	r1, #2
 8006638:	4618      	mov	r0, r3
 800663a:	f001 fd67 	bl	800810c <RCCEx_PLL3_Config>
 800663e:	4603      	mov	r3, r0
 8006640:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006644:	e00a      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800664c:	e006      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800664e:	bf00      	nop
 8006650:	e004      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006652:	bf00      	nop
 8006654:	e002      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006656:	bf00      	nop
 8006658:	e000      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800665a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800665c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10b      	bne.n	800667c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006664:	4ba1      	ldr	r3, [pc, #644]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006668:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800666c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006670:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006674:	4a9d      	ldr	r2, [pc, #628]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006676:	430b      	orrs	r3, r1
 8006678:	6593      	str	r3, [r2, #88]	@ 0x58
 800667a:	e003      	b.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800667c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006680:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668c:	f002 0308 	and.w	r3, r2, #8
 8006690:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006694:	2300      	movs	r3, #0
 8006696:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800669a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800669e:	460b      	mov	r3, r1
 80066a0:	4313      	orrs	r3, r2
 80066a2:	d01e      	beq.n	80066e2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80066a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066b0:	d10c      	bne.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80066b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066b6:	3328      	adds	r3, #40	@ 0x28
 80066b8:	2102      	movs	r1, #2
 80066ba:	4618      	mov	r0, r3
 80066bc:	f001 fd26 	bl	800810c <RCCEx_PLL3_Config>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d002      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80066cc:	4b87      	ldr	r3, [pc, #540]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066d0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80066d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066dc:	4a83      	ldr	r2, [pc, #524]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066de:	430b      	orrs	r3, r1
 80066e0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80066e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ea:	f002 0310 	and.w	r3, r2, #16
 80066ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80066f2:	2300      	movs	r3, #0
 80066f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80066f8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80066fc:	460b      	mov	r3, r1
 80066fe:	4313      	orrs	r3, r2
 8006700:	d01e      	beq.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006706:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800670a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800670e:	d10c      	bne.n	800672a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006714:	3328      	adds	r3, #40	@ 0x28
 8006716:	2102      	movs	r1, #2
 8006718:	4618      	mov	r0, r3
 800671a:	f001 fcf7 	bl	800810c <RCCEx_PLL3_Config>
 800671e:	4603      	mov	r3, r0
 8006720:	2b00      	cmp	r3, #0
 8006722:	d002      	beq.n	800672a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800672a:	4b70      	ldr	r3, [pc, #448]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800672c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800672e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006736:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800673a:	4a6c      	ldr	r2, [pc, #432]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800673c:	430b      	orrs	r3, r1
 800673e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006748:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800674c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006750:	2300      	movs	r3, #0
 8006752:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006756:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800675a:	460b      	mov	r3, r1
 800675c:	4313      	orrs	r3, r2
 800675e:	d03e      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006764:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006768:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800676c:	d022      	beq.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800676e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006772:	d81b      	bhi.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006774:	2b00      	cmp	r3, #0
 8006776:	d003      	beq.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800677c:	d00b      	beq.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800677e:	e015      	b.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006784:	3308      	adds	r3, #8
 8006786:	2100      	movs	r1, #0
 8006788:	4618      	mov	r0, r3
 800678a:	f001 fc0d 	bl	8007fa8 <RCCEx_PLL2_Config>
 800678e:	4603      	mov	r3, r0
 8006790:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006794:	e00f      	b.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800679a:	3328      	adds	r3, #40	@ 0x28
 800679c:	2102      	movs	r1, #2
 800679e:	4618      	mov	r0, r3
 80067a0:	f001 fcb4 	bl	800810c <RCCEx_PLL3_Config>
 80067a4:	4603      	mov	r3, r0
 80067a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80067aa:	e004      	b.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067b2:	e000      	b.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80067b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d10b      	bne.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80067be:	4b4b      	ldr	r3, [pc, #300]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067c2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80067c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80067ce:	4a47      	ldr	r2, [pc, #284]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067d0:	430b      	orrs	r3, r1
 80067d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80067d4:	e003      	b.n	80067de <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80067de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80067ea:	67bb      	str	r3, [r7, #120]	@ 0x78
 80067ec:	2300      	movs	r3, #0
 80067ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80067f0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80067f4:	460b      	mov	r3, r1
 80067f6:	4313      	orrs	r3, r2
 80067f8:	d03b      	beq.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80067fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006802:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006806:	d01f      	beq.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006808:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800680c:	d818      	bhi.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800680e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006812:	d003      	beq.n	800681c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006814:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006818:	d007      	beq.n	800682a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800681a:	e011      	b.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800681c:	4b33      	ldr	r3, [pc, #204]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800681e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006820:	4a32      	ldr	r2, [pc, #200]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006822:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006826:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006828:	e00f      	b.n	800684a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800682a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800682e:	3328      	adds	r3, #40	@ 0x28
 8006830:	2101      	movs	r1, #1
 8006832:	4618      	mov	r0, r3
 8006834:	f001 fc6a 	bl	800810c <RCCEx_PLL3_Config>
 8006838:	4603      	mov	r3, r0
 800683a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800683e:	e004      	b.n	800684a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006846:	e000      	b.n	800684a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006848:	bf00      	nop
    }

    if (ret == HAL_OK)
 800684a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800684e:	2b00      	cmp	r3, #0
 8006850:	d10b      	bne.n	800686a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006852:	4b26      	ldr	r3, [pc, #152]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006856:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800685a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800685e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006862:	4a22      	ldr	r2, [pc, #136]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006864:	430b      	orrs	r3, r1
 8006866:	6553      	str	r3, [r2, #84]	@ 0x54
 8006868:	e003      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800686a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800686e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800687e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006880:	2300      	movs	r3, #0
 8006882:	677b      	str	r3, [r7, #116]	@ 0x74
 8006884:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006888:	460b      	mov	r3, r1
 800688a:	4313      	orrs	r3, r2
 800688c:	d034      	beq.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800688e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006892:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006894:	2b00      	cmp	r3, #0
 8006896:	d003      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800689c:	d007      	beq.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800689e:	e011      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068a0:	4b12      	ldr	r3, [pc, #72]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a4:	4a11      	ldr	r2, [pc, #68]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80068ac:	e00e      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80068ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068b2:	3308      	adds	r3, #8
 80068b4:	2102      	movs	r1, #2
 80068b6:	4618      	mov	r0, r3
 80068b8:	f001 fb76 	bl	8007fa8 <RCCEx_PLL2_Config>
 80068bc:	4603      	mov	r3, r0
 80068be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80068c2:	e003      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80068ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d10d      	bne.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80068d4:	4b05      	ldr	r3, [pc, #20]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068d8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80068dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068e2:	4a02      	ldr	r2, [pc, #8]	@ (80068ec <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068e4:	430b      	orrs	r3, r1
 80068e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80068e8:	e006      	b.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80068ea:	bf00      	nop
 80068ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80068f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006900:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006904:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006906:	2300      	movs	r3, #0
 8006908:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800690a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800690e:	460b      	mov	r3, r1
 8006910:	4313      	orrs	r3, r2
 8006912:	d00c      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006918:	3328      	adds	r3, #40	@ 0x28
 800691a:	2102      	movs	r1, #2
 800691c:	4618      	mov	r0, r3
 800691e:	f001 fbf5 	bl	800810c <RCCEx_PLL3_Config>
 8006922:	4603      	mov	r3, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d002      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800692e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006936:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800693a:	663b      	str	r3, [r7, #96]	@ 0x60
 800693c:	2300      	movs	r3, #0
 800693e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006940:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006944:	460b      	mov	r3, r1
 8006946:	4313      	orrs	r3, r2
 8006948:	d038      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800694a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800694e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006952:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006956:	d018      	beq.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006958:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800695c:	d811      	bhi.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800695e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006962:	d014      	beq.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006968:	d80b      	bhi.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800696a:	2b00      	cmp	r3, #0
 800696c:	d011      	beq.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800696e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006972:	d106      	bne.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006974:	4bc3      	ldr	r3, [pc, #780]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006978:	4ac2      	ldr	r2, [pc, #776]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800697a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800697e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006980:	e008      	b.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006988:	e004      	b.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800698a:	bf00      	nop
 800698c:	e002      	b.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800698e:	bf00      	nop
 8006990:	e000      	b.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006992:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006994:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006998:	2b00      	cmp	r3, #0
 800699a:	d10b      	bne.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800699c:	4bb9      	ldr	r3, [pc, #740]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800699e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069a0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80069a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ac:	4ab5      	ldr	r2, [pc, #724]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069ae:	430b      	orrs	r3, r1
 80069b0:	6553      	str	r3, [r2, #84]	@ 0x54
 80069b2:	e003      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80069bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80069c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069ca:	2300      	movs	r3, #0
 80069cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069ce:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80069d2:	460b      	mov	r3, r1
 80069d4:	4313      	orrs	r3, r2
 80069d6:	d009      	beq.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80069d8:	4baa      	ldr	r3, [pc, #680]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069dc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80069e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069e6:	4aa7      	ldr	r2, [pc, #668]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069e8:	430b      	orrs	r3, r1
 80069ea:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80069ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80069f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80069fa:	2300      	movs	r3, #0
 80069fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80069fe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006a02:	460b      	mov	r3, r1
 8006a04:	4313      	orrs	r3, r2
 8006a06:	d00a      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006a08:	4b9e      	ldr	r3, [pc, #632]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a14:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006a18:	4a9a      	ldr	r2, [pc, #616]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a1a:	430b      	orrs	r3, r1
 8006a1c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a26:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a30:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006a34:	460b      	mov	r3, r1
 8006a36:	4313      	orrs	r3, r2
 8006a38:	d009      	beq.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006a3a:	4b92      	ldr	r3, [pc, #584]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a3e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a48:	4a8e      	ldr	r2, [pc, #568]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a4a:	430b      	orrs	r3, r1
 8006a4c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a56:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006a5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a60:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006a64:	460b      	mov	r3, r1
 8006a66:	4313      	orrs	r3, r2
 8006a68:	d00e      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006a6a:	4b86      	ldr	r3, [pc, #536]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	4a85      	ldr	r2, [pc, #532]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a70:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006a74:	6113      	str	r3, [r2, #16]
 8006a76:	4b83      	ldr	r3, [pc, #524]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a78:	6919      	ldr	r1, [r3, #16]
 8006a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a7e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006a82:	4a80      	ldr	r2, [pc, #512]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a84:	430b      	orrs	r3, r1
 8006a86:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a90:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006a94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a96:	2300      	movs	r3, #0
 8006a98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a9a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006a9e:	460b      	mov	r3, r1
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	d009      	beq.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006aa4:	4b77      	ldr	r3, [pc, #476]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006aa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006aa8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab2:	4a74      	ldr	r2, [pc, #464]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ab4:	430b      	orrs	r3, r1
 8006ab6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006ac4:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aca:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006ace:	460b      	mov	r3, r1
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	d00a      	beq.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006ad4:	4b6b      	ldr	r3, [pc, #428]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ad8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ae4:	4a67      	ldr	r2, [pc, #412]	@ (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ae6:	430b      	orrs	r3, r1
 8006ae8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af2:	2100      	movs	r1, #0
 8006af4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006af6:	f003 0301 	and.w	r3, r3, #1
 8006afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006afc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006b00:	460b      	mov	r3, r1
 8006b02:	4313      	orrs	r3, r2
 8006b04:	d011      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b0a:	3308      	adds	r3, #8
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f001 fa4a 	bl	8007fa8 <RCCEx_PLL2_Config>
 8006b14:	4603      	mov	r3, r0
 8006b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006b1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d003      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b32:	2100      	movs	r1, #0
 8006b34:	6239      	str	r1, [r7, #32]
 8006b36:	f003 0302 	and.w	r3, r3, #2
 8006b3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b3c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006b40:	460b      	mov	r3, r1
 8006b42:	4313      	orrs	r3, r2
 8006b44:	d011      	beq.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b4a:	3308      	adds	r3, #8
 8006b4c:	2101      	movs	r1, #1
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f001 fa2a 	bl	8007fa8 <RCCEx_PLL2_Config>
 8006b54:	4603      	mov	r3, r0
 8006b56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d003      	beq.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b72:	2100      	movs	r1, #0
 8006b74:	61b9      	str	r1, [r7, #24]
 8006b76:	f003 0304 	and.w	r3, r3, #4
 8006b7a:	61fb      	str	r3, [r7, #28]
 8006b7c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006b80:	460b      	mov	r3, r1
 8006b82:	4313      	orrs	r3, r2
 8006b84:	d011      	beq.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b8a:	3308      	adds	r3, #8
 8006b8c:	2102      	movs	r1, #2
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f001 fa0a 	bl	8007fa8 <RCCEx_PLL2_Config>
 8006b94:	4603      	mov	r3, r0
 8006b96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006b9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d003      	beq.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ba2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ba6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb2:	2100      	movs	r1, #0
 8006bb4:	6139      	str	r1, [r7, #16]
 8006bb6:	f003 0308 	and.w	r3, r3, #8
 8006bba:	617b      	str	r3, [r7, #20]
 8006bbc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006bc0:	460b      	mov	r3, r1
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	d011      	beq.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bca:	3328      	adds	r3, #40	@ 0x28
 8006bcc:	2100      	movs	r1, #0
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f001 fa9c 	bl	800810c <RCCEx_PLL3_Config>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006bda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d003      	beq.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006be2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006be6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf2:	2100      	movs	r1, #0
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	f003 0310 	and.w	r3, r3, #16
 8006bfa:	60fb      	str	r3, [r7, #12]
 8006bfc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006c00:	460b      	mov	r3, r1
 8006c02:	4313      	orrs	r3, r2
 8006c04:	d011      	beq.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c0a:	3328      	adds	r3, #40	@ 0x28
 8006c0c:	2101      	movs	r1, #1
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f001 fa7c 	bl	800810c <RCCEx_PLL3_Config>
 8006c14:	4603      	mov	r3, r0
 8006c16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006c1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d003      	beq.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c32:	2100      	movs	r1, #0
 8006c34:	6039      	str	r1, [r7, #0]
 8006c36:	f003 0320 	and.w	r3, r3, #32
 8006c3a:	607b      	str	r3, [r7, #4]
 8006c3c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006c40:	460b      	mov	r3, r1
 8006c42:	4313      	orrs	r3, r2
 8006c44:	d011      	beq.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c4a:	3328      	adds	r3, #40	@ 0x28
 8006c4c:	2102      	movs	r1, #2
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f001 fa5c 	bl	800810c <RCCEx_PLL3_Config>
 8006c54:	4603      	mov	r3, r0
 8006c56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d003      	beq.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006c6a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d101      	bne.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006c72:	2300      	movs	r3, #0
 8006c74:	e000      	b.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c84:	58024400 	.word	0x58024400

08006c88 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b090      	sub	sp, #64	@ 0x40
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006c92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c96:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006c9a:	430b      	orrs	r3, r1
 8006c9c:	f040 8094 	bne.w	8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006ca0:	4b9e      	ldr	r3, [pc, #632]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ca2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ca4:	f003 0307 	and.w	r3, r3, #7
 8006ca8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cac:	2b04      	cmp	r3, #4
 8006cae:	f200 8087 	bhi.w	8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb8:	08006ccd 	.word	0x08006ccd
 8006cbc:	08006cf5 	.word	0x08006cf5
 8006cc0:	08006d1d 	.word	0x08006d1d
 8006cc4:	08006db9 	.word	0x08006db9
 8006cc8:	08006d45 	.word	0x08006d45
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006ccc:	4b93      	ldr	r3, [pc, #588]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cd8:	d108      	bne.n	8006cec <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006cda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f001 f810 	bl	8007d04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ce8:	f000 bd45 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006cec:	2300      	movs	r3, #0
 8006cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cf0:	f000 bd41 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006cf4:	4b89      	ldr	r3, [pc, #548]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d00:	d108      	bne.n	8006d14 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d02:	f107 0318 	add.w	r3, r7, #24
 8006d06:	4618      	mov	r0, r3
 8006d08:	f000 fd54 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d10:	f000 bd31 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d14:	2300      	movs	r3, #0
 8006d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d18:	f000 bd2d 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006d1c:	4b7f      	ldr	r3, [pc, #508]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d28:	d108      	bne.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d2a:	f107 030c 	add.w	r3, r7, #12
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f000 fe94 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d38:	f000 bd1d 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d40:	f000 bd19 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006d44:	4b75      	ldr	r3, [pc, #468]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d48:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006d4c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006d4e:	4b73      	ldr	r3, [pc, #460]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0304 	and.w	r3, r3, #4
 8006d56:	2b04      	cmp	r3, #4
 8006d58:	d10c      	bne.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d109      	bne.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d60:	4b6e      	ldr	r3, [pc, #440]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	08db      	lsrs	r3, r3, #3
 8006d66:	f003 0303 	and.w	r3, r3, #3
 8006d6a:	4a6d      	ldr	r2, [pc, #436]	@ (8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d72:	e01f      	b.n	8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006d74:	4b69      	ldr	r3, [pc, #420]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d80:	d106      	bne.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006d82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d88:	d102      	bne.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006d8a:	4b66      	ldr	r3, [pc, #408]	@ (8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d8e:	e011      	b.n	8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006d90:	4b62      	ldr	r3, [pc, #392]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d9c:	d106      	bne.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006da0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006da4:	d102      	bne.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006da6:	4b60      	ldr	r3, [pc, #384]	@ (8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006daa:	e003      	b.n	8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006dac:	2300      	movs	r3, #0
 8006dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006db0:	f000 bce1 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006db4:	f000 bcdf 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006db8:	4b5c      	ldr	r3, [pc, #368]	@ (8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dbc:	f000 bcdb 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dc4:	f000 bcd7 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006dc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dcc:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006dd0:	430b      	orrs	r3, r1
 8006dd2:	f040 80ad 	bne.w	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006dd6:	4b51      	ldr	r3, [pc, #324]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006dd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dda:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006dde:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006de6:	d056      	beq.n	8006e96 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dee:	f200 8090 	bhi.w	8006f12 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df4:	2bc0      	cmp	r3, #192	@ 0xc0
 8006df6:	f000 8088 	beq.w	8006f0a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dfc:	2bc0      	cmp	r3, #192	@ 0xc0
 8006dfe:	f200 8088 	bhi.w	8006f12 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e04:	2b80      	cmp	r3, #128	@ 0x80
 8006e06:	d032      	beq.n	8006e6e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e0a:	2b80      	cmp	r3, #128	@ 0x80
 8006e0c:	f200 8081 	bhi.w	8006f12 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d003      	beq.n	8006e1e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e18:	2b40      	cmp	r3, #64	@ 0x40
 8006e1a:	d014      	beq.n	8006e46 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006e1c:	e079      	b.n	8006f12 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006e1e:	4b3f      	ldr	r3, [pc, #252]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e2a:	d108      	bne.n	8006e3e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e30:	4618      	mov	r0, r3
 8006e32:	f000 ff67 	bl	8007d04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e3a:	f000 bc9c 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e42:	f000 bc98 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006e46:	4b35      	ldr	r3, [pc, #212]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e52:	d108      	bne.n	8006e66 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e54:	f107 0318 	add.w	r3, r7, #24
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f000 fcab 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e62:	f000 bc88 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e66:	2300      	movs	r3, #0
 8006e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e6a:	f000 bc84 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e6e:	4b2b      	ldr	r3, [pc, #172]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e7a:	d108      	bne.n	8006e8e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e7c:	f107 030c 	add.w	r3, r7, #12
 8006e80:	4618      	mov	r0, r3
 8006e82:	f000 fdeb 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e8a:	f000 bc74 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e92:	f000 bc70 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e96:	4b21      	ldr	r3, [pc, #132]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006e9e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f003 0304 	and.w	r3, r3, #4
 8006ea8:	2b04      	cmp	r3, #4
 8006eaa:	d10c      	bne.n	8006ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d109      	bne.n	8006ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	08db      	lsrs	r3, r3, #3
 8006eb8:	f003 0303 	and.w	r3, r3, #3
 8006ebc:	4a18      	ldr	r2, [pc, #96]	@ (8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8006ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ec4:	e01f      	b.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ec6:	4b15      	ldr	r3, [pc, #84]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ed2:	d106      	bne.n	8006ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ed6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eda:	d102      	bne.n	8006ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006edc:	4b11      	ldr	r3, [pc, #68]	@ (8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ee0:	e011      	b.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006eee:	d106      	bne.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ef2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ef6:	d102      	bne.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006efc:	e003      	b.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006efe:	2300      	movs	r3, #0
 8006f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006f02:	f000 bc38 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006f06:	f000 bc36 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006f0a:	4b08      	ldr	r3, [pc, #32]	@ (8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f0e:	f000 bc32 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006f12:	2300      	movs	r3, #0
 8006f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f16:	f000 bc2e 	b.w	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006f1a:	bf00      	nop
 8006f1c:	58024400 	.word	0x58024400
 8006f20:	03d09000 	.word	0x03d09000
 8006f24:	003d0900 	.word	0x003d0900
 8006f28:	007a1200 	.word	0x007a1200
 8006f2c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006f30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f34:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006f38:	430b      	orrs	r3, r1
 8006f3a:	f040 809c 	bne.w	8007076 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006f3e:	4b9e      	ldr	r3, [pc, #632]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f42:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8006f46:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f4e:	d054      	beq.n	8006ffa <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f56:	f200 808b 	bhi.w	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f5c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006f60:	f000 8083 	beq.w	800706a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f66:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006f6a:	f200 8081 	bhi.w	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f74:	d02f      	beq.n	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8006f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f7c:	d878      	bhi.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d004      	beq.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f8a:	d012      	beq.n	8006fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006f8c:	e070      	b.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f8e:	4b8a      	ldr	r3, [pc, #552]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f9a:	d107      	bne.n	8006fac <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f000 feaf 	bl	8007d04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006faa:	e3e4      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006fac:	2300      	movs	r3, #0
 8006fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fb0:	e3e1      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006fb2:	4b81      	ldr	r3, [pc, #516]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fbe:	d107      	bne.n	8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fc0:	f107 0318 	add.w	r3, r7, #24
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f000 fbf5 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006fce:	e3d2      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fd4:	e3cf      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006fd6:	4b78      	ldr	r3, [pc, #480]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006fde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fe2:	d107      	bne.n	8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fe4:	f107 030c 	add.w	r3, r7, #12
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f000 fd37 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ff2:	e3c0      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ff8:	e3bd      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006ffa:	4b6f      	ldr	r3, [pc, #444]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ffe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007002:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007004:	4b6c      	ldr	r3, [pc, #432]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 0304 	and.w	r3, r3, #4
 800700c:	2b04      	cmp	r3, #4
 800700e:	d10c      	bne.n	800702a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8007010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007012:	2b00      	cmp	r3, #0
 8007014:	d109      	bne.n	800702a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007016:	4b68      	ldr	r3, [pc, #416]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	08db      	lsrs	r3, r3, #3
 800701c:	f003 0303 	and.w	r3, r3, #3
 8007020:	4a66      	ldr	r2, [pc, #408]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007022:	fa22 f303 	lsr.w	r3, r2, r3
 8007026:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007028:	e01e      	b.n	8007068 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800702a:	4b63      	ldr	r3, [pc, #396]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007032:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007036:	d106      	bne.n	8007046 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800703a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800703e:	d102      	bne.n	8007046 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007040:	4b5f      	ldr	r3, [pc, #380]	@ (80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007042:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007044:	e010      	b.n	8007068 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007046:	4b5c      	ldr	r3, [pc, #368]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800704e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007052:	d106      	bne.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007056:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800705a:	d102      	bne.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800705c:	4b59      	ldr	r3, [pc, #356]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800705e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007060:	e002      	b.n	8007068 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007062:	2300      	movs	r3, #0
 8007064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007066:	e386      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007068:	e385      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800706a:	4b57      	ldr	r3, [pc, #348]	@ (80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800706c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800706e:	e382      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007070:	2300      	movs	r3, #0
 8007072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007074:	e37f      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007076:	e9d7 2300 	ldrd	r2, r3, [r7]
 800707a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800707e:	430b      	orrs	r3, r1
 8007080:	f040 80a7 	bne.w	80071d2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007084:	4b4c      	ldr	r3, [pc, #304]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007088:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800708c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800708e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007090:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007094:	d055      	beq.n	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8007096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007098:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800709c:	f200 8096 	bhi.w	80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80070a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80070a6:	f000 8084 	beq.w	80071b2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80070aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80070b0:	f200 808c 	bhi.w	80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80070b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070ba:	d030      	beq.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80070bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070c2:	f200 8083 	bhi.w	80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d004      	beq.n	80070d6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80070cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070d2:	d012      	beq.n	80070fa <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80070d4:	e07a      	b.n	80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80070d6:	4b38      	ldr	r3, [pc, #224]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070e2:	d107      	bne.n	80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80070e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80070e8:	4618      	mov	r0, r3
 80070ea:	f000 fe0b 	bl	8007d04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80070ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80070f2:	e340      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80070f4:	2300      	movs	r3, #0
 80070f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070f8:	e33d      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80070fa:	4b2f      	ldr	r3, [pc, #188]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007102:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007106:	d107      	bne.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007108:	f107 0318 	add.w	r3, r7, #24
 800710c:	4618      	mov	r0, r3
 800710e:	f000 fb51 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007116:	e32e      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007118:	2300      	movs	r3, #0
 800711a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800711c:	e32b      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800711e:	4b26      	ldr	r3, [pc, #152]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007126:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800712a:	d107      	bne.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800712c:	f107 030c 	add.w	r3, r7, #12
 8007130:	4618      	mov	r0, r3
 8007132:	f000 fc93 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800713a:	e31c      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800713c:	2300      	movs	r3, #0
 800713e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007140:	e319      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007142:	4b1d      	ldr	r3, [pc, #116]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007146:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800714a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800714c:	4b1a      	ldr	r3, [pc, #104]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 0304 	and.w	r3, r3, #4
 8007154:	2b04      	cmp	r3, #4
 8007156:	d10c      	bne.n	8007172 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800715a:	2b00      	cmp	r3, #0
 800715c:	d109      	bne.n	8007172 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800715e:	4b16      	ldr	r3, [pc, #88]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	08db      	lsrs	r3, r3, #3
 8007164:	f003 0303 	and.w	r3, r3, #3
 8007168:	4a14      	ldr	r2, [pc, #80]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800716a:	fa22 f303 	lsr.w	r3, r2, r3
 800716e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007170:	e01e      	b.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007172:	4b11      	ldr	r3, [pc, #68]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800717a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800717e:	d106      	bne.n	800718e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8007180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007182:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007186:	d102      	bne.n	800718e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007188:	4b0d      	ldr	r3, [pc, #52]	@ (80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800718a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800718c:	e010      	b.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800718e:	4b0a      	ldr	r3, [pc, #40]	@ (80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007196:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800719a:	d106      	bne.n	80071aa <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800719c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800719e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071a2:	d102      	bne.n	80071aa <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80071a4:	4b07      	ldr	r3, [pc, #28]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80071a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071a8:	e002      	b.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80071aa:	2300      	movs	r3, #0
 80071ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80071ae:	e2e2      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80071b0:	e2e1      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80071b2:	4b05      	ldr	r3, [pc, #20]	@ (80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80071b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071b6:	e2de      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80071b8:	58024400 	.word	0x58024400
 80071bc:	03d09000 	.word	0x03d09000
 80071c0:	003d0900 	.word	0x003d0900
 80071c4:	007a1200 	.word	0x007a1200
 80071c8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80071cc:	2300      	movs	r3, #0
 80071ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071d0:	e2d1      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80071d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071d6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80071da:	430b      	orrs	r3, r1
 80071dc:	f040 809c 	bne.w	8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80071e0:	4b93      	ldr	r3, [pc, #588]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80071e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071e4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80071e8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80071ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071f0:	d054      	beq.n	800729c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80071f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071f8:	f200 808b 	bhi.w	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80071fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007202:	f000 8083 	beq.w	800730c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8007206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007208:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800720c:	f200 8081 	bhi.w	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007212:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007216:	d02f      	beq.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8007218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800721a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800721e:	d878      	bhi.n	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007222:	2b00      	cmp	r3, #0
 8007224:	d004      	beq.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007228:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800722c:	d012      	beq.n	8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800722e:	e070      	b.n	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007230:	4b7f      	ldr	r3, [pc, #508]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007238:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800723c:	d107      	bne.n	800724e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800723e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007242:	4618      	mov	r0, r3
 8007244:	f000 fd5e 	bl	8007d04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800724a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800724c:	e293      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800724e:	2300      	movs	r3, #0
 8007250:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007252:	e290      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007254:	4b76      	ldr	r3, [pc, #472]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800725c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007260:	d107      	bne.n	8007272 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007262:	f107 0318 	add.w	r3, r7, #24
 8007266:	4618      	mov	r0, r3
 8007268:	f000 faa4 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800726c:	69bb      	ldr	r3, [r7, #24]
 800726e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007270:	e281      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007272:	2300      	movs	r3, #0
 8007274:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007276:	e27e      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007278:	4b6d      	ldr	r3, [pc, #436]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007280:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007284:	d107      	bne.n	8007296 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007286:	f107 030c 	add.w	r3, r7, #12
 800728a:	4618      	mov	r0, r3
 800728c:	f000 fbe6 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007294:	e26f      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007296:	2300      	movs	r3, #0
 8007298:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800729a:	e26c      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800729c:	4b64      	ldr	r3, [pc, #400]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800729e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072a0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80072a4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80072a6:	4b62      	ldr	r3, [pc, #392]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f003 0304 	and.w	r3, r3, #4
 80072ae:	2b04      	cmp	r3, #4
 80072b0:	d10c      	bne.n	80072cc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80072b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d109      	bne.n	80072cc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80072b8:	4b5d      	ldr	r3, [pc, #372]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	08db      	lsrs	r3, r3, #3
 80072be:	f003 0303 	and.w	r3, r3, #3
 80072c2:	4a5c      	ldr	r2, [pc, #368]	@ (8007434 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80072c4:	fa22 f303 	lsr.w	r3, r2, r3
 80072c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072ca:	e01e      	b.n	800730a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80072cc:	4b58      	ldr	r3, [pc, #352]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072d8:	d106      	bne.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80072da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072e0:	d102      	bne.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80072e2:	4b55      	ldr	r3, [pc, #340]	@ (8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80072e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072e6:	e010      	b.n	800730a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80072e8:	4b51      	ldr	r3, [pc, #324]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072f4:	d106      	bne.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80072f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072fc:	d102      	bne.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80072fe:	4b4f      	ldr	r3, [pc, #316]	@ (800743c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007300:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007302:	e002      	b.n	800730a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007304:	2300      	movs	r3, #0
 8007306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007308:	e235      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800730a:	e234      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800730c:	4b4c      	ldr	r3, [pc, #304]	@ (8007440 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800730e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007310:	e231      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007312:	2300      	movs	r3, #0
 8007314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007316:	e22e      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8007318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800731c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007320:	430b      	orrs	r3, r1
 8007322:	f040 808f 	bne.w	8007444 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8007326:	4b42      	ldr	r3, [pc, #264]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007328:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800732a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800732e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8007330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007332:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007336:	d06b      	beq.n	8007410 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800733a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800733e:	d874      	bhi.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007342:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007346:	d056      	beq.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800734a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800734e:	d86c      	bhi.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007352:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007356:	d03b      	beq.n	80073d0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8007358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800735a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800735e:	d864      	bhi.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007362:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007366:	d021      	beq.n	80073ac <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800736e:	d85c      	bhi.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007372:	2b00      	cmp	r3, #0
 8007374:	d004      	beq.n	8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8007376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800737c:	d004      	beq.n	8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800737e:	e054      	b.n	800742a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8007380:	f7fe fa0a 	bl	8005798 <HAL_RCC_GetPCLK1Freq>
 8007384:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007386:	e1f6      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007388:	4b29      	ldr	r3, [pc, #164]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007390:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007394:	d107      	bne.n	80073a6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007396:	f107 0318 	add.w	r3, r7, #24
 800739a:	4618      	mov	r0, r3
 800739c:	f000 fa0a 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073a4:	e1e7      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073a6:	2300      	movs	r3, #0
 80073a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073aa:	e1e4      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80073ac:	4b20      	ldr	r3, [pc, #128]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073b8:	d107      	bne.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073ba:	f107 030c 	add.w	r3, r7, #12
 80073be:	4618      	mov	r0, r3
 80073c0:	f000 fb4c 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073c8:	e1d5      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073ca:	2300      	movs	r3, #0
 80073cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073ce:	e1d2      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80073d0:	4b17      	ldr	r3, [pc, #92]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0304 	and.w	r3, r3, #4
 80073d8:	2b04      	cmp	r3, #4
 80073da:	d109      	bne.n	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80073dc:	4b14      	ldr	r3, [pc, #80]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	08db      	lsrs	r3, r3, #3
 80073e2:	f003 0303 	and.w	r3, r3, #3
 80073e6:	4a13      	ldr	r2, [pc, #76]	@ (8007434 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80073e8:	fa22 f303 	lsr.w	r3, r2, r3
 80073ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073ee:	e1c2      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073f0:	2300      	movs	r3, #0
 80073f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073f4:	e1bf      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80073f6:	4b0e      	ldr	r3, [pc, #56]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007402:	d102      	bne.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8007404:	4b0c      	ldr	r3, [pc, #48]	@ (8007438 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007408:	e1b5      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800740a:	2300      	movs	r3, #0
 800740c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800740e:	e1b2      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007410:	4b07      	ldr	r3, [pc, #28]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007418:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800741c:	d102      	bne.n	8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800741e:	4b07      	ldr	r3, [pc, #28]	@ (800743c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8007420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007422:	e1a8      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007424:	2300      	movs	r3, #0
 8007426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007428:	e1a5      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800742a:	2300      	movs	r3, #0
 800742c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800742e:	e1a2      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007430:	58024400 	.word	0x58024400
 8007434:	03d09000 	.word	0x03d09000
 8007438:	003d0900 	.word	0x003d0900
 800743c:	007a1200 	.word	0x007a1200
 8007440:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007444:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007448:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800744c:	430b      	orrs	r3, r1
 800744e:	d173      	bne.n	8007538 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007450:	4b9c      	ldr	r3, [pc, #624]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007454:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007458:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800745a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800745c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007460:	d02f      	beq.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8007462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007464:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007468:	d863      	bhi.n	8007532 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800746a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800746c:	2b00      	cmp	r3, #0
 800746e:	d004      	beq.n	800747a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8007470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007472:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007476:	d012      	beq.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8007478:	e05b      	b.n	8007532 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800747a:	4b92      	ldr	r3, [pc, #584]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007482:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007486:	d107      	bne.n	8007498 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007488:	f107 0318 	add.w	r3, r7, #24
 800748c:	4618      	mov	r0, r3
 800748e:	f000 f991 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007496:	e16e      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007498:	2300      	movs	r3, #0
 800749a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800749c:	e16b      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800749e:	4b89      	ldr	r3, [pc, #548]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074aa:	d107      	bne.n	80074bc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074ac:	f107 030c 	add.w	r3, r7, #12
 80074b0:	4618      	mov	r0, r3
 80074b2:	f000 fad3 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074ba:	e15c      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074bc:	2300      	movs	r3, #0
 80074be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074c0:	e159      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80074c2:	4b80      	ldr	r3, [pc, #512]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80074ca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80074cc:	4b7d      	ldr	r3, [pc, #500]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f003 0304 	and.w	r3, r3, #4
 80074d4:	2b04      	cmp	r3, #4
 80074d6:	d10c      	bne.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80074d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d109      	bne.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80074de:	4b79      	ldr	r3, [pc, #484]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	08db      	lsrs	r3, r3, #3
 80074e4:	f003 0303 	and.w	r3, r3, #3
 80074e8:	4a77      	ldr	r2, [pc, #476]	@ (80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80074ea:	fa22 f303 	lsr.w	r3, r2, r3
 80074ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074f0:	e01e      	b.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80074f2:	4b74      	ldr	r3, [pc, #464]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074fe:	d106      	bne.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8007500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007502:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007506:	d102      	bne.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007508:	4b70      	ldr	r3, [pc, #448]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800750a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800750c:	e010      	b.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800750e:	4b6d      	ldr	r3, [pc, #436]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007516:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800751a:	d106      	bne.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800751c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800751e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007522:	d102      	bne.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007524:	4b6a      	ldr	r3, [pc, #424]	@ (80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007526:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007528:	e002      	b.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800752a:	2300      	movs	r3, #0
 800752c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800752e:	e122      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007530:	e121      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007532:	2300      	movs	r3, #0
 8007534:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007536:	e11e      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007538:	e9d7 2300 	ldrd	r2, r3, [r7]
 800753c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007540:	430b      	orrs	r3, r1
 8007542:	d133      	bne.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007544:	4b5f      	ldr	r3, [pc, #380]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007548:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800754c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800754e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007550:	2b00      	cmp	r3, #0
 8007552:	d004      	beq.n	800755e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007556:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800755a:	d012      	beq.n	8007582 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800755c:	e023      	b.n	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800755e:	4b59      	ldr	r3, [pc, #356]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007566:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800756a:	d107      	bne.n	800757c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800756c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007570:	4618      	mov	r0, r3
 8007572:	f000 fbc7 	bl	8007d04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007578:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800757a:	e0fc      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800757c:	2300      	movs	r3, #0
 800757e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007580:	e0f9      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007582:	4b50      	ldr	r3, [pc, #320]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800758a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800758e:	d107      	bne.n	80075a0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007590:	f107 0318 	add.w	r3, r7, #24
 8007594:	4618      	mov	r0, r3
 8007596:	f000 f90d 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800759a:	6a3b      	ldr	r3, [r7, #32]
 800759c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800759e:	e0ea      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075a0:	2300      	movs	r3, #0
 80075a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075a4:	e0e7      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80075a6:	2300      	movs	r3, #0
 80075a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075aa:	e0e4      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80075ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075b0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80075b4:	430b      	orrs	r3, r1
 80075b6:	f040 808d 	bne.w	80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80075ba:	4b42      	ldr	r3, [pc, #264]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80075bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075be:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80075c2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80075c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075ca:	d06b      	beq.n	80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80075cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075d2:	d874      	bhi.n	80076be <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80075d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075da:	d056      	beq.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80075dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075e2:	d86c      	bhi.n	80076be <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80075e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80075ea:	d03b      	beq.n	8007664 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80075ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80075f2:	d864      	bhi.n	80076be <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80075f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075fa:	d021      	beq.n	8007640 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80075fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007602:	d85c      	bhi.n	80076be <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007606:	2b00      	cmp	r3, #0
 8007608:	d004      	beq.n	8007614 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800760a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800760c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007610:	d004      	beq.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8007612:	e054      	b.n	80076be <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007614:	f000 f8b8 	bl	8007788 <HAL_RCCEx_GetD3PCLK1Freq>
 8007618:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800761a:	e0ac      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800761c:	4b29      	ldr	r3, [pc, #164]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007624:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007628:	d107      	bne.n	800763a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800762a:	f107 0318 	add.w	r3, r7, #24
 800762e:	4618      	mov	r0, r3
 8007630:	f000 f8c0 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007638:	e09d      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800763a:	2300      	movs	r3, #0
 800763c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800763e:	e09a      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007640:	4b20      	ldr	r3, [pc, #128]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007648:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800764c:	d107      	bne.n	800765e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800764e:	f107 030c 	add.w	r3, r7, #12
 8007652:	4618      	mov	r0, r3
 8007654:	f000 fa02 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800765c:	e08b      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800765e:	2300      	movs	r3, #0
 8007660:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007662:	e088      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007664:	4b17      	ldr	r3, [pc, #92]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f003 0304 	and.w	r3, r3, #4
 800766c:	2b04      	cmp	r3, #4
 800766e:	d109      	bne.n	8007684 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007670:	4b14      	ldr	r3, [pc, #80]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	08db      	lsrs	r3, r3, #3
 8007676:	f003 0303 	and.w	r3, r3, #3
 800767a:	4a13      	ldr	r2, [pc, #76]	@ (80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800767c:	fa22 f303 	lsr.w	r3, r2, r3
 8007680:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007682:	e078      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007684:	2300      	movs	r3, #0
 8007686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007688:	e075      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800768a:	4b0e      	ldr	r3, [pc, #56]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007692:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007696:	d102      	bne.n	800769e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8007698:	4b0c      	ldr	r3, [pc, #48]	@ (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800769a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800769c:	e06b      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800769e:	2300      	movs	r3, #0
 80076a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076a2:	e068      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80076a4:	4b07      	ldr	r3, [pc, #28]	@ (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076b0:	d102      	bne.n	80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80076b2:	4b07      	ldr	r3, [pc, #28]	@ (80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80076b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80076b6:	e05e      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80076b8:	2300      	movs	r3, #0
 80076ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076bc:	e05b      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80076be:	2300      	movs	r3, #0
 80076c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076c2:	e058      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80076c4:	58024400 	.word	0x58024400
 80076c8:	03d09000 	.word	0x03d09000
 80076cc:	003d0900 	.word	0x003d0900
 80076d0:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80076d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076d8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80076dc:	430b      	orrs	r3, r1
 80076de:	d148      	bne.n	8007772 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80076e0:	4b27      	ldr	r3, [pc, #156]	@ (8007780 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80076e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076e4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80076e8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80076ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076f0:	d02a      	beq.n	8007748 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80076f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076f8:	d838      	bhi.n	800776c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80076fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d004      	beq.n	800770a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8007700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007702:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007706:	d00d      	beq.n	8007724 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8007708:	e030      	b.n	800776c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800770a:	4b1d      	ldr	r3, [pc, #116]	@ (8007780 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007712:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007716:	d102      	bne.n	800771e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8007718:	4b1a      	ldr	r3, [pc, #104]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800771a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800771c:	e02b      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800771e:	2300      	movs	r3, #0
 8007720:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007722:	e028      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007724:	4b16      	ldr	r3, [pc, #88]	@ (8007780 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800772c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007730:	d107      	bne.n	8007742 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007732:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007736:	4618      	mov	r0, r3
 8007738:	f000 fae4 	bl	8007d04 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800773c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800773e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007740:	e019      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007742:	2300      	movs	r3, #0
 8007744:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007746:	e016      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007748:	4b0d      	ldr	r3, [pc, #52]	@ (8007780 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007750:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007754:	d107      	bne.n	8007766 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007756:	f107 0318 	add.w	r3, r7, #24
 800775a:	4618      	mov	r0, r3
 800775c:	f000 f82a 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007764:	e007      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007766:	2300      	movs	r3, #0
 8007768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800776a:	e004      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800776c:	2300      	movs	r3, #0
 800776e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007770:	e001      	b.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8007772:	2300      	movs	r3, #0
 8007774:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8007776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007778:	4618      	mov	r0, r3
 800777a:	3740      	adds	r7, #64	@ 0x40
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}
 8007780:	58024400 	.word	0x58024400
 8007784:	007a1200 	.word	0x007a1200

08007788 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800778c:	f7fd ffd4 	bl	8005738 <HAL_RCC_GetHCLKFreq>
 8007790:	4602      	mov	r2, r0
 8007792:	4b06      	ldr	r3, [pc, #24]	@ (80077ac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007794:	6a1b      	ldr	r3, [r3, #32]
 8007796:	091b      	lsrs	r3, r3, #4
 8007798:	f003 0307 	and.w	r3, r3, #7
 800779c:	4904      	ldr	r1, [pc, #16]	@ (80077b0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800779e:	5ccb      	ldrb	r3, [r1, r3]
 80077a0:	f003 031f 	and.w	r3, r3, #31
 80077a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	58024400 	.word	0x58024400
 80077b0:	08013a68 	.word	0x08013a68

080077b4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b089      	sub	sp, #36	@ 0x24
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80077bc:	4ba1      	ldr	r3, [pc, #644]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077c0:	f003 0303 	and.w	r3, r3, #3
 80077c4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80077c6:	4b9f      	ldr	r3, [pc, #636]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ca:	0b1b      	lsrs	r3, r3, #12
 80077cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80077d0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80077d2:	4b9c      	ldr	r3, [pc, #624]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d6:	091b      	lsrs	r3, r3, #4
 80077d8:	f003 0301 	and.w	r3, r3, #1
 80077dc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80077de:	4b99      	ldr	r3, [pc, #612]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077e2:	08db      	lsrs	r3, r3, #3
 80077e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80077e8:	693a      	ldr	r2, [r7, #16]
 80077ea:	fb02 f303 	mul.w	r3, r2, r3
 80077ee:	ee07 3a90 	vmov	s15, r3
 80077f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	f000 8111 	beq.w	8007a24 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007802:	69bb      	ldr	r3, [r7, #24]
 8007804:	2b02      	cmp	r3, #2
 8007806:	f000 8083 	beq.w	8007910 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	2b02      	cmp	r3, #2
 800780e:	f200 80a1 	bhi.w	8007954 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007812:	69bb      	ldr	r3, [r7, #24]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d003      	beq.n	8007820 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007818:	69bb      	ldr	r3, [r7, #24]
 800781a:	2b01      	cmp	r3, #1
 800781c:	d056      	beq.n	80078cc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800781e:	e099      	b.n	8007954 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007820:	4b88      	ldr	r3, [pc, #544]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 0320 	and.w	r3, r3, #32
 8007828:	2b00      	cmp	r3, #0
 800782a:	d02d      	beq.n	8007888 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800782c:	4b85      	ldr	r3, [pc, #532]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	08db      	lsrs	r3, r3, #3
 8007832:	f003 0303 	and.w	r3, r3, #3
 8007836:	4a84      	ldr	r2, [pc, #528]	@ (8007a48 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007838:	fa22 f303 	lsr.w	r3, r2, r3
 800783c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	ee07 3a90 	vmov	s15, r3
 8007844:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	ee07 3a90 	vmov	s15, r3
 800784e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007856:	4b7b      	ldr	r3, [pc, #492]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800785a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800785e:	ee07 3a90 	vmov	s15, r3
 8007862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007866:	ed97 6a03 	vldr	s12, [r7, #12]
 800786a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007a4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800786e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007876:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800787a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800787e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007882:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007886:	e087      	b.n	8007998 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	ee07 3a90 	vmov	s15, r3
 800788e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007892:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007a50 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800789a:	4b6a      	ldr	r3, [pc, #424]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800789c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800789e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078a2:	ee07 3a90 	vmov	s15, r3
 80078a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80078ae:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007a4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80078b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078ca:	e065      	b.n	8007998 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	ee07 3a90 	vmov	s15, r3
 80078d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078d6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80078da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078de:	4b59      	ldr	r3, [pc, #356]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078e6:	ee07 3a90 	vmov	s15, r3
 80078ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80078f2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007a4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80078f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800790a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800790e:	e043      	b.n	8007998 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	ee07 3a90 	vmov	s15, r3
 8007916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800791a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007a58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800791e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007922:	4b48      	ldr	r3, [pc, #288]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800792a:	ee07 3a90 	vmov	s15, r3
 800792e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007932:	ed97 6a03 	vldr	s12, [r7, #12]
 8007936:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007a4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800793a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800793e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007942:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800794a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800794e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007952:	e021      	b.n	8007998 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	ee07 3a90 	vmov	s15, r3
 800795a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800795e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007966:	4b37      	ldr	r3, [pc, #220]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800796a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800796e:	ee07 3a90 	vmov	s15, r3
 8007972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007976:	ed97 6a03 	vldr	s12, [r7, #12]
 800797a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007a4c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800797e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007986:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800798a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800798e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007992:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007996:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007998:	4b2a      	ldr	r3, [pc, #168]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800799a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800799c:	0a5b      	lsrs	r3, r3, #9
 800799e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079a2:	ee07 3a90 	vmov	s15, r3
 80079a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80079b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079be:	ee17 2a90 	vmov	r2, s15
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80079c6:	4b1f      	ldr	r3, [pc, #124]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ca:	0c1b      	lsrs	r3, r3, #16
 80079cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079d0:	ee07 3a90 	vmov	s15, r3
 80079d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80079e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079ec:	ee17 2a90 	vmov	r2, s15
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80079f4:	4b13      	ldr	r3, [pc, #76]	@ (8007a44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f8:	0e1b      	lsrs	r3, r3, #24
 80079fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079fe:	ee07 3a90 	vmov	s15, r3
 8007a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a1a:	ee17 2a90 	vmov	r2, s15
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007a22:	e008      	b.n	8007a36 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2200      	movs	r2, #0
 8007a28:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	609a      	str	r2, [r3, #8]
}
 8007a36:	bf00      	nop
 8007a38:	3724      	adds	r7, #36	@ 0x24
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	58024400 	.word	0x58024400
 8007a48:	03d09000 	.word	0x03d09000
 8007a4c:	46000000 	.word	0x46000000
 8007a50:	4c742400 	.word	0x4c742400
 8007a54:	4a742400 	.word	0x4a742400
 8007a58:	4af42400 	.word	0x4af42400

08007a5c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b089      	sub	sp, #36	@ 0x24
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a64:	4ba1      	ldr	r3, [pc, #644]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a68:	f003 0303 	and.w	r3, r3, #3
 8007a6c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007a6e:	4b9f      	ldr	r3, [pc, #636]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a72:	0d1b      	lsrs	r3, r3, #20
 8007a74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a78:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007a7a:	4b9c      	ldr	r3, [pc, #624]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a7e:	0a1b      	lsrs	r3, r3, #8
 8007a80:	f003 0301 	and.w	r3, r3, #1
 8007a84:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007a86:	4b99      	ldr	r3, [pc, #612]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a8a:	08db      	lsrs	r3, r3, #3
 8007a8c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007a90:	693a      	ldr	r2, [r7, #16]
 8007a92:	fb02 f303 	mul.w	r3, r2, r3
 8007a96:	ee07 3a90 	vmov	s15, r3
 8007a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a9e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	f000 8111 	beq.w	8007ccc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007aaa:	69bb      	ldr	r3, [r7, #24]
 8007aac:	2b02      	cmp	r3, #2
 8007aae:	f000 8083 	beq.w	8007bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	f200 80a1 	bhi.w	8007bfc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007aba:	69bb      	ldr	r3, [r7, #24]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d003      	beq.n	8007ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d056      	beq.n	8007b74 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007ac6:	e099      	b.n	8007bfc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ac8:	4b88      	ldr	r3, [pc, #544]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f003 0320 	and.w	r3, r3, #32
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d02d      	beq.n	8007b30 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007ad4:	4b85      	ldr	r3, [pc, #532]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	08db      	lsrs	r3, r3, #3
 8007ada:	f003 0303 	and.w	r3, r3, #3
 8007ade:	4a84      	ldr	r2, [pc, #528]	@ (8007cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ae4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	ee07 3a90 	vmov	s15, r3
 8007aec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	ee07 3a90 	vmov	s15, r3
 8007af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007afe:	4b7b      	ldr	r3, [pc, #492]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b06:	ee07 3a90 	vmov	s15, r3
 8007b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b12:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b2a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007b2e:	e087      	b.n	8007c40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	ee07 3a90 	vmov	s15, r3
 8007b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b3a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007cf8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b42:	4b6a      	ldr	r3, [pc, #424]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b4a:	ee07 3a90 	vmov	s15, r3
 8007b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b52:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b56:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b72:	e065      	b.n	8007c40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	ee07 3a90 	vmov	s15, r3
 8007b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b7e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007cfc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b86:	4b59      	ldr	r3, [pc, #356]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b8e:	ee07 3a90 	vmov	s15, r3
 8007b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b96:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b9a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007bb6:	e043      	b.n	8007c40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	ee07 3a90 	vmov	s15, r3
 8007bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bc2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007d00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bca:	4b48      	ldr	r3, [pc, #288]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bd2:	ee07 3a90 	vmov	s15, r3
 8007bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bda:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bde:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007bfa:	e021      	b.n	8007c40 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	ee07 3a90 	vmov	s15, r3
 8007c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c06:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007cfc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c0e:	4b37      	ldr	r3, [pc, #220]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c16:	ee07 3a90 	vmov	s15, r3
 8007c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c22:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007cf4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c3e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007c40:	4b2a      	ldr	r3, [pc, #168]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c44:	0a5b      	lsrs	r3, r3, #9
 8007c46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c4a:	ee07 3a90 	vmov	s15, r3
 8007c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c66:	ee17 2a90 	vmov	r2, s15
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007c6e:	4b1f      	ldr	r3, [pc, #124]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c72:	0c1b      	lsrs	r3, r3, #16
 8007c74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c78:	ee07 3a90 	vmov	s15, r3
 8007c7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c88:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c94:	ee17 2a90 	vmov	r2, s15
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007c9c:	4b13      	ldr	r3, [pc, #76]	@ (8007cec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ca0:	0e1b      	lsrs	r3, r3, #24
 8007ca2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ca6:	ee07 3a90 	vmov	s15, r3
 8007caa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007cb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007cb6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007cba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cc2:	ee17 2a90 	vmov	r2, s15
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007cca:	e008      	b.n	8007cde <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	609a      	str	r2, [r3, #8]
}
 8007cde:	bf00      	nop
 8007ce0:	3724      	adds	r7, #36	@ 0x24
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	58024400 	.word	0x58024400
 8007cf0:	03d09000 	.word	0x03d09000
 8007cf4:	46000000 	.word	0x46000000
 8007cf8:	4c742400 	.word	0x4c742400
 8007cfc:	4a742400 	.word	0x4a742400
 8007d00:	4af42400 	.word	0x4af42400

08007d04 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b089      	sub	sp, #36	@ 0x24
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007d0c:	4ba0      	ldr	r3, [pc, #640]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d10:	f003 0303 	and.w	r3, r3, #3
 8007d14:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007d16:	4b9e      	ldr	r3, [pc, #632]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d1a:	091b      	lsrs	r3, r3, #4
 8007d1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d20:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007d22:	4b9b      	ldr	r3, [pc, #620]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d26:	f003 0301 	and.w	r3, r3, #1
 8007d2a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007d2c:	4b98      	ldr	r3, [pc, #608]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d30:	08db      	lsrs	r3, r3, #3
 8007d32:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	fb02 f303 	mul.w	r3, r2, r3
 8007d3c:	ee07 3a90 	vmov	s15, r3
 8007d40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d44:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	f000 8111 	beq.w	8007f72 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007d50:	69bb      	ldr	r3, [r7, #24]
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	f000 8083 	beq.w	8007e5e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007d58:	69bb      	ldr	r3, [r7, #24]
 8007d5a:	2b02      	cmp	r3, #2
 8007d5c:	f200 80a1 	bhi.w	8007ea2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007d60:	69bb      	ldr	r3, [r7, #24]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d003      	beq.n	8007d6e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d056      	beq.n	8007e1a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007d6c:	e099      	b.n	8007ea2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d6e:	4b88      	ldr	r3, [pc, #544]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f003 0320 	and.w	r3, r3, #32
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d02d      	beq.n	8007dd6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d7a:	4b85      	ldr	r3, [pc, #532]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	08db      	lsrs	r3, r3, #3
 8007d80:	f003 0303 	and.w	r3, r3, #3
 8007d84:	4a83      	ldr	r2, [pc, #524]	@ (8007f94 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007d86:	fa22 f303 	lsr.w	r3, r2, r3
 8007d8a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	ee07 3a90 	vmov	s15, r3
 8007d92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	ee07 3a90 	vmov	s15, r3
 8007d9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007da4:	4b7a      	ldr	r3, [pc, #488]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007da8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dac:	ee07 3a90 	vmov	s15, r3
 8007db0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007db4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007db8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007f98 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007dbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dd0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007dd4:	e087      	b.n	8007ee6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	ee07 3a90 	vmov	s15, r3
 8007ddc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007de0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007f9c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007de4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007de8:	4b69      	ldr	r3, [pc, #420]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007df0:	ee07 3a90 	vmov	s15, r3
 8007df4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007df8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dfc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007f98 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007e00:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e04:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e14:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e18:	e065      	b.n	8007ee6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	ee07 3a90 	vmov	s15, r3
 8007e20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e24:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007fa0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007e28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e2c:	4b58      	ldr	r3, [pc, #352]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e34:	ee07 3a90 	vmov	s15, r3
 8007e38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e3c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e40:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007f98 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007e44:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e48:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e4c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e50:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e58:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e5c:	e043      	b.n	8007ee6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	ee07 3a90 	vmov	s15, r3
 8007e64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e68:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8007fa4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007e6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e70:	4b47      	ldr	r3, [pc, #284]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e78:	ee07 3a90 	vmov	s15, r3
 8007e7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e80:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e84:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007f98 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007e88:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e90:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e9c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ea0:	e021      	b.n	8007ee6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	ee07 3a90 	vmov	s15, r3
 8007ea8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eac:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007f9c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007eb0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eb4:	4b36      	ldr	r3, [pc, #216]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ebc:	ee07 3a90 	vmov	s15, r3
 8007ec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ec4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ec8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007f98 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007ecc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ed0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ed4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ed8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ee0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ee4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8007ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eea:	0a5b      	lsrs	r3, r3, #9
 8007eec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ef0:	ee07 3a90 	vmov	s15, r3
 8007ef4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ef8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007efc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f00:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f0c:	ee17 2a90 	vmov	r2, s15
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8007f14:	4b1e      	ldr	r3, [pc, #120]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f18:	0c1b      	lsrs	r3, r3, #16
 8007f1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f1e:	ee07 3a90 	vmov	s15, r3
 8007f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f3a:	ee17 2a90 	vmov	r2, s15
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8007f42:	4b13      	ldr	r3, [pc, #76]	@ (8007f90 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f46:	0e1b      	lsrs	r3, r3, #24
 8007f48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f4c:	ee07 3a90 	vmov	s15, r3
 8007f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f58:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f68:	ee17 2a90 	vmov	r2, s15
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007f70:	e008      	b.n	8007f84 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	609a      	str	r2, [r3, #8]
}
 8007f84:	bf00      	nop
 8007f86:	3724      	adds	r7, #36	@ 0x24
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr
 8007f90:	58024400 	.word	0x58024400
 8007f94:	03d09000 	.word	0x03d09000
 8007f98:	46000000 	.word	0x46000000
 8007f9c:	4c742400 	.word	0x4c742400
 8007fa0:	4a742400 	.word	0x4a742400
 8007fa4:	4af42400 	.word	0x4af42400

08007fa8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b084      	sub	sp, #16
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007fb6:	4b53      	ldr	r3, [pc, #332]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8007fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fba:	f003 0303 	and.w	r3, r3, #3
 8007fbe:	2b03      	cmp	r3, #3
 8007fc0:	d101      	bne.n	8007fc6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e099      	b.n	80080fa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007fc6:	4b4f      	ldr	r3, [pc, #316]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a4e      	ldr	r2, [pc, #312]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8007fcc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007fd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fd2:	f7f9 fe49 	bl	8001c68 <HAL_GetTick>
 8007fd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fd8:	e008      	b.n	8007fec <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007fda:	f7f9 fe45 	bl	8001c68 <HAL_GetTick>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	1ad3      	subs	r3, r2, r3
 8007fe4:	2b02      	cmp	r3, #2
 8007fe6:	d901      	bls.n	8007fec <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007fe8:	2303      	movs	r3, #3
 8007fea:	e086      	b.n	80080fa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fec:	4b45      	ldr	r3, [pc, #276]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d1f0      	bne.n	8007fda <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007ff8:	4b42      	ldr	r3, [pc, #264]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8007ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ffc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	031b      	lsls	r3, r3, #12
 8008006:	493f      	ldr	r1, [pc, #252]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8008008:	4313      	orrs	r3, r2
 800800a:	628b      	str	r3, [r1, #40]	@ 0x28
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	3b01      	subs	r3, #1
 8008012:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	3b01      	subs	r3, #1
 800801c:	025b      	lsls	r3, r3, #9
 800801e:	b29b      	uxth	r3, r3
 8008020:	431a      	orrs	r2, r3
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	3b01      	subs	r3, #1
 8008028:	041b      	lsls	r3, r3, #16
 800802a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800802e:	431a      	orrs	r2, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	691b      	ldr	r3, [r3, #16]
 8008034:	3b01      	subs	r3, #1
 8008036:	061b      	lsls	r3, r3, #24
 8008038:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800803c:	4931      	ldr	r1, [pc, #196]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 800803e:	4313      	orrs	r3, r2
 8008040:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008042:	4b30      	ldr	r3, [pc, #192]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8008044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008046:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	695b      	ldr	r3, [r3, #20]
 800804e:	492d      	ldr	r1, [pc, #180]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8008050:	4313      	orrs	r3, r2
 8008052:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008054:	4b2b      	ldr	r3, [pc, #172]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8008056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008058:	f023 0220 	bic.w	r2, r3, #32
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	699b      	ldr	r3, [r3, #24]
 8008060:	4928      	ldr	r1, [pc, #160]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8008062:	4313      	orrs	r3, r2
 8008064:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008066:	4b27      	ldr	r3, [pc, #156]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8008068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800806a:	4a26      	ldr	r2, [pc, #152]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 800806c:	f023 0310 	bic.w	r3, r3, #16
 8008070:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008072:	4b24      	ldr	r3, [pc, #144]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8008074:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008076:	4b24      	ldr	r3, [pc, #144]	@ (8008108 <RCCEx_PLL2_Config+0x160>)
 8008078:	4013      	ands	r3, r2
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	69d2      	ldr	r2, [r2, #28]
 800807e:	00d2      	lsls	r2, r2, #3
 8008080:	4920      	ldr	r1, [pc, #128]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8008082:	4313      	orrs	r3, r2
 8008084:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008086:	4b1f      	ldr	r3, [pc, #124]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 8008088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800808a:	4a1e      	ldr	r2, [pc, #120]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 800808c:	f043 0310 	orr.w	r3, r3, #16
 8008090:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d106      	bne.n	80080a6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008098:	4b1a      	ldr	r3, [pc, #104]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 800809a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800809c:	4a19      	ldr	r2, [pc, #100]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 800809e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80080a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80080a4:	e00f      	b.n	80080c6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d106      	bne.n	80080ba <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80080ac:	4b15      	ldr	r3, [pc, #84]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 80080ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080b0:	4a14      	ldr	r2, [pc, #80]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 80080b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80080b8:	e005      	b.n	80080c6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80080ba:	4b12      	ldr	r3, [pc, #72]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 80080bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080be:	4a11      	ldr	r2, [pc, #68]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 80080c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80080c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80080c6:	4b0f      	ldr	r3, [pc, #60]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a0e      	ldr	r2, [pc, #56]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 80080cc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80080d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080d2:	f7f9 fdc9 	bl	8001c68 <HAL_GetTick>
 80080d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80080d8:	e008      	b.n	80080ec <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80080da:	f7f9 fdc5 	bl	8001c68 <HAL_GetTick>
 80080de:	4602      	mov	r2, r0
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	1ad3      	subs	r3, r2, r3
 80080e4:	2b02      	cmp	r3, #2
 80080e6:	d901      	bls.n	80080ec <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80080e8:	2303      	movs	r3, #3
 80080ea:	e006      	b.n	80080fa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80080ec:	4b05      	ldr	r3, [pc, #20]	@ (8008104 <RCCEx_PLL2_Config+0x15c>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d0f0      	beq.n	80080da <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80080f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3710      	adds	r7, #16
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
 8008102:	bf00      	nop
 8008104:	58024400 	.word	0x58024400
 8008108:	ffff0007 	.word	0xffff0007

0800810c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008116:	2300      	movs	r3, #0
 8008118:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800811a:	4b53      	ldr	r3, [pc, #332]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 800811c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800811e:	f003 0303 	and.w	r3, r3, #3
 8008122:	2b03      	cmp	r3, #3
 8008124:	d101      	bne.n	800812a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e099      	b.n	800825e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800812a:	4b4f      	ldr	r3, [pc, #316]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a4e      	ldr	r2, [pc, #312]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 8008130:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008134:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008136:	f7f9 fd97 	bl	8001c68 <HAL_GetTick>
 800813a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800813c:	e008      	b.n	8008150 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800813e:	f7f9 fd93 	bl	8001c68 <HAL_GetTick>
 8008142:	4602      	mov	r2, r0
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	1ad3      	subs	r3, r2, r3
 8008148:	2b02      	cmp	r3, #2
 800814a:	d901      	bls.n	8008150 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800814c:	2303      	movs	r3, #3
 800814e:	e086      	b.n	800825e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008150:	4b45      	ldr	r3, [pc, #276]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008158:	2b00      	cmp	r3, #0
 800815a:	d1f0      	bne.n	800813e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800815c:	4b42      	ldr	r3, [pc, #264]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 800815e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008160:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	051b      	lsls	r3, r3, #20
 800816a:	493f      	ldr	r1, [pc, #252]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 800816c:	4313      	orrs	r3, r2
 800816e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	3b01      	subs	r3, #1
 8008176:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	689b      	ldr	r3, [r3, #8]
 800817e:	3b01      	subs	r3, #1
 8008180:	025b      	lsls	r3, r3, #9
 8008182:	b29b      	uxth	r3, r3
 8008184:	431a      	orrs	r2, r3
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	68db      	ldr	r3, [r3, #12]
 800818a:	3b01      	subs	r3, #1
 800818c:	041b      	lsls	r3, r3, #16
 800818e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008192:	431a      	orrs	r2, r3
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	691b      	ldr	r3, [r3, #16]
 8008198:	3b01      	subs	r3, #1
 800819a:	061b      	lsls	r3, r3, #24
 800819c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80081a0:	4931      	ldr	r1, [pc, #196]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80081a6:	4b30      	ldr	r3, [pc, #192]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081aa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	695b      	ldr	r3, [r3, #20]
 80081b2:	492d      	ldr	r1, [pc, #180]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081b4:	4313      	orrs	r3, r2
 80081b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80081b8:	4b2b      	ldr	r3, [pc, #172]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081bc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	699b      	ldr	r3, [r3, #24]
 80081c4:	4928      	ldr	r1, [pc, #160]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081c6:	4313      	orrs	r3, r2
 80081c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80081ca:	4b27      	ldr	r3, [pc, #156]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ce:	4a26      	ldr	r2, [pc, #152]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80081d6:	4b24      	ldr	r3, [pc, #144]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80081da:	4b24      	ldr	r3, [pc, #144]	@ (800826c <RCCEx_PLL3_Config+0x160>)
 80081dc:	4013      	ands	r3, r2
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	69d2      	ldr	r2, [r2, #28]
 80081e2:	00d2      	lsls	r2, r2, #3
 80081e4:	4920      	ldr	r1, [pc, #128]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081e6:	4313      	orrs	r3, r2
 80081e8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80081ea:	4b1f      	ldr	r3, [pc, #124]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ee:	4a1e      	ldr	r2, [pc, #120]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d106      	bne.n	800820a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80081fc:	4b1a      	ldr	r3, [pc, #104]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 80081fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008200:	4a19      	ldr	r2, [pc, #100]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 8008202:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008206:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008208:	e00f      	b.n	800822a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	2b01      	cmp	r3, #1
 800820e:	d106      	bne.n	800821e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008210:	4b15      	ldr	r3, [pc, #84]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 8008212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008214:	4a14      	ldr	r2, [pc, #80]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 8008216:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800821a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800821c:	e005      	b.n	800822a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800821e:	4b12      	ldr	r3, [pc, #72]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 8008220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008222:	4a11      	ldr	r2, [pc, #68]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 8008224:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008228:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800822a:	4b0f      	ldr	r3, [pc, #60]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	4a0e      	ldr	r2, [pc, #56]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 8008230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008234:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008236:	f7f9 fd17 	bl	8001c68 <HAL_GetTick>
 800823a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800823c:	e008      	b.n	8008250 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800823e:	f7f9 fd13 	bl	8001c68 <HAL_GetTick>
 8008242:	4602      	mov	r2, r0
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	2b02      	cmp	r3, #2
 800824a:	d901      	bls.n	8008250 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800824c:	2303      	movs	r3, #3
 800824e:	e006      	b.n	800825e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008250:	4b05      	ldr	r3, [pc, #20]	@ (8008268 <RCCEx_PLL3_Config+0x15c>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008258:	2b00      	cmp	r3, #0
 800825a:	d0f0      	beq.n	800823e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800825c:	7bfb      	ldrb	r3, [r7, #15]
}
 800825e:	4618      	mov	r0, r3
 8008260:	3710      	adds	r7, #16
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	58024400 	.word	0x58024400
 800826c:	ffff0007 	.word	0xffff0007

08008270 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b08a      	sub	sp, #40	@ 0x28
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d101      	bne.n	8008282 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	e075      	b.n	800836e <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008288:	b2db      	uxtb	r3, r3
 800828a:	2b00      	cmp	r3, #0
 800828c:	d105      	bne.n	800829a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f7f8 fff1 	bl	800127c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2204      	movs	r2, #4
 800829e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 f868 	bl	8008378 <HAL_SD_InitCard>
 80082a8:	4603      	mov	r3, r0
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d001      	beq.n	80082b2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	e05d      	b.n	800836e <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 80082b2:	f107 0308 	add.w	r3, r7, #8
 80082b6:	4619      	mov	r1, r3
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f000 fdaf 	bl	8008e1c <HAL_SD_GetCardStatus>
 80082be:	4603      	mov	r3, r0
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d001      	beq.n	80082c8 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 80082c4:	2301      	movs	r3, #1
 80082c6:	e052      	b.n	800836e <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 80082c8:	7e3b      	ldrb	r3, [r7, #24]
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 80082ce:	7e7b      	ldrb	r3, [r7, #25]
 80082d0:	b2db      	uxtb	r3, r3
 80082d2:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d10a      	bne.n	80082f2 <HAL_SD_Init+0x82>
 80082dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d102      	bne.n	80082e8 <HAL_SD_Init+0x78>
 80082e2:	6a3b      	ldr	r3, [r7, #32]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d004      	beq.n	80082f2 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082ee:	659a      	str	r2, [r3, #88]	@ 0x58
 80082f0:	e00b      	b.n	800830a <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082f6:	2b01      	cmp	r3, #1
 80082f8:	d104      	bne.n	8008304 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008300:	659a      	str	r2, [r3, #88]	@ 0x58
 8008302:	e002      	b.n	800830a <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	68db      	ldr	r3, [r3, #12]
 800830e:	4619      	mov	r1, r3
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 fe6d 	bl	8008ff0 <HAL_SD_ConfigWideBusOperation>
 8008316:	4603      	mov	r3, r0
 8008318:	2b00      	cmp	r3, #0
 800831a:	d001      	beq.n	8008320 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800831c:	2301      	movs	r3, #1
 800831e:	e026      	b.n	800836e <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8008320:	f7f9 fca2 	bl	8001c68 <HAL_GetTick>
 8008324:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8008326:	e011      	b.n	800834c <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008328:	f7f9 fc9e 	bl	8001c68 <HAL_GetTick>
 800832c:	4602      	mov	r2, r0
 800832e:	69fb      	ldr	r3, [r7, #28]
 8008330:	1ad3      	subs	r3, r2, r3
 8008332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008336:	d109      	bne.n	800834c <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800833e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8008348:	2303      	movs	r3, #3
 800834a:	e010      	b.n	800836e <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 ff77 	bl	8009240 <HAL_SD_GetCardState>
 8008352:	4603      	mov	r3, r0
 8008354:	2b04      	cmp	r3, #4
 8008356:	d1e7      	bne.n	8008328 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2200      	movs	r2, #0
 8008362:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800836c:	2300      	movs	r3, #0
}
 800836e:	4618      	mov	r0, r3
 8008370:	3728      	adds	r7, #40	@ 0x28
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
	...

08008378 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008378:	b590      	push	{r4, r7, lr}
 800837a:	b08d      	sub	sp, #52	@ 0x34
 800837c:	af02      	add	r7, sp, #8
 800837e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8008380:	2300      	movs	r3, #0
 8008382:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8008384:	2300      	movs	r3, #0
 8008386:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008388:	2300      	movs	r3, #0
 800838a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800838c:	2300      	movs	r3, #0
 800838e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8008390:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8008394:	f04f 0100 	mov.w	r1, #0
 8008398:	f7fe fc76 	bl	8006c88 <HAL_RCCEx_GetPeriphCLKFreq>
 800839c:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800839e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d109      	bne.n	80083b8 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80083b2:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80083b4:	2301      	movs	r3, #1
 80083b6:	e070      	b.n	800849a <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 80083b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ba:	0a1b      	lsrs	r3, r3, #8
 80083bc:	4a39      	ldr	r2, [pc, #228]	@ (80084a4 <HAL_SD_InitCard+0x12c>)
 80083be:	fba2 2303 	umull	r2, r3, r2, r3
 80083c2:	091b      	lsrs	r3, r3, #4
 80083c4:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681c      	ldr	r4, [r3, #0]
 80083ca:	466a      	mov	r2, sp
 80083cc:	f107 0318 	add.w	r3, r7, #24
 80083d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80083d4:	e882 0003 	stmia.w	r2, {r0, r1}
 80083d8:	f107 030c 	add.w	r3, r7, #12
 80083dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80083de:	4620      	mov	r0, r4
 80083e0:	f003 fb62 	bl	800baa8 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4618      	mov	r0, r3
 80083ea:	f003 fba5 	bl	800bb38 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 80083ee:	69fb      	ldr	r3, [r7, #28]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d005      	beq.n	8008400 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	005b      	lsls	r3, r3, #1
 80083f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80083fe:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8008400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008402:	2b00      	cmp	r3, #0
 8008404:	d007      	beq.n	8008416 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8008406:	4a28      	ldr	r2, [pc, #160]	@ (80084a8 <HAL_SD_InitCard+0x130>)
 8008408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840a:	fbb2 f3f3 	udiv	r3, r2, r3
 800840e:	3301      	adds	r3, #1
 8008410:	4618      	mov	r0, r3
 8008412:	f7f9 fc35 	bl	8001c80 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f001 f800 	bl	800941c <SD_PowerON>
 800841c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800841e:	6a3b      	ldr	r3, [r7, #32]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d00b      	beq.n	800843c <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008430:	6a3b      	ldr	r3, [r7, #32]
 8008432:	431a      	orrs	r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008438:	2301      	movs	r3, #1
 800843a:	e02e      	b.n	800849a <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 ff1f 	bl	8009280 <SD_InitCard>
 8008442:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008444:	6a3b      	ldr	r3, [r7, #32]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d00b      	beq.n	8008462 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2201      	movs	r2, #1
 800844e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008456:	6a3b      	ldr	r3, [r7, #32]
 8008458:	431a      	orrs	r2, r3
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	e01b      	b.n	800849a <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800846a:	4618      	mov	r0, r3
 800846c:	f003 fbfa 	bl	800bc64 <SDMMC_CmdBlockLength>
 8008470:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008472:	6a3b      	ldr	r3, [r7, #32]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00f      	beq.n	8008498 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a0b      	ldr	r2, [pc, #44]	@ (80084ac <HAL_SD_InitCard+0x134>)
 800847e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008484:	6a3b      	ldr	r3, [r7, #32]
 8008486:	431a      	orrs	r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2201      	movs	r2, #1
 8008490:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8008494:	2301      	movs	r3, #1
 8008496:	e000      	b.n	800849a <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	372c      	adds	r7, #44	@ 0x2c
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd90      	pop	{r4, r7, pc}
 80084a2:	bf00      	nop
 80084a4:	014f8b59 	.word	0x014f8b59
 80084a8:	00012110 	.word	0x00012110
 80084ac:	1fe00fff 	.word	0x1fe00fff

080084b0 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b08c      	sub	sp, #48	@ 0x30
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
 80084bc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d107      	bne.n	80084d8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084cc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80084d4:	2301      	movs	r3, #1
 80084d6:	e08d      	b.n	80085f4 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80084de:	b2db      	uxtb	r3, r3
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	f040 8086 	bne.w	80085f2 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2200      	movs	r2, #0
 80084ea:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80084ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	441a      	add	r2, r3
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084f6:	429a      	cmp	r2, r3
 80084f8:	d907      	bls.n	800850a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084fe:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8008506:	2301      	movs	r3, #1
 8008508:	e074      	b.n	80085f4 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2203      	movs	r2, #3
 800850e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	2200      	movs	r2, #0
 8008518:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	68ba      	ldr	r2, [r7, #8]
 800851e:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	025a      	lsls	r2, r3, #9
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800852c:	2b01      	cmp	r3, #1
 800852e:	d002      	beq.n	8008536 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 8008530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008532:	025b      	lsls	r3, r3, #9
 8008534:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008536:	f04f 33ff 	mov.w	r3, #4294967295
 800853a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	025b      	lsls	r3, r3, #9
 8008540:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8008542:	2390      	movs	r3, #144	@ 0x90
 8008544:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008546:	2302      	movs	r3, #2
 8008548:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800854a:	2300      	movs	r3, #0
 800854c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800854e:	2300      	movs	r3, #0
 8008550:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f107 0210 	add.w	r2, r7, #16
 800855a:	4611      	mov	r1, r2
 800855c:	4618      	mov	r0, r3
 800855e:	f003 fb55 	bl	800bc0c <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	68da      	ldr	r2, [r3, #12]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008570:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	68ba      	ldr	r2, [r7, #8]
 8008578:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	2201      	movs	r2, #1
 8008580:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	2b01      	cmp	r3, #1
 8008586:	d90a      	bls.n	800859e <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2282      	movs	r2, #130	@ 0x82
 800858c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008594:	4618      	mov	r0, r3
 8008596:	f003 fbab 	bl	800bcf0 <SDMMC_CmdReadMultiBlock>
 800859a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800859c:	e009      	b.n	80085b2 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2281      	movs	r2, #129	@ 0x81
 80085a2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085aa:	4618      	mov	r0, r3
 80085ac:	f003 fb7d 	bl	800bcaa <SDMMC_CmdReadSingleBlock>
 80085b0:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 80085b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d012      	beq.n	80085de <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a0f      	ldr	r2, [pc, #60]	@ (80085fc <HAL_SD_ReadBlocks_DMA+0x14c>)
 80085be:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80085c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c6:	431a      	orrs	r2, r3
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2200      	movs	r2, #0
 80085d8:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 80085da:	2301      	movs	r3, #1
 80085dc:	e00a      	b.n	80085f4 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 80085ec:	63da      	str	r2, [r3, #60]	@ 0x3c


    return HAL_OK;
 80085ee:	2300      	movs	r3, #0
 80085f0:	e000      	b.n	80085f4 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 80085f2:	2302      	movs	r3, #2
  }
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3730      	adds	r7, #48	@ 0x30
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	1fe00fff 	.word	0x1fe00fff

08008600 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b08c      	sub	sp, #48	@ 0x30
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]
 800860c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d107      	bne.n	8008628 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800861c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008624:	2301      	movs	r3, #1
 8008626:	e08d      	b.n	8008744 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800862e:	b2db      	uxtb	r3, r3
 8008630:	2b01      	cmp	r3, #1
 8008632:	f040 8086 	bne.w	8008742 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2200      	movs	r2, #0
 800863a:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800863c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	441a      	add	r2, r3
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008646:	429a      	cmp	r2, r3
 8008648:	d907      	bls.n	800865a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800864e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	e074      	b.n	8008744 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2203      	movs	r2, #3
 800865e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2200      	movs	r2, #0
 8008668:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	025a      	lsls	r2, r3, #9
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800867c:	2b01      	cmp	r3, #1
 800867e:	d002      	beq.n	8008686 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 8008680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008682:	025b      	lsls	r3, r3, #9
 8008684:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008686:	f04f 33ff 	mov.w	r3, #4294967295
 800868a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	025b      	lsls	r3, r3, #9
 8008690:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8008692:	2390      	movs	r3, #144	@ 0x90
 8008694:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8008696:	2300      	movs	r3, #0
 8008698:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800869a:	2300      	movs	r3, #0
 800869c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800869e:	2300      	movs	r3, #0
 80086a0:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f107 0210 	add.w	r2, r7, #16
 80086aa:	4611      	mov	r1, r2
 80086ac:	4618      	mov	r0, r3
 80086ae:	f003 faad 	bl	800bc0c <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	68da      	ldr	r2, [r3, #12]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80086c0:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	68ba      	ldr	r2, [r7, #8]
 80086c8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	2201      	movs	r2, #1
 80086d0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d90a      	bls.n	80086ee <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	22a0      	movs	r2, #160	@ 0xa0
 80086dc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086e4:	4618      	mov	r0, r3
 80086e6:	f003 fb49 	bl	800bd7c <SDMMC_CmdWriteMultiBlock>
 80086ea:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80086ec:	e009      	b.n	8008702 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2290      	movs	r2, #144	@ 0x90
 80086f2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086fa:	4618      	mov	r0, r3
 80086fc:	f003 fb1b 	bl	800bd36 <SDMMC_CmdWriteSingleBlock>
 8008700:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8008702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008704:	2b00      	cmp	r3, #0
 8008706:	d012      	beq.n	800872e <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a0f      	ldr	r2, [pc, #60]	@ (800874c <HAL_SD_WriteBlocks_DMA+0x14c>)
 800870e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008716:	431a      	orrs	r2, r3
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2201      	movs	r2, #1
 8008720:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2200      	movs	r2, #0
 8008728:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e00a      	b.n	8008744 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 800873c:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800873e:	2300      	movs	r3, #0
 8008740:	e000      	b.n	8008744 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8008742:	2302      	movs	r3, #2
  }
}
 8008744:	4618      	mov	r0, r3
 8008746:	3730      	adds	r7, #48	@ 0x30
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}
 800874c:	1fe00fff 	.word	0x1fe00fff

08008750 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b084      	sub	sp, #16
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800875c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008764:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008768:	2b00      	cmp	r3, #0
 800876a:	d008      	beq.n	800877e <HAL_SD_IRQHandler+0x2e>
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f003 0308 	and.w	r3, r3, #8
 8008772:	2b00      	cmp	r3, #0
 8008774:	d003      	beq.n	800877e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f001 f93c 	bl	80099f4 <SD_Read_IT>
 800877c:	e19a      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008788:	2b00      	cmp	r3, #0
 800878a:	f000 80ac 	beq.w	80088e6 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008796:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	4b59      	ldr	r3, [pc, #356]	@ (8008908 <HAL_SD_IRQHandler+0x1b8>)
 80087a4:	400b      	ands	r3, r1
 80087a6:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80087b6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	68da      	ldr	r2, [r3, #12]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80087c6:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f003 0308 	and.w	r3, r3, #8
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d038      	beq.n	8008844 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	f003 0302 	and.w	r3, r3, #2
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d104      	bne.n	80087e6 <HAL_SD_IRQHandler+0x96>
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f003 0320 	and.w	r3, r3, #32
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d011      	beq.n	800880a <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4618      	mov	r0, r3
 80087ec:	f003 faea 	bl	800bdc4 <SDMMC_CmdStopTransfer>
 80087f0:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d008      	beq.n	800880a <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	431a      	orrs	r2, r3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 f95b 	bl	8008ac0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a3f      	ldr	r2, [pc, #252]	@ (800890c <HAL_SD_IRQHandler+0x1bc>)
 8008810:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2201      	movs	r2, #1
 8008816:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f003 0301 	and.w	r3, r3, #1
 8008826:	2b00      	cmp	r3, #0
 8008828:	d104      	bne.n	8008834 <HAL_SD_IRQHandler+0xe4>
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	f003 0302 	and.w	r3, r3, #2
 8008830:	2b00      	cmp	r3, #0
 8008832:	d003      	beq.n	800883c <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f004 faa5 	bl	800cd84 <HAL_SD_RxCpltCallback>
 800883a:	e13b      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f004 fa97 	bl	800cd70 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008842:	e137      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800884a:	2b00      	cmp	r3, #0
 800884c:	f000 8132 	beq.w	8008ab4 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2200      	movs	r2, #0
 8008856:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	2200      	movs	r2, #0
 800885e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2200      	movs	r2, #0
 8008866:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f003 0302 	and.w	r3, r3, #2
 800886e:	2b00      	cmp	r3, #0
 8008870:	d104      	bne.n	800887c <HAL_SD_IRQHandler+0x12c>
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f003 0320 	and.w	r3, r3, #32
 8008878:	2b00      	cmp	r3, #0
 800887a:	d011      	beq.n	80088a0 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4618      	mov	r0, r3
 8008882:	f003 fa9f 	bl	800bdc4 <SDMMC_CmdStopTransfer>
 8008886:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d008      	beq.n	80088a0 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	431a      	orrs	r2, r3
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f000 f910 	bl	8008ac0 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2201      	movs	r2, #1
 80088a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	f003 0310 	and.w	r3, r3, #16
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d104      	bne.n	80088c2 <HAL_SD_IRQHandler+0x172>
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f003 0320 	and.w	r3, r3, #32
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d002      	beq.n	80088c8 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f004 fa54 	bl	800cd70 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f003 0301 	and.w	r3, r3, #1
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d105      	bne.n	80088de <HAL_SD_IRQHandler+0x18e>
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f003 0302 	and.w	r3, r3, #2
 80088d8:	2b00      	cmp	r3, #0
 80088da:	f000 80eb 	beq.w	8008ab4 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f004 fa50 	bl	800cd84 <HAL_SD_RxCpltCallback>
}
 80088e4:	e0e6      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d00d      	beq.n	8008910 <HAL_SD_IRQHandler+0x1c0>
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f003 0308 	and.w	r3, r3, #8
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d008      	beq.n	8008910 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f001 f8be 	bl	8009a80 <SD_Write_IT>
 8008904:	e0d6      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
 8008906:	bf00      	nop
 8008908:	ffff3ec5 	.word	0xffff3ec5
 800890c:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008916:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800891a:	2b00      	cmp	r3, #0
 800891c:	f000 809d 	beq.w	8008a5a <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008926:	f003 0302 	and.w	r3, r3, #2
 800892a:	2b00      	cmp	r3, #0
 800892c:	d005      	beq.n	800893a <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008932:	f043 0202 	orr.w	r2, r3, #2
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008940:	f003 0308 	and.w	r3, r3, #8
 8008944:	2b00      	cmp	r3, #0
 8008946:	d005      	beq.n	8008954 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800894c:	f043 0208 	orr.w	r2, r3, #8
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800895a:	f003 0320 	and.w	r3, r3, #32
 800895e:	2b00      	cmp	r3, #0
 8008960:	d005      	beq.n	800896e <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008966:	f043 0220 	orr.w	r2, r3, #32
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008974:	f003 0310 	and.w	r3, r3, #16
 8008978:	2b00      	cmp	r3, #0
 800897a:	d005      	beq.n	8008988 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008980:	f043 0210 	orr.w	r2, r3, #16
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a4b      	ldr	r2, [pc, #300]	@ (8008abc <HAL_SD_IRQHandler+0x36c>)
 800898e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800899e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	68da      	ldr	r2, [r3, #12]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089ae:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80089be:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68da      	ldr	r2, [r3, #12]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80089ce:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4618      	mov	r0, r3
 80089d6:	f003 f9f5 	bl	800bdc4 <SDMMC_CmdStopTransfer>
 80089da:	4602      	mov	r2, r0
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089e0:	431a      	orrs	r2, r3
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	68da      	ldr	r2, [r3, #12]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80089f4:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089fe:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f003 0308 	and.w	r3, r3, #8
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d00a      	beq.n	8008a20 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2200      	movs	r2, #0
 8008a16:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 f851 	bl	8008ac0 <HAL_SD_ErrorCallback>
}
 8008a1e:	e049      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d044      	beq.n	8008ab4 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d040      	beq.n	8008ab4 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8008a40:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	2200      	movs	r2, #0
 8008a48:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 f834 	bl	8008ac0 <HAL_SD_ErrorCallback>
}
 8008a58:	e02c      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d025      	beq.n	8008ab4 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a70:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a78:	f003 0304 	and.w	r3, r3, #4
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d10c      	bne.n	8008a9a <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f003 0320 	and.w	r3, r3, #32
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d003      	beq.n	8008a92 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f001 f860 	bl	8009b50 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 8008a90:	e010      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f001 f848 	bl	8009b28 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8008a98:	e00c      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f003 0320 	and.w	r3, r3, #32
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d003      	beq.n	8008aac <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f001 f849 	bl	8009b3c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 8008aaa:	e003      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f001 f831 	bl	8009b14 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 8008ab2:	e7ff      	b.n	8008ab4 <HAL_SD_IRQHandler+0x364>
 8008ab4:	bf00      	nop
 8008ab6:	3710      	adds	r7, #16
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}
 8008abc:	18000f3a 	.word	0x18000f3a

08008ac0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b083      	sub	sp, #12
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008ac8:	bf00      	nop
 8008aca:	370c      	adds	r7, #12
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr

08008ad4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ae2:	0f9b      	lsrs	r3, r3, #30
 8008ae4:	b2da      	uxtb	r2, r3
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aee:	0e9b      	lsrs	r3, r3, #26
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	f003 030f 	and.w	r3, r3, #15
 8008af6:	b2da      	uxtb	r2, r3
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b00:	0e1b      	lsrs	r3, r3, #24
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	f003 0303 	and.w	r3, r3, #3
 8008b08:	b2da      	uxtb	r2, r3
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b12:	0c1b      	lsrs	r3, r3, #16
 8008b14:	b2da      	uxtb	r2, r3
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b1e:	0a1b      	lsrs	r3, r3, #8
 8008b20:	b2da      	uxtb	r2, r3
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b2a:	b2da      	uxtb	r2, r3
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b34:	0d1b      	lsrs	r3, r3, #20
 8008b36:	b29a      	uxth	r2, r3
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b40:	0c1b      	lsrs	r3, r3, #16
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	f003 030f 	and.w	r3, r3, #15
 8008b48:	b2da      	uxtb	r2, r3
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b52:	0bdb      	lsrs	r3, r3, #15
 8008b54:	b2db      	uxtb	r3, r3
 8008b56:	f003 0301 	and.w	r3, r3, #1
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b64:	0b9b      	lsrs	r3, r3, #14
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	f003 0301 	and.w	r3, r3, #1
 8008b6c:	b2da      	uxtb	r2, r3
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b76:	0b5b      	lsrs	r3, r3, #13
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	f003 0301 	and.w	r3, r3, #1
 8008b7e:	b2da      	uxtb	r2, r3
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b88:	0b1b      	lsrs	r3, r3, #12
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	f003 0301 	and.w	r3, r3, #1
 8008b90:	b2da      	uxtb	r2, r3
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d163      	bne.n	8008c6c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ba8:	009a      	lsls	r2, r3, #2
 8008baa:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008bae:	4013      	ands	r3, r2
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8008bb4:	0f92      	lsrs	r2, r2, #30
 8008bb6:	431a      	orrs	r2, r3
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bc0:	0edb      	lsrs	r3, r3, #27
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	f003 0307 	and.w	r3, r3, #7
 8008bc8:	b2da      	uxtb	r2, r3
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bd2:	0e1b      	lsrs	r3, r3, #24
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	f003 0307 	and.w	r3, r3, #7
 8008bda:	b2da      	uxtb	r2, r3
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008be4:	0d5b      	lsrs	r3, r3, #21
 8008be6:	b2db      	uxtb	r3, r3
 8008be8:	f003 0307 	and.w	r3, r3, #7
 8008bec:	b2da      	uxtb	r2, r3
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bf6:	0c9b      	lsrs	r3, r3, #18
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	f003 0307 	and.w	r3, r3, #7
 8008bfe:	b2da      	uxtb	r2, r3
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c08:	0bdb      	lsrs	r3, r3, #15
 8008c0a:	b2db      	uxtb	r3, r3
 8008c0c:	f003 0307 	and.w	r3, r3, #7
 8008c10:	b2da      	uxtb	r2, r3
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	691b      	ldr	r3, [r3, #16]
 8008c1a:	1c5a      	adds	r2, r3, #1
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	7e1b      	ldrb	r3, [r3, #24]
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	f003 0307 	and.w	r3, r3, #7
 8008c2a:	3302      	adds	r3, #2
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008c36:	fb03 f202 	mul.w	r2, r3, r2
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	7a1b      	ldrb	r3, [r3, #8]
 8008c42:	b2db      	uxtb	r3, r3
 8008c44:	f003 030f 	and.w	r3, r3, #15
 8008c48:	2201      	movs	r2, #1
 8008c4a:	409a      	lsls	r2, r3
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008c58:	0a52      	lsrs	r2, r2, #9
 8008c5a:	fb03 f202 	mul.w	r2, r3, r2
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = 512U;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c68:	655a      	str	r2, [r3, #84]	@ 0x54
 8008c6a:	e031      	b.n	8008cd0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d11d      	bne.n	8008cb0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c78:	041b      	lsls	r3, r3, #16
 8008c7a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c82:	0c1b      	lsrs	r3, r3, #16
 8008c84:	431a      	orrs	r2, r3
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	691b      	ldr	r3, [r3, #16]
 8008c8e:	3301      	adds	r3, #1
 8008c90:	029a      	lsls	r2, r3, #10
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = 512U;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ca4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	655a      	str	r2, [r3, #84]	@ 0x54
 8008cae:	e00f      	b.n	8008cd0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4a58      	ldr	r2, [pc, #352]	@ (8008e18 <HAL_SD_GetCardCSD+0x344>)
 8008cb6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cbc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	e09d      	b.n	8008e0c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cd4:	0b9b      	lsrs	r3, r3, #14
 8008cd6:	b2db      	uxtb	r3, r3
 8008cd8:	f003 0301 	and.w	r3, r3, #1
 8008cdc:	b2da      	uxtb	r2, r3
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ce6:	09db      	lsrs	r3, r3, #7
 8008ce8:	b2db      	uxtb	r3, r3
 8008cea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cee:	b2da      	uxtb	r2, r3
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cfe:	b2da      	uxtb	r2, r3
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d08:	0fdb      	lsrs	r3, r3, #31
 8008d0a:	b2da      	uxtb	r2, r3
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d14:	0f5b      	lsrs	r3, r3, #29
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	f003 0303 	and.w	r3, r3, #3
 8008d1c:	b2da      	uxtb	r2, r3
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d26:	0e9b      	lsrs	r3, r3, #26
 8008d28:	b2db      	uxtb	r3, r3
 8008d2a:	f003 0307 	and.w	r3, r3, #7
 8008d2e:	b2da      	uxtb	r2, r3
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d38:	0d9b      	lsrs	r3, r3, #22
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	f003 030f 	and.w	r3, r3, #15
 8008d40:	b2da      	uxtb	r2, r3
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d4a:	0d5b      	lsrs	r3, r3, #21
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	f003 0301 	and.w	r3, r3, #1
 8008d52:	b2da      	uxtb	r2, r3
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d66:	0c1b      	lsrs	r3, r3, #16
 8008d68:	b2db      	uxtb	r3, r3
 8008d6a:	f003 0301 	and.w	r3, r3, #1
 8008d6e:	b2da      	uxtb	r2, r3
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d7a:	0bdb      	lsrs	r3, r3, #15
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	f003 0301 	and.w	r3, r3, #1
 8008d82:	b2da      	uxtb	r2, r3
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d8e:	0b9b      	lsrs	r3, r3, #14
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	f003 0301 	and.w	r3, r3, #1
 8008d96:	b2da      	uxtb	r2, r3
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008da2:	0b5b      	lsrs	r3, r3, #13
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	f003 0301 	and.w	r3, r3, #1
 8008daa:	b2da      	uxtb	r2, r3
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008db6:	0b1b      	lsrs	r3, r3, #12
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	f003 0301 	and.w	r3, r3, #1
 8008dbe:	b2da      	uxtb	r2, r3
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008dca:	0a9b      	lsrs	r3, r3, #10
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	f003 0303 	and.w	r3, r3, #3
 8008dd2:	b2da      	uxtb	r2, r3
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008dde:	0a1b      	lsrs	r3, r3, #8
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	f003 0303 	and.w	r3, r3, #3
 8008de6:	b2da      	uxtb	r2, r3
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008df2:	085b      	lsrs	r3, r3, #1
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dfa:	b2da      	uxtb	r2, r3
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	2201      	movs	r2, #1
 8008e06:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008e0a:	2300      	movs	r3, #0
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr
 8008e18:	1fe00fff 	.word	0x1fe00fff

08008e1c <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b094      	sub	sp, #80	@ 0x50
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008e26:	2300      	movs	r3, #0
 8008e28:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	2b03      	cmp	r3, #3
 8008e36:	d101      	bne.n	8008e3c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	e0a7      	b.n	8008f8c <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8008e3c:	f107 0308 	add.w	r3, r7, #8
 8008e40:	4619      	mov	r1, r3
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 fb78 	bl	8009538 <SD_SendSDStatus>
 8008e48:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8008e4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d011      	beq.n	8008e74 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a4f      	ldr	r2, [pc, #316]	@ (8008f94 <HAL_SD_GetCardStatus+0x178>)
 8008e56:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e5e:	431a      	orrs	r2, r3
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8008e72:	e070      	b.n	8008f56 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	099b      	lsrs	r3, r3, #6
 8008e78:	b2db      	uxtb	r3, r3
 8008e7a:	f003 0303 	and.w	r3, r3, #3
 8008e7e:	b2da      	uxtb	r2, r3
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	095b      	lsrs	r3, r3, #5
 8008e88:	b2db      	uxtb	r3, r3
 8008e8a:	f003 0301 	and.w	r3, r3, #1
 8008e8e:	b2da      	uxtb	r2, r3
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	0a1b      	lsrs	r3, r3, #8
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	0e1b      	lsrs	r3, r3, #24
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	b29a      	uxth	r2, r3
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	061a      	lsls	r2, r3, #24
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	021b      	lsls	r3, r3, #8
 8008eb6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008eba:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	0a1b      	lsrs	r3, r3, #8
 8008ec0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008ec4:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	0e1b      	lsrs	r3, r3, #24
 8008eca:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	b2da      	uxtb	r2, r3
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	0a1b      	lsrs	r3, r3, #8
 8008edc:	b2da      	uxtb	r2, r3
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	0d1b      	lsrs	r3, r3, #20
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	f003 030f 	and.w	r3, r3, #15
 8008eec:	b2da      	uxtb	r2, r3
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	0c1b      	lsrs	r3, r3, #16
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008efc:	b29a      	uxth	r2, r3
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	4313      	orrs	r3, r2
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	0a9b      	lsrs	r3, r3, #10
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f18:	b2da      	uxtb	r2, r3
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	0a1b      	lsrs	r3, r3, #8
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	f003 0303 	and.w	r3, r3, #3
 8008f28:	b2da      	uxtb	r2, r3
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	091b      	lsrs	r3, r3, #4
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	f003 030f 	and.w	r3, r3, #15
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	f003 030f 	and.w	r3, r3, #15
 8008f46:	b2da      	uxtb	r2, r3
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8008f4c:	69bb      	ldr	r3, [r7, #24]
 8008f4e:	0e1b      	lsrs	r3, r3, #24
 8008f50:	b2da      	uxtb	r2, r3
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f002 fe80 	bl	800bc64 <SDMMC_CmdBlockLength>
 8008f64:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8008f66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d00d      	beq.n	8008f88 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4a08      	ldr	r2, [pc, #32]	@ (8008f94 <HAL_SD_GetCardStatus+0x178>)
 8008f72:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f78:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8008f82:	2301      	movs	r3, #1
 8008f84:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }


  return status;
 8008f88:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3750      	adds	r7, #80	@ 0x50
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}
 8008f94:	1fe00fff 	.word	0x1fe00fff

08008f98 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008fe2:	2300      	movs	r3, #0
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
  SDMMC_InitTypeDef Init;
 8008ff0:	b590      	push	{r4, r7, lr}
 8008ff2:	b08d      	sub	sp, #52	@ 0x34
 8008ff4:	af02      	add	r7, sp, #8
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;

 8008ffa:	2300      	movs	r3, #0
 8008ffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;

 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2203      	movs	r2, #3
 8009004:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  if (hsd->SdCard.CardType != CARD_SECURED)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800900c:	4a87      	ldr	r2, [pc, #540]	@ (800922c <HAL_SD_ConfigWideBusOperation+0x23c>)
 800900e:	6013      	str	r3, [r2, #0]
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009014:	2b03      	cmp	r3, #3
 8009016:	d032      	beq.n	800907e <HAL_SD_ConfigWideBusOperation+0x8e>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800901e:	d106      	bne.n	800902e <HAL_SD_ConfigWideBusOperation+0x3e>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009024:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	635a      	str	r2, [r3, #52]	@ 0x34
 800902c:	e02d      	b.n	800908a <HAL_SD_ConfigWideBusOperation+0x9a>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009034:	d10e      	bne.n	8009054 <HAL_SD_ConfigWideBusOperation+0x64>

      hsd->ErrorCode |= errorstate;
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 fb76 	bl	8009728 <SD_WideBus_Enable>
 800903c:	6238      	str	r0, [r7, #32]
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009042:	6a3b      	ldr	r3, [r7, #32]
 8009044:	431a      	orrs	r2, r3
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	635a      	str	r2, [r3, #52]	@ 0x34
    {
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800904e:	4a77      	ldr	r2, [pc, #476]	@ (800922c <HAL_SD_ConfigWideBusOperation+0x23c>)
 8009050:	6053      	str	r3, [r2, #4]
 8009052:	e01a      	b.n	800908a <HAL_SD_ConfigWideBusOperation+0x9a>
      errorstate = SD_WideBus_Disable(hsd);

 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d10a      	bne.n	8009070 <HAL_SD_ConfigWideBusOperation+0x80>
      hsd->ErrorCode |= errorstate;
    }
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f000 fbaf 	bl	80097be <SD_WideBus_Disable>
 8009060:	6238      	str	r0, [r7, #32]
    else
    {
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009066:	6a3b      	ldr	r3, [r7, #32]
 8009068:	431a      	orrs	r2, r3
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	635a      	str	r2, [r3, #52]	@ 0x34
 800906e:	e00c      	b.n	800908a <HAL_SD_ConfigWideBusOperation+0x9a>
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
    }
  }
  else
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009074:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	635a      	str	r2, [r3, #52]	@ 0x34
 800907c:	e005      	b.n	800908a <HAL_SD_ConfigWideBusOperation+0x9a>
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009082:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	635a      	str	r2, [r3, #52]	@ 0x34
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800908e:	2b00      	cmp	r3, #0
 8009090:	d00b      	beq.n	80090aa <HAL_SD_ConfigWideBusOperation+0xba>
    status = HAL_ERROR;
  }
  else
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a66      	ldr	r2, [pc, #408]	@ (8009230 <HAL_SD_ConfigWideBusOperation+0x240>)
 8009098:	639a      	str	r2, [r3, #56]	@ 0x38
  {
 800909a:	2301      	movs	r3, #1
 800909c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090a4:	4a61      	ldr	r2, [pc, #388]	@ (800922c <HAL_SD_ConfigWideBusOperation+0x23c>)
 80090a6:	6093      	str	r3, [r2, #8]
 80090a8:	e096      	b.n	80091d8 <HAL_SD_ConfigWideBusOperation+0x1e8>
    if (sdmmc_clk != 0U)
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80090aa:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80090ae:	f04f 0100 	mov.w	r1, #0
 80090b2:	f7fd fde9 	bl	8006c88 <HAL_RCCEx_GetPeriphCLKFreq>
 80090b6:	61f8      	str	r0, [r7, #28]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80090b8:	69fb      	ldr	r3, [r7, #28]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f000 8083 	beq.w	80091c6 <HAL_SD_ConfigWideBusOperation+0x1d6>
      Init.BusWide             = WideMode;
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;

 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	60bb      	str	r3, [r7, #8]
      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	60fb      	str	r3, [r7, #12]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	613b      	str	r3, [r7, #16]
      {
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	691b      	ldr	r3, [r3, #16]
 80090d4:	617b      	str	r3, [r7, #20]
        Init.ClockDiv = hsd->Init.ClockDiv;
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	695a      	ldr	r2, [r3, #20]
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	4955      	ldr	r1, [pc, #340]	@ (8009234 <HAL_SD_ConfigWideBusOperation+0x244>)
 80090de:	fba1 1303 	umull	r1, r3, r1, r3
 80090e2:	0e1b      	lsrs	r3, r3, #24
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d303      	bcc.n	80090f0 <HAL_SD_ConfigWideBusOperation+0x100>
      {
        /* UltraHigh speed SD card,user Clock div */
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	695b      	ldr	r3, [r3, #20]
 80090ec:	61bb      	str	r3, [r7, #24]
 80090ee:	e05a      	b.n	80091a6 <HAL_SD_ConfigWideBusOperation+0x1b6>
        Init.ClockDiv = hsd->Init.ClockDiv;
      }
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090f8:	d103      	bne.n	8009102 <HAL_SD_ConfigWideBusOperation+0x112>
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
      {
        /* High speed SD card, Max Frequency = 50Mhz */
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	695b      	ldr	r3, [r3, #20]
 80090fe:	61bb      	str	r3, [r7, #24]
 8009100:	e051      	b.n	80091a6 <HAL_SD_ConfigWideBusOperation+0x1b6>
        if (hsd->Init.ClockDiv == 0U)
        {
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009106:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800910a:	d126      	bne.n	800915a <HAL_SD_ConfigWideBusOperation+0x16a>
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	695b      	ldr	r3, [r3, #20]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d10e      	bne.n	8009132 <HAL_SD_ConfigWideBusOperation+0x142>
          }
          else
 8009114:	69fb      	ldr	r3, [r7, #28]
 8009116:	4a48      	ldr	r2, [pc, #288]	@ (8009238 <HAL_SD_ConfigWideBusOperation+0x248>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d906      	bls.n	800912a <HAL_SD_ConfigWideBusOperation+0x13a>
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	4a45      	ldr	r2, [pc, #276]	@ (8009234 <HAL_SD_ConfigWideBusOperation+0x244>)
 8009120:	fba2 2303 	umull	r2, r3, r2, r3
 8009124:	0e5b      	lsrs	r3, r3, #25
 8009126:	61bb      	str	r3, [r7, #24]
 8009128:	e03d      	b.n	80091a6 <HAL_SD_ConfigWideBusOperation+0x1b6>
          }
        }
        else
        {
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	695b      	ldr	r3, [r3, #20]
 800912e:	61bb      	str	r3, [r7, #24]
 8009130:	e039      	b.n	80091a6 <HAL_SD_ConfigWideBusOperation+0x1b6>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
          }
          else
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	695b      	ldr	r3, [r3, #20]
 8009136:	005b      	lsls	r3, r3, #1
 8009138:	69fa      	ldr	r2, [r7, #28]
 800913a:	fbb2 f3f3 	udiv	r3, r2, r3
 800913e:	4a3e      	ldr	r2, [pc, #248]	@ (8009238 <HAL_SD_ConfigWideBusOperation+0x248>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d906      	bls.n	8009152 <HAL_SD_ConfigWideBusOperation+0x162>
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	4a3b      	ldr	r2, [pc, #236]	@ (8009234 <HAL_SD_ConfigWideBusOperation+0x244>)
 8009148:	fba2 2303 	umull	r2, r3, r2, r3
 800914c:	0e5b      	lsrs	r3, r3, #25
 800914e:	61bb      	str	r3, [r7, #24]
 8009150:	e029      	b.n	80091a6 <HAL_SD_ConfigWideBusOperation+0x1b6>
          }
        }
      }
      else
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	695b      	ldr	r3, [r3, #20]
 8009156:	61bb      	str	r3, [r7, #24]
 8009158:	e025      	b.n	80091a6 <HAL_SD_ConfigWideBusOperation+0x1b6>
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	695b      	ldr	r3, [r3, #20]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d10e      	bne.n	8009180 <HAL_SD_ConfigWideBusOperation+0x190>
          }
          else
 8009162:	69fb      	ldr	r3, [r7, #28]
 8009164:	4a35      	ldr	r2, [pc, #212]	@ (800923c <HAL_SD_ConfigWideBusOperation+0x24c>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d906      	bls.n	8009178 <HAL_SD_ConfigWideBusOperation+0x188>
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800916a:	69fb      	ldr	r3, [r7, #28]
 800916c:	4a31      	ldr	r2, [pc, #196]	@ (8009234 <HAL_SD_ConfigWideBusOperation+0x244>)
 800916e:	fba2 2303 	umull	r2, r3, r2, r3
 8009172:	0e1b      	lsrs	r3, r3, #24
 8009174:	61bb      	str	r3, [r7, #24]
 8009176:	e016      	b.n	80091a6 <HAL_SD_ConfigWideBusOperation+0x1b6>
          }
        }
        else
        {
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	695b      	ldr	r3, [r3, #20]
 800917c:	61bb      	str	r3, [r7, #24]
 800917e:	e012      	b.n	80091a6 <HAL_SD_ConfigWideBusOperation+0x1b6>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
          }
          else
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	695b      	ldr	r3, [r3, #20]
 8009184:	005b      	lsls	r3, r3, #1
 8009186:	69fa      	ldr	r2, [r7, #28]
 8009188:	fbb2 f3f3 	udiv	r3, r2, r3
 800918c:	4a2b      	ldr	r2, [pc, #172]	@ (800923c <HAL_SD_ConfigWideBusOperation+0x24c>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d906      	bls.n	80091a0 <HAL_SD_ConfigWideBusOperation+0x1b0>
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8009192:	69fb      	ldr	r3, [r7, #28]
 8009194:	4a27      	ldr	r2, [pc, #156]	@ (8009234 <HAL_SD_ConfigWideBusOperation+0x244>)
 8009196:	fba2 2303 	umull	r2, r3, r2, r3
 800919a:	0e1b      	lsrs	r3, r3, #24
 800919c:	61bb      	str	r3, [r7, #24]
 800919e:	e002      	b.n	80091a6 <HAL_SD_ConfigWideBusOperation+0x1b6>
          }
        }
      }

 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	695b      	ldr	r3, [r3, #20]
 80091a4:	61bb      	str	r3, [r7, #24]

      (void)SDMMC_Init(hsd->Instance, Init);
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681c      	ldr	r4, [r3, #0]
 80091aa:	466a      	mov	r2, sp
 80091ac:	f107 0314 	add.w	r3, r7, #20
 80091b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80091b4:	e882 0003 	stmia.w	r2, {r0, r1}
 80091b8:	f107 0308 	add.w	r3, r7, #8
 80091bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80091be:	4620      	mov	r0, r4
 80091c0:	f002 fc72 	bl	800baa8 <SDMMC_Init>
 80091c4:	e008      	b.n	80091d8 <HAL_SD_ConfigWideBusOperation+0x1e8>
      status = HAL_ERROR;
    }
  }

 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091ca:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Set Block Size for Card */
 80091d2:	2301      	movs	r3, #1
 80091d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
  if (errorstate != HAL_SD_ERROR_NONE)
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80091e0:	4618      	mov	r0, r3
 80091e2:	f002 fd3f 	bl	800bc64 <SDMMC_CmdBlockLength>
 80091e6:	6238      	str	r0, [r7, #32]
    hsd->ErrorCode |= errorstate;
 80091e8:	6a3b      	ldr	r3, [r7, #32]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d010      	beq.n	8009210 <HAL_SD_ConfigWideBusOperation+0x220>
    status = HAL_ERROR;
  }

 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4a0f      	ldr	r2, [pc, #60]	@ (8009230 <HAL_SD_ConfigWideBusOperation+0x240>)
 80091f4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Change State */
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091fa:	6a3b      	ldr	r3, [r7, #32]
 80091fc:	431a      	orrs	r2, r3
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	635a      	str	r2, [r3, #52]	@ 0x34
  hsd->State = HAL_SD_STATE_READY;
 8009202:	2301      	movs	r3, #1
 8009204:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800920c:	4a07      	ldr	r2, [pc, #28]	@ (800922c <HAL_SD_ConfigWideBusOperation+0x23c>)
 800920e:	60d3      	str	r3, [r2, #12]
  return status;
}

/**
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  * @brief  Configure the speed bus mode
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800921c:	4a03      	ldr	r2, [pc, #12]	@ (800922c <HAL_SD_ConfigWideBusOperation+0x23c>)
 800921e:	63d3      	str	r3, [r2, #60]	@ 0x3c
  * @param  hsd: Pointer to the SD handle
  * @param  SpeedMode: Specifies the SD card speed bus mode
 8009220:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
  *          This parameter can be one of the following values:
 8009224:	4618      	mov	r0, r3
 8009226:	372c      	adds	r7, #44	@ 0x2c
 8009228:	46bd      	mov	sp, r7
 800922a:	bd90      	pop	{r4, r7, pc}
 800922c:	24002d78 	.word	0x24002d78
 8009230:	1fe00fff 	.word	0x1fe00fff
 8009234:	55e63b89 	.word	0x55e63b89
 8009238:	02faf080 	.word	0x02faf080
 800923c:	017d7840 	.word	0x017d7840

08009240 <HAL_SD_GetCardState>:
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;

  errorstate = SD_SendStatus(hsd, &resp1);
  if (errorstate != HAL_SD_ERROR_NONE)
 8009240:	b580      	push	{r7, lr}
 8009242:	b086      	sub	sp, #24
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  {
    hsd->ErrorCode |= errorstate;
  }
 8009248:	2300      	movs	r3, #0
 800924a:	60fb      	str	r3, [r7, #12]

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800924c:	f107 030c 	add.w	r3, r7, #12
 8009250:	4619      	mov	r1, r3
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f000 fa40 	bl	80096d8 <SD_SendStatus>
 8009258:	6178      	str	r0, [r7, #20]

 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d005      	beq.n	800926c <HAL_SD_GetCardState+0x2c>
  return (HAL_SD_CardStateTypeDef)cardstate;
}
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	431a      	orrs	r2, r3
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	635a      	str	r2, [r3, #52]	@ 0x34

/**
  * @brief  Abort the current transfer and disable the SD.
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	0a5b      	lsrs	r3, r3, #9
 8009270:	f003 030f 	and.w	r3, r3, #15
 8009274:	613b      	str	r3, [r7, #16]
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *                the configuration information for SD module.
 8009276:	693b      	ldr	r3, [r7, #16]
  * @retval HAL status
 8009278:	4618      	mov	r0, r3
 800927a:	3718      	adds	r7, #24
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}

08009280 <SD_InitCard>:
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
  uint32_t tickstart = HAL_GetTick();

  /* Check the power State */
 8009280:	b580      	push	{r7, lr}
 8009282:	b090      	sub	sp, #64	@ 0x40
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
  {
    /* Power off */
 8009288:	2300      	movs	r3, #0
 800928a:	817b      	strh	r3, [r7, #10]
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800928c:	f7f8 fcec 	bl	8001c68 <HAL_GetTick>
 8009290:	63f8      	str	r0, [r7, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4618      	mov	r0, r3
 8009298:	f002 fc5f 	bl	800bb5a <SDMMC_GetPowerState>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d102      	bne.n	80092a8 <SD_InitCard+0x28>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80092a2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80092a6:	e0b5      	b.n	8009414 <SD_InitCard+0x194>
    if (errorstate != HAL_SD_ERROR_NONE)
    {
      return errorstate;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ac:	2b03      	cmp	r3, #3
 80092ae:	d02e      	beq.n	800930e <SD_InitCard+0x8e>
    }
    else
    {
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4618      	mov	r0, r3
 80092b6:	f002 feaa 	bl	800c00e <SDMMC_CmdSendCID>
 80092ba:	63b8      	str	r0, [r7, #56]	@ 0x38
      /* Get Card identification number data */
 80092bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d001      	beq.n	80092c6 <SD_InitCard+0x46>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80092c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c4:	e0a6      	b.n	8009414 <SD_InitCard+0x194>
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
    }
  }

 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2100      	movs	r1, #0
 80092cc:	4618      	mov	r0, r3
 80092ce:	f002 fc8a 	bl	800bbe6 <SDMMC_GetResponse>
 80092d2:	4602      	mov	r2, r0
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  if (hsd->SdCard.CardType != CARD_SECURED)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	2104      	movs	r1, #4
 80092de:	4618      	mov	r0, r3
 80092e0:	f002 fc81 	bl	800bbe6 <SDMMC_GetResponse>
 80092e4:	4602      	mov	r2, r0
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	671a      	str	r2, [r3, #112]	@ 0x70
  {
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	2108      	movs	r1, #8
 80092f0:	4618      	mov	r0, r3
 80092f2:	f002 fc78 	bl	800bbe6 <SDMMC_GetResponse>
 80092f6:	4602      	mov	r2, r0
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	675a      	str	r2, [r3, #116]	@ 0x74
    /* Send CMD3 SET_REL_ADDR with argument 0 */
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	210c      	movs	r1, #12
 8009302:	4618      	mov	r0, r3
 8009304:	f002 fc6f 	bl	800bbe6 <SDMMC_GetResponse>
 8009308:	4602      	mov	r2, r0
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	679a      	str	r2, [r3, #120]	@ 0x78
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009312:	2b03      	cmp	r3, #3
 8009314:	d01d      	beq.n	8009352 <SD_InitCard+0xd2>
      if (errorstate != HAL_SD_ERROR_NONE)
      {
        return errorstate;
      }
 8009316:	e019      	b.n	800934c <SD_InitCard+0xcc>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
      {
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f107 020a 	add.w	r2, r7, #10
 8009320:	4611      	mov	r1, r2
 8009322:	4618      	mov	r0, r3
 8009324:	f002 feb2 	bl	800c08c <SDMMC_CmdSetRelAdd>
 8009328:	63b8      	str	r0, [r7, #56]	@ 0x38
        return HAL_SD_ERROR_TIMEOUT;
 800932a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800932c:	2b00      	cmp	r3, #0
 800932e:	d001      	beq.n	8009334 <SD_InitCard+0xb4>
      }
    }
 8009330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009332:	e06f      	b.n	8009414 <SD_InitCard+0x194>
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8009334:	f7f8 fc98 	bl	8001c68 <HAL_GetTick>
 8009338:	4602      	mov	r2, r0
 800933a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800933c:	1ad3      	subs	r3, r2, r3
 800933e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8009342:	4293      	cmp	r3, r2
 8009344:	d902      	bls.n	800934c <SD_InitCard+0xcc>
  {
    /* Get the SD card RCA */
 8009346:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800934a:	e063      	b.n	8009414 <SD_InitCard+0x194>
      }
 800934c:	897b      	ldrh	r3, [r7, #10]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d0e2      	beq.n	8009318 <SD_InitCard+0x98>
    hsd->SdCard.RelCardAdd = sd_rca;

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009356:	2b03      	cmp	r3, #3
 8009358:	d036      	beq.n	80093c8 <SD_InitCard+0x148>
    if (errorstate != HAL_SD_ERROR_NONE)
    {
      return errorstate;
 800935a:	897b      	ldrh	r3, [r7, #10]
 800935c:	461a      	mov	r2, r3
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    else
    {
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681a      	ldr	r2, [r3, #0]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800936a:	041b      	lsls	r3, r3, #16
 800936c:	4619      	mov	r1, r3
 800936e:	4610      	mov	r0, r2
 8009370:	f002 fe6c 	bl	800c04c <SDMMC_CmdSendCSD>
 8009374:	63b8      	str	r0, [r7, #56]	@ 0x38
      /* Get Card Specific Data */
 8009376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009378:	2b00      	cmp	r3, #0
 800937a:	d001      	beq.n	8009380 <SD_InitCard+0x100>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800937c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800937e:	e049      	b.n	8009414 <SD_InitCard+0x194>
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
    }
  }

 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	2100      	movs	r1, #0
 8009386:	4618      	mov	r0, r3
 8009388:	f002 fc2d 	bl	800bbe6 <SDMMC_GetResponse>
 800938c:	4602      	mov	r2, r0
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Get the Card Class */
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	2104      	movs	r1, #4
 8009398:	4618      	mov	r0, r3
 800939a:	f002 fc24 	bl	800bbe6 <SDMMC_GetResponse>
 800939e:	4602      	mov	r2, r0
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	2108      	movs	r1, #8
 80093aa:	4618      	mov	r0, r3
 80093ac:	f002 fc1b 	bl	800bbe6 <SDMMC_GetResponse>
 80093b0:	4602      	mov	r2, r0
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	665a      	str	r2, [r3, #100]	@ 0x64

 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	210c      	movs	r1, #12
 80093bc:	4618      	mov	r0, r3
 80093be:	f002 fc12 	bl	800bbe6 <SDMMC_GetResponse>
 80093c2:	4602      	mov	r2, r0
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	669a      	str	r2, [r3, #104]	@ 0x68
  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
  }
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	2104      	movs	r1, #4
 80093ce:	4618      	mov	r0, r3
 80093d0:	f002 fc09 	bl	800bbe6 <SDMMC_GetResponse>
 80093d4:	4603      	mov	r3, r0
 80093d6:	0d1a      	lsrs	r2, r3, #20
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80093dc:	f107 030c 	add.w	r3, r7, #12
 80093e0:	4619      	mov	r1, r3
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f7ff fb76 	bl	8008ad4 <HAL_SD_GetCardCSD>
 80093e8:	4603      	mov	r3, r0
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d002      	beq.n	80093f4 <SD_InitCard+0x174>
  if (errorstate != HAL_SD_ERROR_NONE)
  {
 80093ee:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80093f2:	e00f      	b.n	8009414 <SD_InitCard+0x194>
    return errorstate;
  }

  /* All cards are initialized */
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093fc:	041b      	lsls	r3, r3, #16
 80093fe:	4619      	mov	r1, r3
 8009400:	4610      	mov	r0, r2
 8009402:	f002 fd1b 	bl	800be3c <SDMMC_CmdSelDesel>
 8009406:	63b8      	str	r0, [r7, #56]	@ 0x38
  return HAL_SD_ERROR_NONE;
 8009408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800940a:	2b00      	cmp	r3, #0
 800940c:	d001      	beq.n	8009412 <SD_InitCard+0x192>
}

 800940e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009410:	e000      	b.n	8009414 <SD_InitCard+0x194>
/**
  * @brief  Enquires cards about their operating voltage and configures clock
  *         controls and stores SD information that will be needed in future
  *         in the SD handle.
 8009412:	2300      	movs	r3, #0
  * @param  hsd: Pointer to SD handle
 8009414:	4618      	mov	r0, r3
 8009416:	3740      	adds	r7, #64	@ 0x40
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <SD_PowerON>:
  __IO uint32_t count = 0U;
  uint32_t response = 0U;
  uint32_t validvoltage = 0U;
  uint32_t errorstate;
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
 800941c:	b580      	push	{r7, lr}
 800941e:	b086      	sub	sp, #24
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
#endif /* USE_SD_TRANSCEIVER  */
 8009424:	2300      	movs	r3, #0
 8009426:	60bb      	str	r3, [r7, #8]

 8009428:	2300      	movs	r3, #0
 800942a:	617b      	str	r3, [r7, #20]
  /* CMD0: GO_IDLE_STATE */
 800942c:	2300      	movs	r3, #0
 800942e:	613b      	str	r3, [r7, #16]
  if (errorstate != HAL_SD_ERROR_NONE)
  {
    return errorstate;
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4618      	mov	r0, r3
 8009436:	f002 fd24 	bl	800be82 <SDMMC_CmdGoIdleState>
 800943a:	60f8      	str	r0, [r7, #12]
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d001      	beq.n	8009446 <SD_PowerON+0x2a>
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
  {
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	e072      	b.n	800952c <SD_PowerON+0x110>
    hsd->SdCard.CardVersion = CARD_V1_X;
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
    if (errorstate != HAL_SD_ERROR_NONE)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4618      	mov	r0, r3
 800944c:	f002 fd37 	bl	800bebe <SDMMC_CmdOperCond>
 8009450:	60f8      	str	r0, [r7, #12]
    {
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009458:	d10d      	bne.n	8009476 <SD_PowerON+0x5a>
      return errorstate;
    }
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2200      	movs	r2, #0
 800945e:	63da      	str	r2, [r3, #60]	@ 0x3c

  }
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	4618      	mov	r0, r3
 8009466:	f002 fd0c 	bl	800be82 <SDMMC_CmdGoIdleState>
 800946a:	60f8      	str	r0, [r7, #12]
  else
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d004      	beq.n	800947c <SD_PowerON+0x60>
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	e05a      	b.n	800952c <SD_PowerON+0x110>
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2201      	movs	r2, #1
 800947a:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (errorstate != HAL_SD_ERROR_NONE)
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009480:	2b01      	cmp	r3, #1
 8009482:	d137      	bne.n	80094f4 <SD_PowerON+0xd8>
    }
  }
  /* SD CARD */
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	2100      	movs	r1, #0
 800948a:	4618      	mov	r0, r3
 800948c:	f002 fd37 	bl	800befe <SDMMC_CmdAppCommand>
 8009490:	60f8      	str	r0, [r7, #12]
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d02d      	beq.n	80094f4 <SD_PowerON+0xd8>
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
 8009498:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800949c:	e046      	b.n	800952c <SD_PowerON+0x110>
    if (errorstate != HAL_SD_ERROR_NONE)
    {
      return errorstate;
    }

    /* Send CMD41 */
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	2100      	movs	r1, #0
 80094a4:	4618      	mov	r0, r3
 80094a6:	f002 fd2a 	bl	800befe <SDMMC_CmdAppCommand>
 80094aa:	60f8      	str	r0, [r7, #12]
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d001      	beq.n	80094b6 <SD_PowerON+0x9a>
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	e03a      	b.n	800952c <SD_PowerON+0x110>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    }

 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	491e      	ldr	r1, [pc, #120]	@ (8009534 <SD_PowerON+0x118>)
 80094bc:	4618      	mov	r0, r3
 80094be:	f002 fd41 	bl	800bf44 <SDMMC_CmdAppOperCommand>
 80094c2:	60f8      	str	r0, [r7, #12]
    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d002      	beq.n	80094d0 <SD_PowerON+0xb4>

    /* Get operating voltage*/
 80094ca:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80094ce:	e02d      	b.n	800952c <SD_PowerON+0x110>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);

    count++;
  }
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	2100      	movs	r1, #0
 80094d6:	4618      	mov	r0, r3
 80094d8:	f002 fb85 	bl	800bbe6 <SDMMC_GetResponse>
 80094dc:	6178      	str	r0, [r7, #20]

  if (count >= SDMMC_MAX_VOLT_TRIAL)
  {
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	0fdb      	lsrs	r3, r3, #31
 80094e2:	2b01      	cmp	r3, #1
 80094e4:	d101      	bne.n	80094ea <SD_PowerON+0xce>
 80094e6:	2301      	movs	r3, #1
 80094e8:	e000      	b.n	80094ec <SD_PowerON+0xd0>
 80094ea:	2300      	movs	r3, #0
 80094ec:	613b      	str	r3, [r7, #16]
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
  }
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	3301      	adds	r3, #1
 80094f2:	60bb      	str	r3, [r7, #8]
      return errorstate;
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d802      	bhi.n	8009504 <SD_PowerON+0xe8>
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d0cc      	beq.n	800949e <SD_PowerON+0x82>

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800950a:	4293      	cmp	r3, r2
 800950c:	d902      	bls.n	8009514 <SD_PowerON+0xf8>

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800950e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009512:	e00b      	b.n	800952c <SD_PowerON+0x110>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
#if (USE_SD_TRANSCEIVER != 0U)
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	639a      	str	r2, [r3, #56]	@ 0x38
    {
      if ((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009520:	2b00      	cmp	r3, #0
 8009522:	d002      	beq.n	800952a <SD_PowerON+0x10e>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2201      	movs	r2, #1
 8009528:	639a      	str	r2, [r3, #56]	@ 0x38
}

/**
  * @brief  Turns the SDMMC output signals off.
  * @param  hsd: Pointer to SD handle
  * @retval None
 800952a:	2300      	movs	r3, #0
  */
 800952c:	4618      	mov	r0, r3
 800952e:	3718      	adds	r7, #24
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}
 8009534:	c1100000 	.word	0xc1100000

08009538 <SD_SendSDStatus>:
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
  uint32_t count;
  uint32_t *pData = pSDstatus;

 8009538:	b580      	push	{r7, lr}
 800953a:	b08c      	sub	sp, #48	@ 0x30
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	6039      	str	r1, [r7, #0]
  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
  {
 8009542:	f7f8 fb91 	bl	8001c68 <HAL_GetTick>
 8009546:	6278      	str	r0, [r7, #36]	@ 0x24
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
  }
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	2100      	movs	r1, #0
 8009552:	4618      	mov	r0, r3
 8009554:	f002 fb47 	bl	800bbe6 <SDMMC_GetResponse>
 8009558:	4603      	mov	r3, r0
 800955a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800955e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009562:	d102      	bne.n	800956a <SD_SendSDStatus+0x32>
  if (errorstate != HAL_SD_ERROR_NONE)
  {
 8009564:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009568:	e0b0      	b.n	80096cc <SD_SendSDStatus+0x194>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
    return errorstate;
  }

 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	2140      	movs	r1, #64	@ 0x40
 8009570:	4618      	mov	r0, r3
 8009572:	f002 fb77 	bl	800bc64 <SDMMC_CmdBlockLength>
 8009576:	6238      	str	r0, [r7, #32]
  /* Send CMD55 */
 8009578:	6a3b      	ldr	r3, [r7, #32]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d005      	beq.n	800958a <SD_SendSDStatus+0x52>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
  if (errorstate != HAL_SD_ERROR_NONE)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	635a      	str	r2, [r3, #52]	@ 0x34
  {
 8009586:	6a3b      	ldr	r3, [r7, #32]
 8009588:	e0a0      	b.n	80096cc <SD_SendSDStatus+0x194>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
    return errorstate;
  }

 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009592:	041b      	lsls	r3, r3, #16
 8009594:	4619      	mov	r1, r3
 8009596:	4610      	mov	r0, r2
 8009598:	f002 fcb1 	bl	800befe <SDMMC_CmdAppCommand>
 800959c:	6238      	str	r0, [r7, #32]
  /* Configure the SD DPSM (Data Path State Machine) */
 800959e:	6a3b      	ldr	r3, [r7, #32]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d005      	beq.n	80095b0 <SD_SendSDStatus+0x78>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 64U;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	635a      	str	r2, [r3, #52]	@ 0x34
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 80095ac:	6a3b      	ldr	r3, [r7, #32]
 80095ae:	e08d      	b.n	80096cc <SD_SendSDStatus+0x194>
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
  config.DPSM          = SDMMC_DPSM_ENABLE;
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80095b0:	f04f 33ff 	mov.w	r3, #4294967295
 80095b4:	60bb      	str	r3, [r7, #8]

 80095b6:	2340      	movs	r3, #64	@ 0x40
 80095b8:	60fb      	str	r3, [r7, #12]
  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
 80095ba:	2360      	movs	r3, #96	@ 0x60
 80095bc:	613b      	str	r3, [r7, #16]
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 80095be:	2302      	movs	r3, #2
 80095c0:	617b      	str	r3, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 80095c2:	2300      	movs	r3, #0
 80095c4:	61bb      	str	r3, [r7, #24]
  {
 80095c6:	2301      	movs	r3, #1
 80095c8:	61fb      	str	r3, [r7, #28]
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f107 0208 	add.w	r2, r7, #8
 80095d2:	4611      	mov	r1, r2
 80095d4:	4618      	mov	r0, r3
 80095d6:	f002 fb19 	bl	800bc0c <SDMMC_ConfigData>
    return errorstate;
  }

 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	4618      	mov	r0, r3
 80095e0:	f002 fd99 	bl	800c116 <SDMMC_CmdStatusRegister>
 80095e4:	6238      	str	r0, [r7, #32]
  /* Get status data */
 80095e6:	6a3b      	ldr	r3, [r7, #32]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d02b      	beq.n	8009644 <SD_SendSDStatus+0x10c>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80095f4:	6a3b      	ldr	r3, [r7, #32]
 80095f6:	e069      	b.n	80096cc <SD_SendSDStatus+0x194>
    {
      for (count = 0U; count < 8U; count++)
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
        pData++;
      }
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009602:	2b00      	cmp	r3, #0
 8009604:	d013      	beq.n	800962e <SD_SendSDStatus+0xf6>
    }

 8009606:	2300      	movs	r3, #0
 8009608:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800960a:	e00d      	b.n	8009628 <SD_SendSDStatus+0xf0>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
    {
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4618      	mov	r0, r3
 8009612:	f002 fa73 	bl	800bafc <SDMMC_ReadFIFO>
 8009616:	4602      	mov	r2, r0
 8009618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961a:	601a      	str	r2, [r3, #0]
      return HAL_SD_ERROR_TIMEOUT;
 800961c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961e:	3304      	adds	r3, #4
 8009620:	62bb      	str	r3, [r7, #40]	@ 0x28

 8009622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009624:	3301      	adds	r3, #1
 8009626:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800962a:	2b07      	cmp	r3, #7
 800962c:	d9ee      	bls.n	800960c <SD_SendSDStatus+0xd4>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800962e:	f7f8 fb1b 	bl	8001c68 <HAL_GetTick>
 8009632:	4602      	mov	r2, r0
 8009634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009636:	1ad3      	subs	r3, r2, r3
 8009638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800963c:	d102      	bne.n	8009644 <SD_SendSDStatus+0x10c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800963e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009642:	e043      	b.n	80096cc <SD_SendSDStatus+0x194>
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800964a:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800964e:	2b00      	cmp	r3, #0
 8009650:	d0d2      	beq.n	80095f8 <SD_SendSDStatus+0xc0>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009658:	f003 0308 	and.w	r3, r3, #8
 800965c:	2b00      	cmp	r3, #0
 800965e:	d001      	beq.n	8009664 <SD_SendSDStatus+0x12c>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009660:	2308      	movs	r3, #8
 8009662:	e033      	b.n	80096cc <SD_SendSDStatus+0x194>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800966a:	f003 0302 	and.w	r3, r3, #2
 800966e:	2b00      	cmp	r3, #0
 8009670:	d001      	beq.n	8009676 <SD_SendSDStatus+0x13e>
  }
  else
 8009672:	2302      	movs	r3, #2
 8009674:	e02a      	b.n	80096cc <SD_SendSDStatus+0x194>
  {
    /* Nothing to do */
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800967c:	f003 0320 	and.w	r3, r3, #32
 8009680:	2b00      	cmp	r3, #0
 8009682:	d017      	beq.n	80096b4 <SD_SendSDStatus+0x17c>
  }

 8009684:	2320      	movs	r3, #32
 8009686:	e021      	b.n	80096cc <SD_SendSDStatus+0x194>
    pData++;

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4618      	mov	r0, r3
 800968e:	f002 fa35 	bl	800bafc <SDMMC_ReadFIFO>
 8009692:	4602      	mov	r2, r0
 8009694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009696:	601a      	str	r2, [r3, #0]
  }
 8009698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800969a:	3304      	adds	r3, #4
 800969c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Clear all the static status flags*/
 800969e:	f7f8 fae3 	bl	8001c68 <HAL_GetTick>
 80096a2:	4602      	mov	r2, r0
 80096a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a6:	1ad3      	subs	r3, r2, r3
 80096a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ac:	d102      	bne.n	80096b4 <SD_SendSDStatus+0x17c>
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);

 80096ae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80096b2:	e00b      	b.n	80096cc <SD_SendSDStatus+0x194>
    {
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d1e2      	bne.n	8009688 <SD_SendSDStatus+0x150>
  return HAL_SD_ERROR_NONE;
}

/**
  * @brief  Returns the current card's status.
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	4a03      	ldr	r2, [pc, #12]	@ (80096d4 <SD_SendSDStatus+0x19c>)
 80096c8:	639a      	str	r2, [r3, #56]	@ 0x38
  * @param  hsd: Pointer to SD handle
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
 80096ca:	2300      	movs	r3, #0
  *         status (Card Status register)
 80096cc:	4618      	mov	r0, r3
 80096ce:	3730      	adds	r7, #48	@ 0x30
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}
 80096d4:	18000f3a 	.word	0x18000f3a

080096d8 <SD_SendStatus>:
  uint32_t errorstate;

  if (pCardStatus == NULL)
  {
    return HAL_SD_ERROR_PARAM;
  }
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	6039      	str	r1, [r7, #0]

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d102      	bne.n	80096ee <SD_SendStatus+0x16>
  if (errorstate != HAL_SD_ERROR_NONE)
  {
 80096e8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80096ec:	e018      	b.n	8009720 <SD_SendStatus+0x48>
    return errorstate;
  }

  /* Get SD card status */
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096f6:	041b      	lsls	r3, r3, #16
 80096f8:	4619      	mov	r1, r3
 80096fa:	4610      	mov	r0, r2
 80096fc:	f002 fce8 	bl	800c0d0 <SDMMC_CmdSendStatus>
 8009700:	60f8      	str	r0, [r7, #12]
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d001      	beq.n	800970c <SD_SendStatus+0x34>

  return HAL_SD_ERROR_NONE;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	e009      	b.n	8009720 <SD_SendStatus+0x48>
}

/**
  * @brief  Enables the SDMMC wide bus mode.
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	2100      	movs	r1, #0
 8009712:	4618      	mov	r0, r3
 8009714:	f002 fa67 	bl	800bbe6 <SDMMC_GetResponse>
 8009718:	4602      	mov	r2, r0
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	601a      	str	r2, [r3, #0]
  * @param  hsd: pointer to SD handle
  * @retval error state
 800971e:	2300      	movs	r3, #0
  */
 8009720:	4618      	mov	r0, r3
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <SD_WideBus_Enable>:
  uint32_t scr[2U] = {0UL, 0UL};
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009728:	b580      	push	{r7, lr}
 800972a:	b086      	sub	sp, #24
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  }
 8009730:	2300      	movs	r3, #0
 8009732:	60fb      	str	r3, [r7, #12]
 8009734:	2300      	movs	r3, #0
 8009736:	613b      	str	r3, [r7, #16]

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	2100      	movs	r1, #0
 800973e:	4618      	mov	r0, r3
 8009740:	f002 fa51 	bl	800bbe6 <SDMMC_GetResponse>
 8009744:	4603      	mov	r3, r0
 8009746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800974a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800974e:	d102      	bne.n	8009756 <SD_WideBus_Enable+0x2e>
  if (errorstate != HAL_SD_ERROR_NONE)
  {
 8009750:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009754:	e02f      	b.n	80097b6 <SD_WideBus_Enable+0x8e>
    return errorstate;
  }

  /* If requested card supports wide bus operation */
 8009756:	f107 030c 	add.w	r3, r7, #12
 800975a:	4619      	mov	r1, r3
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f000 f879 	bl	8009854 <SD_FindSCR>
 8009762:	6178      	str	r0, [r7, #20]
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d001      	beq.n	800976e <SD_WideBus_Enable+0x46>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	e023      	b.n	80097b6 <SD_WideBus_Enable+0x8e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
    if (errorstate != HAL_SD_ERROR_NONE)
    {
      return errorstate;
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009774:	2b00      	cmp	r3, #0
 8009776:	d01c      	beq.n	80097b2 <SD_WideBus_Enable+0x8a>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681a      	ldr	r2, [r3, #0]
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009780:	041b      	lsls	r3, r3, #16
 8009782:	4619      	mov	r1, r3
 8009784:	4610      	mov	r0, r2
 8009786:	f002 fbba 	bl	800befe <SDMMC_CmdAppCommand>
 800978a:	6178      	str	r0, [r7, #20]
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800978c:	697b      	ldr	r3, [r7, #20]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d001      	beq.n	8009796 <SD_WideBus_Enable+0x6e>
    if (errorstate != HAL_SD_ERROR_NONE)
    {
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	e00f      	b.n	80097b6 <SD_WideBus_Enable+0x8e>
      return errorstate;
    }

    return HAL_SD_ERROR_NONE;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	2102      	movs	r1, #2
 800979c:	4618      	mov	r0, r3
 800979e:	f002 fbf1 	bl	800bf84 <SDMMC_CmdBusWidth>
 80097a2:	6178      	str	r0, [r7, #20]
  }
 80097a4:	697b      	ldr	r3, [r7, #20]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d001      	beq.n	80097ae <SD_WideBus_Enable+0x86>
  else
  {
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	e003      	b.n	80097b6 <SD_WideBus_Enable+0x8e>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
  }
}
 80097ae:	2300      	movs	r3, #0
 80097b0:	e001      	b.n	80097b6 <SD_WideBus_Enable+0x8e>

/**
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
 80097b2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  * @retval error state
  */
 80097b6:	4618      	mov	r0, r3
 80097b8:	3718      	adds	r7, #24
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}

080097be <SD_WideBus_Disable>:
  uint32_t scr[2U] = {0UL, 0UL};
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80097be:	b580      	push	{r7, lr}
 80097c0:	b086      	sub	sp, #24
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	6078      	str	r0, [r7, #4]
  }
 80097c6:	2300      	movs	r3, #0
 80097c8:	60fb      	str	r3, [r7, #12]
 80097ca:	2300      	movs	r3, #0
 80097cc:	613b      	str	r3, [r7, #16]

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	2100      	movs	r1, #0
 80097d4:	4618      	mov	r0, r3
 80097d6:	f002 fa06 	bl	800bbe6 <SDMMC_GetResponse>
 80097da:	4603      	mov	r3, r0
 80097dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097e4:	d102      	bne.n	80097ec <SD_WideBus_Disable+0x2e>
  if (errorstate != HAL_SD_ERROR_NONE)
  {
 80097e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80097ea:	e02f      	b.n	800984c <SD_WideBus_Disable+0x8e>
    return errorstate;
  }

  /* If requested card supports 1 bit mode operation */
 80097ec:	f107 030c 	add.w	r3, r7, #12
 80097f0:	4619      	mov	r1, r3
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 f82e 	bl	8009854 <SD_FindSCR>
 80097f8:	6178      	str	r0, [r7, #20]
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d001      	beq.n	8009804 <SD_WideBus_Disable+0x46>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	e023      	b.n	800984c <SD_WideBus_Disable+0x8e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
    if (errorstate != HAL_SD_ERROR_NONE)
    {
      return errorstate;
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800980a:	2b00      	cmp	r3, #0
 800980c:	d01c      	beq.n	8009848 <SD_WideBus_Disable+0x8a>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009816:	041b      	lsls	r3, r3, #16
 8009818:	4619      	mov	r1, r3
 800981a:	4610      	mov	r0, r2
 800981c:	f002 fb6f 	bl	800befe <SDMMC_CmdAppCommand>
 8009820:	6178      	str	r0, [r7, #20]
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d001      	beq.n	800982c <SD_WideBus_Disable+0x6e>
    if (errorstate != HAL_SD_ERROR_NONE)
    {
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	e00f      	b.n	800984c <SD_WideBus_Disable+0x8e>
      return errorstate;
    }

    return HAL_SD_ERROR_NONE;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	2100      	movs	r1, #0
 8009832:	4618      	mov	r0, r3
 8009834:	f002 fba6 	bl	800bf84 <SDMMC_CmdBusWidth>
 8009838:	6178      	str	r0, [r7, #20]
  }
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d001      	beq.n	8009844 <SD_WideBus_Disable+0x86>
  else
  {
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	e003      	b.n	800984c <SD_WideBus_Disable+0x8e>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
  }
}
 8009844:	2300      	movs	r3, #0
 8009846:	e001      	b.n	800984c <SD_WideBus_Disable+0x8e>


/**
  * @brief  Finds the SD card SCR register value.
 8009848:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
 800984c:	4618      	mov	r0, r3
 800984e:	3718      	adds	r7, #24
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}

08009854 <SD_FindSCR>:
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
  uint32_t *scr = pSCR;
 8009854:	b580      	push	{r7, lr}
 8009856:	b08e      	sub	sp, #56	@ 0x38
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800985e:	f7f8 fa03 	bl	8001c68 <HAL_GetTick>
 8009862:	6338      	str	r0, [r7, #48]	@ 0x30
  if (errorstate != HAL_SD_ERROR_NONE)
 8009864:	2300      	movs	r3, #0
 8009866:	637b      	str	r3, [r7, #52]	@ 0x34
  {
 8009868:	2300      	movs	r3, #0
 800986a:	60bb      	str	r3, [r7, #8]
 800986c:	2300      	movs	r3, #0
 800986e:	60fb      	str	r3, [r7, #12]
    return errorstate;
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	2108      	movs	r1, #8
 800987a:	4618      	mov	r0, r3
 800987c:	f002 f9f2 	bl	800bc64 <SDMMC_CmdBlockLength>
 8009880:	62b8      	str	r0, [r7, #40]	@ 0x28
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009884:	2b00      	cmp	r3, #0
 8009886:	d001      	beq.n	800988c <SD_FindSCR+0x38>
  if (errorstate != HAL_SD_ERROR_NONE)
  {
 8009888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800988a:	e0ad      	b.n	80099e8 <SD_FindSCR+0x194>
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681a      	ldr	r2, [r3, #0]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009894:	041b      	lsls	r3, r3, #16
 8009896:	4619      	mov	r1, r3
 8009898:	4610      	mov	r0, r2
 800989a:	f002 fb30 	bl	800befe <SDMMC_CmdAppCommand>
 800989e:	62b8      	str	r0, [r7, #40]	@ 0x28
  config.DataLength    = 8U;
 80098a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d001      	beq.n	80098aa <SD_FindSCR+0x56>
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80098a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098a8:	e09e      	b.n	80099e8 <SD_FindSCR+0x194>
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
  config.DPSM          = SDMMC_DPSM_ENABLE;
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80098aa:	f04f 33ff 	mov.w	r3, #4294967295
 80098ae:	613b      	str	r3, [r7, #16]

 80098b0:	2308      	movs	r3, #8
 80098b2:	617b      	str	r3, [r7, #20]
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
 80098b4:	2330      	movs	r3, #48	@ 0x30
 80098b6:	61bb      	str	r3, [r7, #24]
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80098b8:	2302      	movs	r3, #2
 80098ba:	61fb      	str	r3, [r7, #28]
  if (errorstate != HAL_SD_ERROR_NONE)
 80098bc:	2300      	movs	r3, #0
 80098be:	623b      	str	r3, [r7, #32]
  {
 80098c0:	2301      	movs	r3, #1
 80098c2:	627b      	str	r3, [r7, #36]	@ 0x24
    return errorstate;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f107 0210 	add.w	r2, r7, #16
 80098cc:	4611      	mov	r1, r2
 80098ce:	4618      	mov	r0, r3
 80098d0:	f002 f99c 	bl	800bc0c <SDMMC_ConfigData>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4618      	mov	r0, r3
 80098da:	f002 fb76 	bl	800bfca <SDMMC_CmdSendSCR>
 80098de:	62b8      	str	r0, [r7, #40]	@ 0x28
                            SDMMC_FLAG_DATAEND))
 80098e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d027      	beq.n	8009936 <SD_FindSCR+0xe2>
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 80098e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e8:	e07e      	b.n	80099e8 <SD_FindSCR+0x194>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
      index++;
    }

 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d113      	bne.n	8009920 <SD_FindSCR+0xcc>
 80098f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d110      	bne.n	8009920 <SD_FindSCR+0xcc>

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4618      	mov	r0, r3
 8009904:	f002 f8fa 	bl	800bafc <SDMMC_ReadFIFO>
 8009908:	4603      	mov	r3, r0
 800990a:	60bb      	str	r3, [r7, #8]
    {
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4618      	mov	r0, r3
 8009912:	f002 f8f3 	bl	800bafc <SDMMC_ReadFIFO>
 8009916:	4603      	mov	r3, r0
 8009918:	60fb      	str	r3, [r7, #12]
      return HAL_SD_ERROR_TIMEOUT;
 800991a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800991c:	3301      	adds	r3, #1
 800991e:	637b      	str	r3, [r7, #52]	@ 0x34
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009920:	f7f8 f9a2 	bl	8001c68 <HAL_GetTick>
 8009924:	4602      	mov	r2, r0
 8009926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009928:	1ad3      	subs	r3, r2, r3
 800992a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800992e:	d102      	bne.n	8009936 <SD_FindSCR+0xe2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8009930:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009934:	e058      	b.n	80099e8 <SD_FindSCR+0x194>
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800993c:	f240 532a 	movw	r3, #1322	@ 0x52a
 8009940:	4013      	ands	r3, r2
 8009942:	2b00      	cmp	r3, #0
 8009944:	d0d1      	beq.n	80098ea <SD_FindSCR+0x96>

    return HAL_SD_ERROR_DATA_TIMEOUT;
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800994c:	f003 0308 	and.w	r3, r3, #8
 8009950:	2b00      	cmp	r3, #0
 8009952:	d005      	beq.n	8009960 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	2208      	movs	r2, #8
 800995a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800995c:	2308      	movs	r3, #8
 800995e:	e043      	b.n	80099e8 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009966:	f003 0302 	and.w	r3, r3, #2
 800996a:	2b00      	cmp	r3, #0
 800996c:	d005      	beq.n	800997a <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	2202      	movs	r2, #2
 8009974:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009976:	2302      	movs	r3, #2
 8009978:	e036      	b.n	80099e8 <SD_FindSCR+0x194>
  }
  else
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009980:	f003 0320 	and.w	r3, r3, #32
 8009984:	2b00      	cmp	r3, #0
 8009986:	d005      	beq.n	8009994 <SD_FindSCR+0x140>
  {
    /* No error flag set */
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2220      	movs	r2, #32
 800998e:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009990:	2320      	movs	r3, #32
 8009992:	e029      	b.n	80099e8 <SD_FindSCR+0x194>

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
    scr++;
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a15      	ldr	r2, [pc, #84]	@ (80099f0 <SD_FindSCR+0x19c>)
 800999a:	639a      	str	r2, [r3, #56]	@ 0x38

  }
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	061a      	lsls	r2, r3, #24
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	021b      	lsls	r3, r3, #8
 80099a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80099a8:	431a      	orrs	r2, r3

 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	0a1b      	lsrs	r3, r3, #8
 80099ae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
  }
 80099b2:	431a      	orrs	r2, r3

 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	0e1b      	lsrs	r3, r3, #24
 80099b8:	431a      	orrs	r2, r3
  }
 80099ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099bc:	601a      	str	r2, [r3, #0]
  return HAL_SD_ERROR_NONE;
 80099be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099c0:	3304      	adds	r3, #4
 80099c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	061a      	lsls	r2, r3, #24
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	021b      	lsls	r3, r3, #8
 80099cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80099d0:	431a      	orrs	r2, r3

 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	0a1b      	lsrs	r3, r3, #8
 80099d6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
}
 80099da:	431a      	orrs	r2, r3

 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	0e1b      	lsrs	r3, r3, #24
 80099e0:	431a      	orrs	r2, r3
}
 80099e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099e4:	601a      	str	r2, [r3, #0]
/**
  * @brief  Wrap up reading in non-blocking mode.
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
 80099e6:	2300      	movs	r3, #0
  * @retval None
 80099e8:	4618      	mov	r0, r3
 80099ea:	3738      	adds	r7, #56	@ 0x38
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}
 80099f0:	18000f3a 	.word	0x18000f3a

080099f4 <SD_Read_IT>:
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;

 80099f4:	b580      	push	{r7, lr}
 80099f6:	b086      	sub	sp, #24
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  if (hsd->RxXferSize >= 32U)
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
    {
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a00:	613b      	str	r3, [r7, #16]
      data = SDMMC_ReadFIFO(hsd->Instance);
      *tmp = (uint8_t)(data & 0xFFU);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a06:	2b1f      	cmp	r3, #31
 8009a08:	d936      	bls.n	8009a78 <SD_Read_IT+0x84>
      tmp++;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
      tmp++;
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	617b      	str	r3, [r7, #20]
 8009a0e:	e027      	b.n	8009a60 <SD_Read_IT+0x6c>
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
      tmp++;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	4618      	mov	r0, r3
 8009a16:	f002 f871 	bl	800bafc <SDMMC_ReadFIFO>
 8009a1a:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	b2da      	uxtb	r2, r3
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	3301      	adds	r3, #1
 8009a28:	613b      	str	r3, [r7, #16]
    }
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	0a1b      	lsrs	r3, r3, #8
 8009a2e:	b2da      	uxtb	r2, r3
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	701a      	strb	r2, [r3, #0]

 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	3301      	adds	r3, #1
 8009a38:	613b      	str	r3, [r7, #16]
    hsd->pRxBuffPtr = tmp;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	0c1b      	lsrs	r3, r3, #16
 8009a3e:	b2da      	uxtb	r2, r3
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	701a      	strb	r2, [r3, #0]
    hsd->RxXferSize -= 32U;
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	3301      	adds	r3, #1
 8009a48:	613b      	str	r3, [r7, #16]
  }
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	0e1b      	lsrs	r3, r3, #24
 8009a4e:	b2da      	uxtb	r2, r3
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	701a      	strb	r2, [r3, #0]
}
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	3301      	adds	r3, #1
 8009a58:	613b      	str	r3, [r7, #16]
      tmp++;
 8009a5a:	697b      	ldr	r3, [r7, #20]
 8009a5c:	3301      	adds	r3, #1
 8009a5e:	617b      	str	r3, [r7, #20]
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	2b07      	cmp	r3, #7
 8009a64:	d9d4      	bls.n	8009a10 <SD_Read_IT+0x1c>

/**
  * @brief  Wrap up writing in non-blocking mode.
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	693a      	ldr	r2, [r7, #16]
 8009a6a:	625a      	str	r2, [r3, #36]	@ 0x24
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a70:	f1a3 0220 	sub.w	r2, r3, #32
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	629a      	str	r2, [r3, #40]	@ 0x28
  *              the configuration information.
  * @retval None
 8009a78:	bf00      	nop
 8009a7a:	3718      	adds	r7, #24
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <SD_Write_IT>:
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;

 8009a80:	b580      	push	{r7, lr}
 8009a82:	b086      	sub	sp, #24
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  if (hsd->TxXferSize >= 32U)
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
    {
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	69db      	ldr	r3, [r3, #28]
 8009a8c:	613b      	str	r3, [r7, #16]
      data = (uint32_t)(*tmp);
      tmp++;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6a1b      	ldr	r3, [r3, #32]
 8009a92:	2b1f      	cmp	r3, #31
 8009a94:	d93a      	bls.n	8009b0c <SD_Write_IT+0x8c>
      data |= ((uint32_t)(*tmp) << 8U);
      tmp++;
      data |= ((uint32_t)(*tmp) << 16U);
 8009a96:	2300      	movs	r3, #0
 8009a98:	617b      	str	r3, [r7, #20]
 8009a9a:	e02b      	b.n	8009af4 <SD_Write_IT+0x74>
      tmp++;
      data |= ((uint32_t)(*tmp) << 24U);
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	781b      	ldrb	r3, [r3, #0]
 8009aa0:	60fb      	str	r3, [r7, #12]
      tmp++;
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	3301      	adds	r3, #1
 8009aa6:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009aa8:	693b      	ldr	r3, [r7, #16]
 8009aaa:	781b      	ldrb	r3, [r3, #0]
 8009aac:	021a      	lsls	r2, r3, #8
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	60fb      	str	r3, [r7, #12]
    }
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	613b      	str	r3, [r7, #16]

 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	781b      	ldrb	r3, [r3, #0]
 8009abe:	041a      	lsls	r2, r3, #16
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	4313      	orrs	r3, r2
 8009ac4:	60fb      	str	r3, [r7, #12]
    hsd->pTxBuffPtr = tmp;
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	3301      	adds	r3, #1
 8009aca:	613b      	str	r3, [r7, #16]
    hsd->TxXferSize -= 32U;
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	781b      	ldrb	r3, [r3, #0]
 8009ad0:	061a      	lsls	r2, r3, #24
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	60fb      	str	r3, [r7, #12]
  }
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	3301      	adds	r3, #1
 8009adc:	613b      	str	r3, [r7, #16]
}
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f107 020c 	add.w	r2, r7, #12
 8009ae6:	4611      	mov	r1, r2
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f002 f814 	bl	800bb16 <SDMMC_WriteFIFO>
      data |= ((uint32_t)(*tmp) << 16U);
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	3301      	adds	r3, #1
 8009af2:	617b      	str	r3, [r7, #20]
 8009af4:	697b      	ldr	r3, [r7, #20]
 8009af6:	2b07      	cmp	r3, #7
 8009af8:	d9d0      	bls.n	8009a9c <SD_Write_IT+0x1c>

/**
  * @brief  Switches the SD card to High Speed mode.
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	693a      	ldr	r2, [r7, #16]
 8009afe:	61da      	str	r2, [r3, #28]
  *         This API must be used after "Transfer State"
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6a1b      	ldr	r3, [r3, #32]
 8009b04:	f1a3 0220 	sub.w	r2, r3, #32
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	621a      	str	r2, [r3, #32]
  * @note   This operation should be followed by the configuration
  *         of PLL to have SDMMCCK clock between 25 and 50 MHz
 8009b0c:	bf00      	nop
 8009b0e:	3718      	adds	r7, #24
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}

08009b14 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
 8009b14:	b480      	push	{r7}
 8009b16:	b083      	sub	sp, #12
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]

/**
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
 8009b1c:	bf00      	nop
 8009b1e:	370c      	adds	r7, #12
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr

08009b28 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
 8009b28:	b480      	push	{r7}
 8009b2a:	b083      	sub	sp, #12
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]

/**
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
 8009b30:	bf00      	nop
 8009b32:	370c      	adds	r7, #12
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr

08009b3c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
 8009b3c:	b480      	push	{r7}
 8009b3e:	b083      	sub	sp, #12
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]

/**
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
 8009b44:	bf00      	nop
 8009b46:	370c      	adds	r7, #12
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4e:	4770      	bx	lr

08009b50 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
 8009b50:	b480      	push	{r7}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]


/**
  * @}
  */

 8009b58:	bf00      	nop
 8009b5a:	370c      	adds	r7, #12
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b62:	4770      	bx	lr

08009b64 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b084      	sub	sp, #16
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d101      	bne.n	8009b76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009b72:	2301      	movs	r3, #1
 8009b74:	e10f      	b.n	8009d96 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2200      	movs	r2, #0
 8009b7a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4a87      	ldr	r2, [pc, #540]	@ (8009da0 <HAL_SPI_Init+0x23c>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d00f      	beq.n	8009ba6 <HAL_SPI_Init+0x42>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4a86      	ldr	r2, [pc, #536]	@ (8009da4 <HAL_SPI_Init+0x240>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d00a      	beq.n	8009ba6 <HAL_SPI_Init+0x42>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a84      	ldr	r2, [pc, #528]	@ (8009da8 <HAL_SPI_Init+0x244>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d005      	beq.n	8009ba6 <HAL_SPI_Init+0x42>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	68db      	ldr	r3, [r3, #12]
 8009b9e:	2b0f      	cmp	r3, #15
 8009ba0:	d901      	bls.n	8009ba6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	e0f7      	b.n	8009d96 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f000 fbba 	bl	800a320 <SPI_GetPacketSize>
 8009bac:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4a7b      	ldr	r2, [pc, #492]	@ (8009da0 <HAL_SPI_Init+0x23c>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d00c      	beq.n	8009bd2 <HAL_SPI_Init+0x6e>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a79      	ldr	r2, [pc, #484]	@ (8009da4 <HAL_SPI_Init+0x240>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d007      	beq.n	8009bd2 <HAL_SPI_Init+0x6e>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4a78      	ldr	r2, [pc, #480]	@ (8009da8 <HAL_SPI_Init+0x244>)
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	d002      	beq.n	8009bd2 <HAL_SPI_Init+0x6e>
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	2b08      	cmp	r3, #8
 8009bd0:	d811      	bhi.n	8009bf6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009bd6:	4a72      	ldr	r2, [pc, #456]	@ (8009da0 <HAL_SPI_Init+0x23c>)
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d009      	beq.n	8009bf0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	4a70      	ldr	r2, [pc, #448]	@ (8009da4 <HAL_SPI_Init+0x240>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d004      	beq.n	8009bf0 <HAL_SPI_Init+0x8c>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	4a6f      	ldr	r2, [pc, #444]	@ (8009da8 <HAL_SPI_Init+0x244>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d104      	bne.n	8009bfa <HAL_SPI_Init+0x96>
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2b10      	cmp	r3, #16
 8009bf4:	d901      	bls.n	8009bfa <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	e0cd      	b.n	8009d96 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009c00:	b2db      	uxtb	r3, r3
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d106      	bne.n	8009c14 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f7f7 fc1e 	bl	8001450 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2202      	movs	r2, #2
 8009c18:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f022 0201 	bic.w	r2, r2, #1
 8009c2a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	689b      	ldr	r3, [r3, #8]
 8009c32:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009c36:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	699b      	ldr	r3, [r3, #24]
 8009c3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009c40:	d119      	bne.n	8009c76 <HAL_SPI_Init+0x112>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009c4a:	d103      	bne.n	8009c54 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d008      	beq.n	8009c66 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d10c      	bne.n	8009c76 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009c60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c64:	d107      	bne.n	8009c76 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	681a      	ldr	r2, [r3, #0]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009c74:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d00f      	beq.n	8009ca2 <HAL_SPI_Init+0x13e>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	2b06      	cmp	r3, #6
 8009c88:	d90b      	bls.n	8009ca2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	430a      	orrs	r2, r1
 8009c9e:	601a      	str	r2, [r3, #0]
 8009ca0:	e007      	b.n	8009cb2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009cb0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	69da      	ldr	r2, [r3, #28]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cba:	431a      	orrs	r2, r3
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	431a      	orrs	r2, r3
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cc4:	ea42 0103 	orr.w	r1, r2, r3
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	68da      	ldr	r2, [r3, #12]
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	430a      	orrs	r2, r1
 8009cd2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cdc:	431a      	orrs	r2, r3
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ce2:	431a      	orrs	r2, r3
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	699b      	ldr	r3, [r3, #24]
 8009ce8:	431a      	orrs	r2, r3
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	691b      	ldr	r3, [r3, #16]
 8009cee:	431a      	orrs	r2, r3
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	695b      	ldr	r3, [r3, #20]
 8009cf4:	431a      	orrs	r2, r3
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	6a1b      	ldr	r3, [r3, #32]
 8009cfa:	431a      	orrs	r2, r3
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	431a      	orrs	r2, r3
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d06:	431a      	orrs	r2, r3
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	689b      	ldr	r3, [r3, #8]
 8009d0c:	431a      	orrs	r2, r3
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d12:	ea42 0103 	orr.w	r1, r2, r3
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	430a      	orrs	r2, r1
 8009d20:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	685b      	ldr	r3, [r3, #4]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d113      	bne.n	8009d52 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	689b      	ldr	r3, [r3, #8]
 8009d30:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009d3c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009d50:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f022 0201 	bic.w	r2, r2, #1
 8009d60:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d00a      	beq.n	8009d84 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	68db      	ldr	r3, [r3, #12]
 8009d74:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	430a      	orrs	r2, r1
 8009d82:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2200      	movs	r2, #0
 8009d88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2201      	movs	r2, #1
 8009d90:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8009d94:	2300      	movs	r3, #0
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3710      	adds	r7, #16
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
 8009d9e:	bf00      	nop
 8009da0:	40013000 	.word	0x40013000
 8009da4:	40003800 	.word	0x40003800
 8009da8:	40003c00 	.word	0x40003c00

08009dac <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b08a      	sub	sp, #40	@ 0x28
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	691b      	ldr	r3, [r3, #16]
 8009dba:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	695b      	ldr	r3, [r3, #20]
 8009dc2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8009dc4:	6a3a      	ldr	r2, [r7, #32]
 8009dc6:	69fb      	ldr	r3, [r7, #28]
 8009dc8:	4013      	ands	r3, r2
 8009dca:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	689b      	ldr	r3, [r3, #8]
 8009dd2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009dde:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	3330      	adds	r3, #48	@ 0x30
 8009de6:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8009de8:	69fb      	ldr	r3, [r7, #28]
 8009dea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d010      	beq.n	8009e14 <HAL_SPI_IRQHandler+0x68>
 8009df2:	6a3b      	ldr	r3, [r7, #32]
 8009df4:	f003 0308 	and.w	r3, r3, #8
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d00b      	beq.n	8009e14 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	699a      	ldr	r2, [r3, #24]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009e0a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 f9c3 	bl	800a198 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8009e12:	e192      	b.n	800a13a <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8009e14:	69bb      	ldr	r3, [r7, #24]
 8009e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d113      	bne.n	8009e46 <HAL_SPI_IRQHandler+0x9a>
 8009e1e:	69bb      	ldr	r3, [r7, #24]
 8009e20:	f003 0320 	and.w	r3, r3, #32
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d10e      	bne.n	8009e46 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8009e28:	69bb      	ldr	r3, [r7, #24]
 8009e2a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d009      	beq.n	8009e46 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	4798      	blx	r3
    hspi->RxISR(hspi);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	4798      	blx	r3
    handled = 1UL;
 8009e42:	2301      	movs	r3, #1
 8009e44:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10f      	bne.n	8009e70 <HAL_SPI_IRQHandler+0xc4>
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	f003 0301 	and.w	r3, r3, #1
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d00a      	beq.n	8009e70 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8009e5a:	69bb      	ldr	r3, [r7, #24]
 8009e5c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d105      	bne.n	8009e70 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	4798      	blx	r3
    handled = 1UL;
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8009e70:	69bb      	ldr	r3, [r7, #24]
 8009e72:	f003 0320 	and.w	r3, r3, #32
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d10f      	bne.n	8009e9a <HAL_SPI_IRQHandler+0xee>
 8009e7a:	69bb      	ldr	r3, [r7, #24]
 8009e7c:	f003 0302 	and.w	r3, r3, #2
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d00a      	beq.n	8009e9a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8009e84:	69bb      	ldr	r3, [r7, #24]
 8009e86:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d105      	bne.n	8009e9a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	4798      	blx	r3
    handled = 1UL;
 8009e96:	2301      	movs	r3, #1
 8009e98:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8009e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	f040 8147 	bne.w	800a130 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8009ea2:	69bb      	ldr	r3, [r7, #24]
 8009ea4:	f003 0308 	and.w	r3, r3, #8
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	f000 808b 	beq.w	8009fc4 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	699a      	ldr	r2, [r3, #24]
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f042 0208 	orr.w	r2, r2, #8
 8009ebc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	699a      	ldr	r2, [r3, #24]
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f042 0210 	orr.w	r2, r2, #16
 8009ecc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	699a      	ldr	r2, [r3, #24]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009edc:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	691a      	ldr	r2, [r3, #16]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f022 0208 	bic.w	r2, r2, #8
 8009eec:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	689b      	ldr	r3, [r3, #8]
 8009ef4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d13d      	bne.n	8009f78 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8009efc:	e036      	b.n	8009f6c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	2b0f      	cmp	r3, #15
 8009f04:	d90b      	bls.n	8009f1e <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681a      	ldr	r2, [r3, #0]
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009f10:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f16:	1d1a      	adds	r2, r3, #4
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	665a      	str	r2, [r3, #100]	@ 0x64
 8009f1c:	e01d      	b.n	8009f5a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	68db      	ldr	r3, [r3, #12]
 8009f22:	2b07      	cmp	r3, #7
 8009f24:	d90b      	bls.n	8009f3e <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f2a:	68fa      	ldr	r2, [r7, #12]
 8009f2c:	8812      	ldrh	r2, [r2, #0]
 8009f2e:	b292      	uxth	r2, r2
 8009f30:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f36:	1c9a      	adds	r2, r3, #2
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	665a      	str	r2, [r3, #100]	@ 0x64
 8009f3c:	e00d      	b.n	8009f5a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f4a:	7812      	ldrb	r2, [r2, #0]
 8009f4c:	b2d2      	uxtb	r2, r2
 8009f4e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f54:	1c5a      	adds	r2, r3, #1
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	3b01      	subs	r3, #1
 8009f64:	b29a      	uxth	r2, r3
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009f72:	b29b      	uxth	r3, r3
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d1c2      	bne.n	8009efe <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 f931 	bl	800a1e0 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2201      	movs	r2, #1
 8009f82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d003      	beq.n	8009f98 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 f8f7 	bl	800a184 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009f96:	e0d0      	b.n	800a13a <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8009f98:	7cfb      	ldrb	r3, [r7, #19]
 8009f9a:	2b05      	cmp	r3, #5
 8009f9c:	d103      	bne.n	8009fa6 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 f8e6 	bl	800a170 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8009fa4:	e0c6      	b.n	800a134 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8009fa6:	7cfb      	ldrb	r3, [r7, #19]
 8009fa8:	2b04      	cmp	r3, #4
 8009faa:	d103      	bne.n	8009fb4 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f000 f8d5 	bl	800a15c <HAL_SPI_RxCpltCallback>
    return;
 8009fb2:	e0bf      	b.n	800a134 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8009fb4:	7cfb      	ldrb	r3, [r7, #19]
 8009fb6:	2b03      	cmp	r3, #3
 8009fb8:	f040 80bc 	bne.w	800a134 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f000 f8c3 	bl	800a148 <HAL_SPI_TxCpltCallback>
    return;
 8009fc2:	e0b7      	b.n	800a134 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8009fc4:	69bb      	ldr	r3, [r7, #24]
 8009fc6:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	f000 80b5 	beq.w	800a13a <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8009fd0:	69bb      	ldr	r3, [r7, #24]
 8009fd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d00f      	beq.n	8009ffa <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009fe0:	f043 0204 	orr.w	r2, r3, #4
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	699a      	ldr	r2, [r3, #24]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ff8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8009ffa:	69bb      	ldr	r3, [r7, #24]
 8009ffc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a000:	2b00      	cmp	r3, #0
 800a002:	d00f      	beq.n	800a024 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a00a:	f043 0201 	orr.w	r2, r3, #1
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	699a      	ldr	r2, [r3, #24]
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a022:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d00f      	beq.n	800a04e <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a034:	f043 0208 	orr.w	r2, r3, #8
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	699a      	ldr	r2, [r3, #24]
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a04c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800a04e:	69bb      	ldr	r3, [r7, #24]
 800a050:	f003 0320 	and.w	r3, r3, #32
 800a054:	2b00      	cmp	r3, #0
 800a056:	d00f      	beq.n	800a078 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a05e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	699a      	ldr	r2, [r3, #24]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f042 0220 	orr.w	r2, r2, #32
 800a076:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d05a      	beq.n	800a138 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	681a      	ldr	r2, [r3, #0]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f022 0201 	bic.w	r2, r2, #1
 800a090:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	6919      	ldr	r1, [r3, #16]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681a      	ldr	r2, [r3, #0]
 800a09c:	4b28      	ldr	r3, [pc, #160]	@ (800a140 <HAL_SPI_IRQHandler+0x394>)
 800a09e:	400b      	ands	r3, r1
 800a0a0:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a0a8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a0ac:	d138      	bne.n	800a120 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	689a      	ldr	r2, [r3, #8]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a0bc:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d013      	beq.n	800a0ee <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a0ca:	4a1e      	ldr	r2, [pc, #120]	@ (800a144 <HAL_SPI_IRQHandler+0x398>)
 800a0cc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	f7f7 fef8 	bl	8001ec8 <HAL_DMA_Abort_IT>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d007      	beq.n	800a0ee <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d020      	beq.n	800a138 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a0fa:	4a12      	ldr	r2, [pc, #72]	@ (800a144 <HAL_SPI_IRQHandler+0x398>)
 800a0fc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a102:	4618      	mov	r0, r3
 800a104:	f7f7 fee0 	bl	8001ec8 <HAL_DMA_Abort_IT>
 800a108:	4603      	mov	r3, r0
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d014      	beq.n	800a138 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a114:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a11e:	e00b      	b.n	800a138 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2201      	movs	r2, #1
 800a124:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f000 f82b 	bl	800a184 <HAL_SPI_ErrorCallback>
    return;
 800a12e:	e003      	b.n	800a138 <HAL_SPI_IRQHandler+0x38c>
    return;
 800a130:	bf00      	nop
 800a132:	e002      	b.n	800a13a <HAL_SPI_IRQHandler+0x38e>
    return;
 800a134:	bf00      	nop
 800a136:	e000      	b.n	800a13a <HAL_SPI_IRQHandler+0x38e>
    return;
 800a138:	bf00      	nop
  }
}
 800a13a:	3728      	adds	r7, #40	@ 0x28
 800a13c:	46bd      	mov	sp, r7
 800a13e:	bd80      	pop	{r7, pc}
 800a140:	fffffc94 	.word	0xfffffc94
 800a144:	0800a1ad 	.word	0x0800a1ad

0800a148 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a148:	b480      	push	{r7}
 800a14a:	b083      	sub	sp, #12
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800a150:	bf00      	nop
 800a152:	370c      	adds	r7, #12
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr

0800a15c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a15c:	b480      	push	{r7}
 800a15e:	b083      	sub	sp, #12
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800a164:	bf00      	nop
 800a166:	370c      	adds	r7, #12
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr

0800a170 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a170:	b480      	push	{r7}
 800a172:	b083      	sub	sp, #12
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800a178:	bf00      	nop
 800a17a:	370c      	adds	r7, #12
 800a17c:	46bd      	mov	sp, r7
 800a17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a182:	4770      	bx	lr

0800a184 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a184:	b480      	push	{r7}
 800a186:	b083      	sub	sp, #12
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a18c:	bf00      	nop
 800a18e:	370c      	adds	r7, #12
 800a190:	46bd      	mov	sp, r7
 800a192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a196:	4770      	bx	lr

0800a198 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a198:	b480      	push	{r7}
 800a19a:	b083      	sub	sp, #12
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800a1a0:	bf00      	nop
 800a1a2:	370c      	adds	r7, #12
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr

0800a1ac <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1b8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	2201      	movs	r2, #1
 800a1ce:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a1d2:	68f8      	ldr	r0, [r7, #12]
 800a1d4:	f7ff ffd6 	bl	800a184 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a1d8:	bf00      	nop
 800a1da:	3710      	adds	r7, #16
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}

0800a1e0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b085      	sub	sp, #20
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	695b      	ldr	r3, [r3, #20]
 800a1ee:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	699a      	ldr	r2, [r3, #24]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f042 0208 	orr.w	r2, r2, #8
 800a1fe:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	699a      	ldr	r2, [r3, #24]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f042 0210 	orr.w	r2, r2, #16
 800a20e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	681a      	ldr	r2, [r3, #0]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f022 0201 	bic.w	r2, r2, #1
 800a21e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	6919      	ldr	r1, [r3, #16]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	4b3c      	ldr	r3, [pc, #240]	@ (800a31c <SPI_CloseTransfer+0x13c>)
 800a22c:	400b      	ands	r3, r1
 800a22e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	689a      	ldr	r2, [r3, #8]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a23e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a246:	b2db      	uxtb	r3, r3
 800a248:	2b04      	cmp	r3, #4
 800a24a:	d014      	beq.n	800a276 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	f003 0320 	and.w	r3, r3, #32
 800a252:	2b00      	cmp	r3, #0
 800a254:	d00f      	beq.n	800a276 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a25c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	699a      	ldr	r2, [r3, #24]
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f042 0220 	orr.w	r2, r2, #32
 800a274:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a27c:	b2db      	uxtb	r3, r3
 800a27e:	2b03      	cmp	r3, #3
 800a280:	d014      	beq.n	800a2ac <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d00f      	beq.n	800a2ac <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a292:	f043 0204 	orr.w	r2, r3, #4
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	699a      	ldr	r2, [r3, #24]
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a2aa:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d00f      	beq.n	800a2d6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a2bc:	f043 0201 	orr.w	r2, r3, #1
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	699a      	ldr	r2, [r3, #24]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a2d4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d00f      	beq.n	800a300 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a2e6:	f043 0208 	orr.w	r2, r3, #8
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	699a      	ldr	r2, [r3, #24]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a2fe:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2200      	movs	r2, #0
 800a304:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	2200      	movs	r2, #0
 800a30c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800a310:	bf00      	nop
 800a312:	3714      	adds	r7, #20
 800a314:	46bd      	mov	sp, r7
 800a316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31a:	4770      	bx	lr
 800a31c:	fffffc90 	.word	0xfffffc90

0800a320 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a320:	b480      	push	{r7}
 800a322:	b085      	sub	sp, #20
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a32c:	095b      	lsrs	r3, r3, #5
 800a32e:	3301      	adds	r3, #1
 800a330:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	68db      	ldr	r3, [r3, #12]
 800a336:	3301      	adds	r3, #1
 800a338:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a33a:	68bb      	ldr	r3, [r7, #8]
 800a33c:	3307      	adds	r3, #7
 800a33e:	08db      	lsrs	r3, r3, #3
 800a340:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	68fa      	ldr	r2, [r7, #12]
 800a346:	fb02 f303 	mul.w	r3, r2, r3
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3714      	adds	r7, #20
 800a34e:	46bd      	mov	sp, r7
 800a350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a354:	4770      	bx	lr

0800a356 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b082      	sub	sp, #8
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d101      	bne.n	800a368 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a364:	2301      	movs	r3, #1
 800a366:	e049      	b.n	800a3fc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a36e:	b2db      	uxtb	r3, r3
 800a370:	2b00      	cmp	r3, #0
 800a372:	d106      	bne.n	800a382 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2200      	movs	r2, #0
 800a378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f000 f841 	bl	800a404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2202      	movs	r2, #2
 800a386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681a      	ldr	r2, [r3, #0]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	3304      	adds	r3, #4
 800a392:	4619      	mov	r1, r3
 800a394:	4610      	mov	r0, r2
 800a396:	f000 f9e7 	bl	800a768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2201      	movs	r2, #1
 800a39e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2201      	movs	r2, #1
 800a3ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2201      	movs	r2, #1
 800a3be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2201      	movs	r2, #1
 800a3c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2201      	movs	r2, #1
 800a3ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2201      	movs	r2, #1
 800a3de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2201      	movs	r2, #1
 800a3e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2201      	movs	r2, #1
 800a3f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a3fa:	2300      	movs	r3, #0
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3708      	adds	r7, #8
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a404:	b480      	push	{r7}
 800a406:	b083      	sub	sp, #12
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a40c:	bf00      	nop
 800a40e:	370c      	adds	r7, #12
 800a410:	46bd      	mov	sp, r7
 800a412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a416:	4770      	bx	lr

0800a418 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a418:	b480      	push	{r7}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a426:	b2db      	uxtb	r3, r3
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d001      	beq.n	800a430 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a42c:	2301      	movs	r3, #1
 800a42e:	e054      	b.n	800a4da <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2202      	movs	r2, #2
 800a434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	68da      	ldr	r2, [r3, #12]
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f042 0201 	orr.w	r2, r2, #1
 800a446:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a26      	ldr	r2, [pc, #152]	@ (800a4e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d022      	beq.n	800a498 <HAL_TIM_Base_Start_IT+0x80>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a45a:	d01d      	beq.n	800a498 <HAL_TIM_Base_Start_IT+0x80>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a22      	ldr	r2, [pc, #136]	@ (800a4ec <HAL_TIM_Base_Start_IT+0xd4>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d018      	beq.n	800a498 <HAL_TIM_Base_Start_IT+0x80>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a21      	ldr	r2, [pc, #132]	@ (800a4f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d013      	beq.n	800a498 <HAL_TIM_Base_Start_IT+0x80>
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a1f      	ldr	r2, [pc, #124]	@ (800a4f4 <HAL_TIM_Base_Start_IT+0xdc>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d00e      	beq.n	800a498 <HAL_TIM_Base_Start_IT+0x80>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a1e      	ldr	r2, [pc, #120]	@ (800a4f8 <HAL_TIM_Base_Start_IT+0xe0>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d009      	beq.n	800a498 <HAL_TIM_Base_Start_IT+0x80>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a1c      	ldr	r2, [pc, #112]	@ (800a4fc <HAL_TIM_Base_Start_IT+0xe4>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d004      	beq.n	800a498 <HAL_TIM_Base_Start_IT+0x80>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a1b      	ldr	r2, [pc, #108]	@ (800a500 <HAL_TIM_Base_Start_IT+0xe8>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d115      	bne.n	800a4c4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	689a      	ldr	r2, [r3, #8]
 800a49e:	4b19      	ldr	r3, [pc, #100]	@ (800a504 <HAL_TIM_Base_Start_IT+0xec>)
 800a4a0:	4013      	ands	r3, r2
 800a4a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	2b06      	cmp	r3, #6
 800a4a8:	d015      	beq.n	800a4d6 <HAL_TIM_Base_Start_IT+0xbe>
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4b0:	d011      	beq.n	800a4d6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	681a      	ldr	r2, [r3, #0]
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f042 0201 	orr.w	r2, r2, #1
 800a4c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4c2:	e008      	b.n	800a4d6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	681a      	ldr	r2, [r3, #0]
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f042 0201 	orr.w	r2, r2, #1
 800a4d2:	601a      	str	r2, [r3, #0]
 800a4d4:	e000      	b.n	800a4d8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a4d8:	2300      	movs	r3, #0
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3714      	adds	r7, #20
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e4:	4770      	bx	lr
 800a4e6:	bf00      	nop
 800a4e8:	40010000 	.word	0x40010000
 800a4ec:	40000400 	.word	0x40000400
 800a4f0:	40000800 	.word	0x40000800
 800a4f4:	40000c00 	.word	0x40000c00
 800a4f8:	40010400 	.word	0x40010400
 800a4fc:	40001800 	.word	0x40001800
 800a500:	40014000 	.word	0x40014000
 800a504:	00010007 	.word	0x00010007

0800a508 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b084      	sub	sp, #16
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	68db      	ldr	r3, [r3, #12]
 800a516:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	691b      	ldr	r3, [r3, #16]
 800a51e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	f003 0302 	and.w	r3, r3, #2
 800a526:	2b00      	cmp	r3, #0
 800a528:	d020      	beq.n	800a56c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f003 0302 	and.w	r3, r3, #2
 800a530:	2b00      	cmp	r3, #0
 800a532:	d01b      	beq.n	800a56c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f06f 0202 	mvn.w	r2, #2
 800a53c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2201      	movs	r2, #1
 800a542:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	699b      	ldr	r3, [r3, #24]
 800a54a:	f003 0303 	and.w	r3, r3, #3
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d003      	beq.n	800a55a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f000 f8e9 	bl	800a72a <HAL_TIM_IC_CaptureCallback>
 800a558:	e005      	b.n	800a566 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 f8db 	bl	800a716 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f000 f8ec 	bl	800a73e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	f003 0304 	and.w	r3, r3, #4
 800a572:	2b00      	cmp	r3, #0
 800a574:	d020      	beq.n	800a5b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f003 0304 	and.w	r3, r3, #4
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d01b      	beq.n	800a5b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f06f 0204 	mvn.w	r2, #4
 800a588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2202      	movs	r2, #2
 800a58e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	699b      	ldr	r3, [r3, #24]
 800a596:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d003      	beq.n	800a5a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f000 f8c3 	bl	800a72a <HAL_TIM_IC_CaptureCallback>
 800a5a4:	e005      	b.n	800a5b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f000 f8b5 	bl	800a716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f000 f8c6 	bl	800a73e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	f003 0308 	and.w	r3, r3, #8
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d020      	beq.n	800a604 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	f003 0308 	and.w	r3, r3, #8
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d01b      	beq.n	800a604 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	f06f 0208 	mvn.w	r2, #8
 800a5d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	2204      	movs	r2, #4
 800a5da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	69db      	ldr	r3, [r3, #28]
 800a5e2:	f003 0303 	and.w	r3, r3, #3
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d003      	beq.n	800a5f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 f89d 	bl	800a72a <HAL_TIM_IC_CaptureCallback>
 800a5f0:	e005      	b.n	800a5fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f000 f88f 	bl	800a716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f000 f8a0 	bl	800a73e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	2200      	movs	r2, #0
 800a602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	f003 0310 	and.w	r3, r3, #16
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d020      	beq.n	800a650 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f003 0310 	and.w	r3, r3, #16
 800a614:	2b00      	cmp	r3, #0
 800a616:	d01b      	beq.n	800a650 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f06f 0210 	mvn.w	r2, #16
 800a620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2208      	movs	r2, #8
 800a626:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	69db      	ldr	r3, [r3, #28]
 800a62e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a632:	2b00      	cmp	r3, #0
 800a634:	d003      	beq.n	800a63e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f000 f877 	bl	800a72a <HAL_TIM_IC_CaptureCallback>
 800a63c:	e005      	b.n	800a64a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f000 f869 	bl	800a716 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a644:	6878      	ldr	r0, [r7, #4]
 800a646:	f000 f87a 	bl	800a73e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2200      	movs	r2, #0
 800a64e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	f003 0301 	and.w	r3, r3, #1
 800a656:	2b00      	cmp	r3, #0
 800a658:	d00c      	beq.n	800a674 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	f003 0301 	and.w	r3, r3, #1
 800a660:	2b00      	cmp	r3, #0
 800a662:	d007      	beq.n	800a674 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f06f 0201 	mvn.w	r2, #1
 800a66c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f7f6 fd6a 	bl	8001148 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d104      	bne.n	800a688 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a684:	2b00      	cmp	r3, #0
 800a686:	d00c      	beq.n	800a6a2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d007      	beq.n	800a6a2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a69a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f000 f913 	bl	800a8c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d00c      	beq.n	800a6c6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d007      	beq.n	800a6c6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a6be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f000 f90b 	bl	800a8dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00c      	beq.n	800a6ea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d007      	beq.n	800a6ea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a6e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f000 f834 	bl	800a752 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	f003 0320 	and.w	r3, r3, #32
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d00c      	beq.n	800a70e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	f003 0320 	and.w	r3, r3, #32
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d007      	beq.n	800a70e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f06f 0220 	mvn.w	r2, #32
 800a706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f000 f8d3 	bl	800a8b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a70e:	bf00      	nop
 800a710:	3710      	adds	r7, #16
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a716:	b480      	push	{r7}
 800a718:	b083      	sub	sp, #12
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a71e:	bf00      	nop
 800a720:	370c      	adds	r7, #12
 800a722:	46bd      	mov	sp, r7
 800a724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a728:	4770      	bx	lr

0800a72a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a72a:	b480      	push	{r7}
 800a72c:	b083      	sub	sp, #12
 800a72e:	af00      	add	r7, sp, #0
 800a730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a732:	bf00      	nop
 800a734:	370c      	adds	r7, #12
 800a736:	46bd      	mov	sp, r7
 800a738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73c:	4770      	bx	lr

0800a73e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a73e:	b480      	push	{r7}
 800a740:	b083      	sub	sp, #12
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a746:	bf00      	nop
 800a748:	370c      	adds	r7, #12
 800a74a:	46bd      	mov	sp, r7
 800a74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a750:	4770      	bx	lr

0800a752 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a752:	b480      	push	{r7}
 800a754:	b083      	sub	sp, #12
 800a756:	af00      	add	r7, sp, #0
 800a758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a75a:	bf00      	nop
 800a75c:	370c      	adds	r7, #12
 800a75e:	46bd      	mov	sp, r7
 800a760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a764:	4770      	bx	lr
	...

0800a768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a768:	b480      	push	{r7}
 800a76a:	b085      	sub	sp, #20
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
 800a770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	4a46      	ldr	r2, [pc, #280]	@ (800a894 <TIM_Base_SetConfig+0x12c>)
 800a77c:	4293      	cmp	r3, r2
 800a77e:	d013      	beq.n	800a7a8 <TIM_Base_SetConfig+0x40>
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a786:	d00f      	beq.n	800a7a8 <TIM_Base_SetConfig+0x40>
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	4a43      	ldr	r2, [pc, #268]	@ (800a898 <TIM_Base_SetConfig+0x130>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d00b      	beq.n	800a7a8 <TIM_Base_SetConfig+0x40>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	4a42      	ldr	r2, [pc, #264]	@ (800a89c <TIM_Base_SetConfig+0x134>)
 800a794:	4293      	cmp	r3, r2
 800a796:	d007      	beq.n	800a7a8 <TIM_Base_SetConfig+0x40>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	4a41      	ldr	r2, [pc, #260]	@ (800a8a0 <TIM_Base_SetConfig+0x138>)
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d003      	beq.n	800a7a8 <TIM_Base_SetConfig+0x40>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	4a40      	ldr	r2, [pc, #256]	@ (800a8a4 <TIM_Base_SetConfig+0x13c>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d108      	bne.n	800a7ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	68fa      	ldr	r2, [r7, #12]
 800a7b6:	4313      	orrs	r3, r2
 800a7b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	4a35      	ldr	r2, [pc, #212]	@ (800a894 <TIM_Base_SetConfig+0x12c>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d01f      	beq.n	800a802 <TIM_Base_SetConfig+0x9a>
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7c8:	d01b      	beq.n	800a802 <TIM_Base_SetConfig+0x9a>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	4a32      	ldr	r2, [pc, #200]	@ (800a898 <TIM_Base_SetConfig+0x130>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d017      	beq.n	800a802 <TIM_Base_SetConfig+0x9a>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	4a31      	ldr	r2, [pc, #196]	@ (800a89c <TIM_Base_SetConfig+0x134>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d013      	beq.n	800a802 <TIM_Base_SetConfig+0x9a>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	4a30      	ldr	r2, [pc, #192]	@ (800a8a0 <TIM_Base_SetConfig+0x138>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d00f      	beq.n	800a802 <TIM_Base_SetConfig+0x9a>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	4a2f      	ldr	r2, [pc, #188]	@ (800a8a4 <TIM_Base_SetConfig+0x13c>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d00b      	beq.n	800a802 <TIM_Base_SetConfig+0x9a>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	4a2e      	ldr	r2, [pc, #184]	@ (800a8a8 <TIM_Base_SetConfig+0x140>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d007      	beq.n	800a802 <TIM_Base_SetConfig+0x9a>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	4a2d      	ldr	r2, [pc, #180]	@ (800a8ac <TIM_Base_SetConfig+0x144>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d003      	beq.n	800a802 <TIM_Base_SetConfig+0x9a>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4a2c      	ldr	r2, [pc, #176]	@ (800a8b0 <TIM_Base_SetConfig+0x148>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d108      	bne.n	800a814 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a808:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	68fa      	ldr	r2, [r7, #12]
 800a810:	4313      	orrs	r3, r2
 800a812:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	695b      	ldr	r3, [r3, #20]
 800a81e:	4313      	orrs	r3, r2
 800a820:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	68fa      	ldr	r2, [r7, #12]
 800a826:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	689a      	ldr	r2, [r3, #8]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	681a      	ldr	r2, [r3, #0]
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	4a16      	ldr	r2, [pc, #88]	@ (800a894 <TIM_Base_SetConfig+0x12c>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d00f      	beq.n	800a860 <TIM_Base_SetConfig+0xf8>
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	4a18      	ldr	r2, [pc, #96]	@ (800a8a4 <TIM_Base_SetConfig+0x13c>)
 800a844:	4293      	cmp	r3, r2
 800a846:	d00b      	beq.n	800a860 <TIM_Base_SetConfig+0xf8>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	4a17      	ldr	r2, [pc, #92]	@ (800a8a8 <TIM_Base_SetConfig+0x140>)
 800a84c:	4293      	cmp	r3, r2
 800a84e:	d007      	beq.n	800a860 <TIM_Base_SetConfig+0xf8>
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	4a16      	ldr	r2, [pc, #88]	@ (800a8ac <TIM_Base_SetConfig+0x144>)
 800a854:	4293      	cmp	r3, r2
 800a856:	d003      	beq.n	800a860 <TIM_Base_SetConfig+0xf8>
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	4a15      	ldr	r2, [pc, #84]	@ (800a8b0 <TIM_Base_SetConfig+0x148>)
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d103      	bne.n	800a868 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	691a      	ldr	r2, [r3, #16]
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2201      	movs	r2, #1
 800a86c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	691b      	ldr	r3, [r3, #16]
 800a872:	f003 0301 	and.w	r3, r3, #1
 800a876:	2b01      	cmp	r3, #1
 800a878:	d105      	bne.n	800a886 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	691b      	ldr	r3, [r3, #16]
 800a87e:	f023 0201 	bic.w	r2, r3, #1
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	611a      	str	r2, [r3, #16]
  }
}
 800a886:	bf00      	nop
 800a888:	3714      	adds	r7, #20
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr
 800a892:	bf00      	nop
 800a894:	40010000 	.word	0x40010000
 800a898:	40000400 	.word	0x40000400
 800a89c:	40000800 	.word	0x40000800
 800a8a0:	40000c00 	.word	0x40000c00
 800a8a4:	40010400 	.word	0x40010400
 800a8a8:	40014000 	.word	0x40014000
 800a8ac:	40014400 	.word	0x40014400
 800a8b0:	40014800 	.word	0x40014800

0800a8b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b083      	sub	sp, #12
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a8bc:	bf00      	nop
 800a8be:	370c      	adds	r7, #12
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b083      	sub	sp, #12
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a8d0:	bf00      	nop
 800a8d2:	370c      	adds	r7, #12
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8da:	4770      	bx	lr

0800a8dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b083      	sub	sp, #12
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a8e4:	bf00      	nop
 800a8e6:	370c      	adds	r7, #12
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ee:	4770      	bx	lr

0800a8f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b082      	sub	sp, #8
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d101      	bne.n	800a902 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8fe:	2301      	movs	r3, #1
 800a900:	e042      	b.n	800a988 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d106      	bne.n	800a91a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2200      	movs	r2, #0
 800a910:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f7f6 fff9 	bl	800190c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2224      	movs	r2, #36	@ 0x24
 800a91e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	681a      	ldr	r2, [r3, #0]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f022 0201 	bic.w	r2, r2, #1
 800a930:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a936:	2b00      	cmp	r3, #0
 800a938:	d002      	beq.n	800a940 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f000 fd90 	bl	800b460 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f000 f825 	bl	800a990 <UART_SetConfig>
 800a946:	4603      	mov	r3, r0
 800a948:	2b01      	cmp	r3, #1
 800a94a:	d101      	bne.n	800a950 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a94c:	2301      	movs	r3, #1
 800a94e:	e01b      	b.n	800a988 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	685a      	ldr	r2, [r3, #4]
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a95e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	689a      	ldr	r2, [r3, #8]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a96e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	681a      	ldr	r2, [r3, #0]
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f042 0201 	orr.w	r2, r2, #1
 800a97e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f000 fe0f 	bl	800b5a4 <UART_CheckIdleState>
 800a986:	4603      	mov	r3, r0
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3708      	adds	r7, #8
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a990:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a994:	b092      	sub	sp, #72	@ 0x48
 800a996:	af00      	add	r7, sp, #0
 800a998:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a99a:	2300      	movs	r3, #0
 800a99c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	689a      	ldr	r2, [r3, #8]
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	691b      	ldr	r3, [r3, #16]
 800a9a8:	431a      	orrs	r2, r3
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	695b      	ldr	r3, [r3, #20]
 800a9ae:	431a      	orrs	r2, r3
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	69db      	ldr	r3, [r3, #28]
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	681a      	ldr	r2, [r3, #0]
 800a9be:	4bbe      	ldr	r3, [pc, #760]	@ (800acb8 <UART_SetConfig+0x328>)
 800a9c0:	4013      	ands	r3, r2
 800a9c2:	697a      	ldr	r2, [r7, #20]
 800a9c4:	6812      	ldr	r2, [r2, #0]
 800a9c6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a9c8:	430b      	orrs	r3, r1
 800a9ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	685b      	ldr	r3, [r3, #4]
 800a9d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a9d6:	697b      	ldr	r3, [r7, #20]
 800a9d8:	68da      	ldr	r2, [r3, #12]
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	430a      	orrs	r2, r1
 800a9e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a9e2:	697b      	ldr	r3, [r7, #20]
 800a9e4:	699b      	ldr	r3, [r3, #24]
 800a9e6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a9e8:	697b      	ldr	r3, [r7, #20]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	4ab3      	ldr	r2, [pc, #716]	@ (800acbc <UART_SetConfig+0x32c>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d004      	beq.n	800a9fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	6a1b      	ldr	r3, [r3, #32]
 800a9f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a9f8:	4313      	orrs	r3, r2
 800a9fa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	689a      	ldr	r2, [r3, #8]
 800aa02:	4baf      	ldr	r3, [pc, #700]	@ (800acc0 <UART_SetConfig+0x330>)
 800aa04:	4013      	ands	r3, r2
 800aa06:	697a      	ldr	r2, [r7, #20]
 800aa08:	6812      	ldr	r2, [r2, #0]
 800aa0a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800aa0c:	430b      	orrs	r3, r1
 800aa0e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa16:	f023 010f 	bic.w	r1, r3, #15
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aa1e:	697b      	ldr	r3, [r7, #20]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	430a      	orrs	r2, r1
 800aa24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aa26:	697b      	ldr	r3, [r7, #20]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	4aa6      	ldr	r2, [pc, #664]	@ (800acc4 <UART_SetConfig+0x334>)
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d177      	bne.n	800ab20 <UART_SetConfig+0x190>
 800aa30:	4ba5      	ldr	r3, [pc, #660]	@ (800acc8 <UART_SetConfig+0x338>)
 800aa32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aa38:	2b28      	cmp	r3, #40	@ 0x28
 800aa3a:	d86d      	bhi.n	800ab18 <UART_SetConfig+0x188>
 800aa3c:	a201      	add	r2, pc, #4	@ (adr r2, 800aa44 <UART_SetConfig+0xb4>)
 800aa3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa42:	bf00      	nop
 800aa44:	0800aae9 	.word	0x0800aae9
 800aa48:	0800ab19 	.word	0x0800ab19
 800aa4c:	0800ab19 	.word	0x0800ab19
 800aa50:	0800ab19 	.word	0x0800ab19
 800aa54:	0800ab19 	.word	0x0800ab19
 800aa58:	0800ab19 	.word	0x0800ab19
 800aa5c:	0800ab19 	.word	0x0800ab19
 800aa60:	0800ab19 	.word	0x0800ab19
 800aa64:	0800aaf1 	.word	0x0800aaf1
 800aa68:	0800ab19 	.word	0x0800ab19
 800aa6c:	0800ab19 	.word	0x0800ab19
 800aa70:	0800ab19 	.word	0x0800ab19
 800aa74:	0800ab19 	.word	0x0800ab19
 800aa78:	0800ab19 	.word	0x0800ab19
 800aa7c:	0800ab19 	.word	0x0800ab19
 800aa80:	0800ab19 	.word	0x0800ab19
 800aa84:	0800aaf9 	.word	0x0800aaf9
 800aa88:	0800ab19 	.word	0x0800ab19
 800aa8c:	0800ab19 	.word	0x0800ab19
 800aa90:	0800ab19 	.word	0x0800ab19
 800aa94:	0800ab19 	.word	0x0800ab19
 800aa98:	0800ab19 	.word	0x0800ab19
 800aa9c:	0800ab19 	.word	0x0800ab19
 800aaa0:	0800ab19 	.word	0x0800ab19
 800aaa4:	0800ab01 	.word	0x0800ab01
 800aaa8:	0800ab19 	.word	0x0800ab19
 800aaac:	0800ab19 	.word	0x0800ab19
 800aab0:	0800ab19 	.word	0x0800ab19
 800aab4:	0800ab19 	.word	0x0800ab19
 800aab8:	0800ab19 	.word	0x0800ab19
 800aabc:	0800ab19 	.word	0x0800ab19
 800aac0:	0800ab19 	.word	0x0800ab19
 800aac4:	0800ab09 	.word	0x0800ab09
 800aac8:	0800ab19 	.word	0x0800ab19
 800aacc:	0800ab19 	.word	0x0800ab19
 800aad0:	0800ab19 	.word	0x0800ab19
 800aad4:	0800ab19 	.word	0x0800ab19
 800aad8:	0800ab19 	.word	0x0800ab19
 800aadc:	0800ab19 	.word	0x0800ab19
 800aae0:	0800ab19 	.word	0x0800ab19
 800aae4:	0800ab11 	.word	0x0800ab11
 800aae8:	2301      	movs	r3, #1
 800aaea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaee:	e222      	b.n	800af36 <UART_SetConfig+0x5a6>
 800aaf0:	2304      	movs	r3, #4
 800aaf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaf6:	e21e      	b.n	800af36 <UART_SetConfig+0x5a6>
 800aaf8:	2308      	movs	r3, #8
 800aafa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aafe:	e21a      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab00:	2310      	movs	r3, #16
 800ab02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab06:	e216      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab08:	2320      	movs	r3, #32
 800ab0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab0e:	e212      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab10:	2340      	movs	r3, #64	@ 0x40
 800ab12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab16:	e20e      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab18:	2380      	movs	r3, #128	@ 0x80
 800ab1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab1e:	e20a      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4a69      	ldr	r2, [pc, #420]	@ (800accc <UART_SetConfig+0x33c>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d130      	bne.n	800ab8c <UART_SetConfig+0x1fc>
 800ab2a:	4b67      	ldr	r3, [pc, #412]	@ (800acc8 <UART_SetConfig+0x338>)
 800ab2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab2e:	f003 0307 	and.w	r3, r3, #7
 800ab32:	2b05      	cmp	r3, #5
 800ab34:	d826      	bhi.n	800ab84 <UART_SetConfig+0x1f4>
 800ab36:	a201      	add	r2, pc, #4	@ (adr r2, 800ab3c <UART_SetConfig+0x1ac>)
 800ab38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab3c:	0800ab55 	.word	0x0800ab55
 800ab40:	0800ab5d 	.word	0x0800ab5d
 800ab44:	0800ab65 	.word	0x0800ab65
 800ab48:	0800ab6d 	.word	0x0800ab6d
 800ab4c:	0800ab75 	.word	0x0800ab75
 800ab50:	0800ab7d 	.word	0x0800ab7d
 800ab54:	2300      	movs	r3, #0
 800ab56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab5a:	e1ec      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab5c:	2304      	movs	r3, #4
 800ab5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab62:	e1e8      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab64:	2308      	movs	r3, #8
 800ab66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab6a:	e1e4      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab6c:	2310      	movs	r3, #16
 800ab6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab72:	e1e0      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab74:	2320      	movs	r3, #32
 800ab76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab7a:	e1dc      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab7c:	2340      	movs	r3, #64	@ 0x40
 800ab7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab82:	e1d8      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab84:	2380      	movs	r3, #128	@ 0x80
 800ab86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab8a:	e1d4      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	4a4f      	ldr	r2, [pc, #316]	@ (800acd0 <UART_SetConfig+0x340>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d130      	bne.n	800abf8 <UART_SetConfig+0x268>
 800ab96:	4b4c      	ldr	r3, [pc, #304]	@ (800acc8 <UART_SetConfig+0x338>)
 800ab98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab9a:	f003 0307 	and.w	r3, r3, #7
 800ab9e:	2b05      	cmp	r3, #5
 800aba0:	d826      	bhi.n	800abf0 <UART_SetConfig+0x260>
 800aba2:	a201      	add	r2, pc, #4	@ (adr r2, 800aba8 <UART_SetConfig+0x218>)
 800aba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aba8:	0800abc1 	.word	0x0800abc1
 800abac:	0800abc9 	.word	0x0800abc9
 800abb0:	0800abd1 	.word	0x0800abd1
 800abb4:	0800abd9 	.word	0x0800abd9
 800abb8:	0800abe1 	.word	0x0800abe1
 800abbc:	0800abe9 	.word	0x0800abe9
 800abc0:	2300      	movs	r3, #0
 800abc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abc6:	e1b6      	b.n	800af36 <UART_SetConfig+0x5a6>
 800abc8:	2304      	movs	r3, #4
 800abca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abce:	e1b2      	b.n	800af36 <UART_SetConfig+0x5a6>
 800abd0:	2308      	movs	r3, #8
 800abd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abd6:	e1ae      	b.n	800af36 <UART_SetConfig+0x5a6>
 800abd8:	2310      	movs	r3, #16
 800abda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abde:	e1aa      	b.n	800af36 <UART_SetConfig+0x5a6>
 800abe0:	2320      	movs	r3, #32
 800abe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abe6:	e1a6      	b.n	800af36 <UART_SetConfig+0x5a6>
 800abe8:	2340      	movs	r3, #64	@ 0x40
 800abea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abee:	e1a2      	b.n	800af36 <UART_SetConfig+0x5a6>
 800abf0:	2380      	movs	r3, #128	@ 0x80
 800abf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abf6:	e19e      	b.n	800af36 <UART_SetConfig+0x5a6>
 800abf8:	697b      	ldr	r3, [r7, #20]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	4a35      	ldr	r2, [pc, #212]	@ (800acd4 <UART_SetConfig+0x344>)
 800abfe:	4293      	cmp	r3, r2
 800ac00:	d130      	bne.n	800ac64 <UART_SetConfig+0x2d4>
 800ac02:	4b31      	ldr	r3, [pc, #196]	@ (800acc8 <UART_SetConfig+0x338>)
 800ac04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac06:	f003 0307 	and.w	r3, r3, #7
 800ac0a:	2b05      	cmp	r3, #5
 800ac0c:	d826      	bhi.n	800ac5c <UART_SetConfig+0x2cc>
 800ac0e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac14 <UART_SetConfig+0x284>)
 800ac10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac14:	0800ac2d 	.word	0x0800ac2d
 800ac18:	0800ac35 	.word	0x0800ac35
 800ac1c:	0800ac3d 	.word	0x0800ac3d
 800ac20:	0800ac45 	.word	0x0800ac45
 800ac24:	0800ac4d 	.word	0x0800ac4d
 800ac28:	0800ac55 	.word	0x0800ac55
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac32:	e180      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ac34:	2304      	movs	r3, #4
 800ac36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac3a:	e17c      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ac3c:	2308      	movs	r3, #8
 800ac3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac42:	e178      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ac44:	2310      	movs	r3, #16
 800ac46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac4a:	e174      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ac4c:	2320      	movs	r3, #32
 800ac4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac52:	e170      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ac54:	2340      	movs	r3, #64	@ 0x40
 800ac56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac5a:	e16c      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ac5c:	2380      	movs	r3, #128	@ 0x80
 800ac5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac62:	e168      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	4a1b      	ldr	r2, [pc, #108]	@ (800acd8 <UART_SetConfig+0x348>)
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d142      	bne.n	800acf4 <UART_SetConfig+0x364>
 800ac6e:	4b16      	ldr	r3, [pc, #88]	@ (800acc8 <UART_SetConfig+0x338>)
 800ac70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac72:	f003 0307 	and.w	r3, r3, #7
 800ac76:	2b05      	cmp	r3, #5
 800ac78:	d838      	bhi.n	800acec <UART_SetConfig+0x35c>
 800ac7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ac80 <UART_SetConfig+0x2f0>)
 800ac7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac80:	0800ac99 	.word	0x0800ac99
 800ac84:	0800aca1 	.word	0x0800aca1
 800ac88:	0800aca9 	.word	0x0800aca9
 800ac8c:	0800acb1 	.word	0x0800acb1
 800ac90:	0800acdd 	.word	0x0800acdd
 800ac94:	0800ace5 	.word	0x0800ace5
 800ac98:	2300      	movs	r3, #0
 800ac9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac9e:	e14a      	b.n	800af36 <UART_SetConfig+0x5a6>
 800aca0:	2304      	movs	r3, #4
 800aca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aca6:	e146      	b.n	800af36 <UART_SetConfig+0x5a6>
 800aca8:	2308      	movs	r3, #8
 800acaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acae:	e142      	b.n	800af36 <UART_SetConfig+0x5a6>
 800acb0:	2310      	movs	r3, #16
 800acb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acb6:	e13e      	b.n	800af36 <UART_SetConfig+0x5a6>
 800acb8:	cfff69f3 	.word	0xcfff69f3
 800acbc:	58000c00 	.word	0x58000c00
 800acc0:	11fff4ff 	.word	0x11fff4ff
 800acc4:	40011000 	.word	0x40011000
 800acc8:	58024400 	.word	0x58024400
 800accc:	40004400 	.word	0x40004400
 800acd0:	40004800 	.word	0x40004800
 800acd4:	40004c00 	.word	0x40004c00
 800acd8:	40005000 	.word	0x40005000
 800acdc:	2320      	movs	r3, #32
 800acde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ace2:	e128      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ace4:	2340      	movs	r3, #64	@ 0x40
 800ace6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acea:	e124      	b.n	800af36 <UART_SetConfig+0x5a6>
 800acec:	2380      	movs	r3, #128	@ 0x80
 800acee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acf2:	e120      	b.n	800af36 <UART_SetConfig+0x5a6>
 800acf4:	697b      	ldr	r3, [r7, #20]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4acb      	ldr	r2, [pc, #812]	@ (800b028 <UART_SetConfig+0x698>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d176      	bne.n	800adec <UART_SetConfig+0x45c>
 800acfe:	4bcb      	ldr	r3, [pc, #812]	@ (800b02c <UART_SetConfig+0x69c>)
 800ad00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ad06:	2b28      	cmp	r3, #40	@ 0x28
 800ad08:	d86c      	bhi.n	800ade4 <UART_SetConfig+0x454>
 800ad0a:	a201      	add	r2, pc, #4	@ (adr r2, 800ad10 <UART_SetConfig+0x380>)
 800ad0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad10:	0800adb5 	.word	0x0800adb5
 800ad14:	0800ade5 	.word	0x0800ade5
 800ad18:	0800ade5 	.word	0x0800ade5
 800ad1c:	0800ade5 	.word	0x0800ade5
 800ad20:	0800ade5 	.word	0x0800ade5
 800ad24:	0800ade5 	.word	0x0800ade5
 800ad28:	0800ade5 	.word	0x0800ade5
 800ad2c:	0800ade5 	.word	0x0800ade5
 800ad30:	0800adbd 	.word	0x0800adbd
 800ad34:	0800ade5 	.word	0x0800ade5
 800ad38:	0800ade5 	.word	0x0800ade5
 800ad3c:	0800ade5 	.word	0x0800ade5
 800ad40:	0800ade5 	.word	0x0800ade5
 800ad44:	0800ade5 	.word	0x0800ade5
 800ad48:	0800ade5 	.word	0x0800ade5
 800ad4c:	0800ade5 	.word	0x0800ade5
 800ad50:	0800adc5 	.word	0x0800adc5
 800ad54:	0800ade5 	.word	0x0800ade5
 800ad58:	0800ade5 	.word	0x0800ade5
 800ad5c:	0800ade5 	.word	0x0800ade5
 800ad60:	0800ade5 	.word	0x0800ade5
 800ad64:	0800ade5 	.word	0x0800ade5
 800ad68:	0800ade5 	.word	0x0800ade5
 800ad6c:	0800ade5 	.word	0x0800ade5
 800ad70:	0800adcd 	.word	0x0800adcd
 800ad74:	0800ade5 	.word	0x0800ade5
 800ad78:	0800ade5 	.word	0x0800ade5
 800ad7c:	0800ade5 	.word	0x0800ade5
 800ad80:	0800ade5 	.word	0x0800ade5
 800ad84:	0800ade5 	.word	0x0800ade5
 800ad88:	0800ade5 	.word	0x0800ade5
 800ad8c:	0800ade5 	.word	0x0800ade5
 800ad90:	0800add5 	.word	0x0800add5
 800ad94:	0800ade5 	.word	0x0800ade5
 800ad98:	0800ade5 	.word	0x0800ade5
 800ad9c:	0800ade5 	.word	0x0800ade5
 800ada0:	0800ade5 	.word	0x0800ade5
 800ada4:	0800ade5 	.word	0x0800ade5
 800ada8:	0800ade5 	.word	0x0800ade5
 800adac:	0800ade5 	.word	0x0800ade5
 800adb0:	0800addd 	.word	0x0800addd
 800adb4:	2301      	movs	r3, #1
 800adb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adba:	e0bc      	b.n	800af36 <UART_SetConfig+0x5a6>
 800adbc:	2304      	movs	r3, #4
 800adbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adc2:	e0b8      	b.n	800af36 <UART_SetConfig+0x5a6>
 800adc4:	2308      	movs	r3, #8
 800adc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adca:	e0b4      	b.n	800af36 <UART_SetConfig+0x5a6>
 800adcc:	2310      	movs	r3, #16
 800adce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800add2:	e0b0      	b.n	800af36 <UART_SetConfig+0x5a6>
 800add4:	2320      	movs	r3, #32
 800add6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adda:	e0ac      	b.n	800af36 <UART_SetConfig+0x5a6>
 800addc:	2340      	movs	r3, #64	@ 0x40
 800adde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ade2:	e0a8      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ade4:	2380      	movs	r3, #128	@ 0x80
 800ade6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adea:	e0a4      	b.n	800af36 <UART_SetConfig+0x5a6>
 800adec:	697b      	ldr	r3, [r7, #20]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	4a8f      	ldr	r2, [pc, #572]	@ (800b030 <UART_SetConfig+0x6a0>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d130      	bne.n	800ae58 <UART_SetConfig+0x4c8>
 800adf6:	4b8d      	ldr	r3, [pc, #564]	@ (800b02c <UART_SetConfig+0x69c>)
 800adf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adfa:	f003 0307 	and.w	r3, r3, #7
 800adfe:	2b05      	cmp	r3, #5
 800ae00:	d826      	bhi.n	800ae50 <UART_SetConfig+0x4c0>
 800ae02:	a201      	add	r2, pc, #4	@ (adr r2, 800ae08 <UART_SetConfig+0x478>)
 800ae04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae08:	0800ae21 	.word	0x0800ae21
 800ae0c:	0800ae29 	.word	0x0800ae29
 800ae10:	0800ae31 	.word	0x0800ae31
 800ae14:	0800ae39 	.word	0x0800ae39
 800ae18:	0800ae41 	.word	0x0800ae41
 800ae1c:	0800ae49 	.word	0x0800ae49
 800ae20:	2300      	movs	r3, #0
 800ae22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae26:	e086      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ae28:	2304      	movs	r3, #4
 800ae2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae2e:	e082      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ae30:	2308      	movs	r3, #8
 800ae32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae36:	e07e      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ae38:	2310      	movs	r3, #16
 800ae3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae3e:	e07a      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ae40:	2320      	movs	r3, #32
 800ae42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae46:	e076      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ae48:	2340      	movs	r3, #64	@ 0x40
 800ae4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae4e:	e072      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ae50:	2380      	movs	r3, #128	@ 0x80
 800ae52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae56:	e06e      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ae58:	697b      	ldr	r3, [r7, #20]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	4a75      	ldr	r2, [pc, #468]	@ (800b034 <UART_SetConfig+0x6a4>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d130      	bne.n	800aec4 <UART_SetConfig+0x534>
 800ae62:	4b72      	ldr	r3, [pc, #456]	@ (800b02c <UART_SetConfig+0x69c>)
 800ae64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae66:	f003 0307 	and.w	r3, r3, #7
 800ae6a:	2b05      	cmp	r3, #5
 800ae6c:	d826      	bhi.n	800aebc <UART_SetConfig+0x52c>
 800ae6e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae74 <UART_SetConfig+0x4e4>)
 800ae70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae74:	0800ae8d 	.word	0x0800ae8d
 800ae78:	0800ae95 	.word	0x0800ae95
 800ae7c:	0800ae9d 	.word	0x0800ae9d
 800ae80:	0800aea5 	.word	0x0800aea5
 800ae84:	0800aead 	.word	0x0800aead
 800ae88:	0800aeb5 	.word	0x0800aeb5
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae92:	e050      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ae94:	2304      	movs	r3, #4
 800ae96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae9a:	e04c      	b.n	800af36 <UART_SetConfig+0x5a6>
 800ae9c:	2308      	movs	r3, #8
 800ae9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aea2:	e048      	b.n	800af36 <UART_SetConfig+0x5a6>
 800aea4:	2310      	movs	r3, #16
 800aea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeaa:	e044      	b.n	800af36 <UART_SetConfig+0x5a6>
 800aeac:	2320      	movs	r3, #32
 800aeae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeb2:	e040      	b.n	800af36 <UART_SetConfig+0x5a6>
 800aeb4:	2340      	movs	r3, #64	@ 0x40
 800aeb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeba:	e03c      	b.n	800af36 <UART_SetConfig+0x5a6>
 800aebc:	2380      	movs	r3, #128	@ 0x80
 800aebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aec2:	e038      	b.n	800af36 <UART_SetConfig+0x5a6>
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a5b      	ldr	r2, [pc, #364]	@ (800b038 <UART_SetConfig+0x6a8>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d130      	bne.n	800af30 <UART_SetConfig+0x5a0>
 800aece:	4b57      	ldr	r3, [pc, #348]	@ (800b02c <UART_SetConfig+0x69c>)
 800aed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aed2:	f003 0307 	and.w	r3, r3, #7
 800aed6:	2b05      	cmp	r3, #5
 800aed8:	d826      	bhi.n	800af28 <UART_SetConfig+0x598>
 800aeda:	a201      	add	r2, pc, #4	@ (adr r2, 800aee0 <UART_SetConfig+0x550>)
 800aedc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aee0:	0800aef9 	.word	0x0800aef9
 800aee4:	0800af01 	.word	0x0800af01
 800aee8:	0800af09 	.word	0x0800af09
 800aeec:	0800af11 	.word	0x0800af11
 800aef0:	0800af19 	.word	0x0800af19
 800aef4:	0800af21 	.word	0x0800af21
 800aef8:	2302      	movs	r3, #2
 800aefa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aefe:	e01a      	b.n	800af36 <UART_SetConfig+0x5a6>
 800af00:	2304      	movs	r3, #4
 800af02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af06:	e016      	b.n	800af36 <UART_SetConfig+0x5a6>
 800af08:	2308      	movs	r3, #8
 800af0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af0e:	e012      	b.n	800af36 <UART_SetConfig+0x5a6>
 800af10:	2310      	movs	r3, #16
 800af12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af16:	e00e      	b.n	800af36 <UART_SetConfig+0x5a6>
 800af18:	2320      	movs	r3, #32
 800af1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af1e:	e00a      	b.n	800af36 <UART_SetConfig+0x5a6>
 800af20:	2340      	movs	r3, #64	@ 0x40
 800af22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af26:	e006      	b.n	800af36 <UART_SetConfig+0x5a6>
 800af28:	2380      	movs	r3, #128	@ 0x80
 800af2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af2e:	e002      	b.n	800af36 <UART_SetConfig+0x5a6>
 800af30:	2380      	movs	r3, #128	@ 0x80
 800af32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	4a3f      	ldr	r2, [pc, #252]	@ (800b038 <UART_SetConfig+0x6a8>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	f040 80f8 	bne.w	800b132 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800af42:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800af46:	2b20      	cmp	r3, #32
 800af48:	dc46      	bgt.n	800afd8 <UART_SetConfig+0x648>
 800af4a:	2b02      	cmp	r3, #2
 800af4c:	f2c0 8082 	blt.w	800b054 <UART_SetConfig+0x6c4>
 800af50:	3b02      	subs	r3, #2
 800af52:	2b1e      	cmp	r3, #30
 800af54:	d87e      	bhi.n	800b054 <UART_SetConfig+0x6c4>
 800af56:	a201      	add	r2, pc, #4	@ (adr r2, 800af5c <UART_SetConfig+0x5cc>)
 800af58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af5c:	0800afdf 	.word	0x0800afdf
 800af60:	0800b055 	.word	0x0800b055
 800af64:	0800afe7 	.word	0x0800afe7
 800af68:	0800b055 	.word	0x0800b055
 800af6c:	0800b055 	.word	0x0800b055
 800af70:	0800b055 	.word	0x0800b055
 800af74:	0800aff7 	.word	0x0800aff7
 800af78:	0800b055 	.word	0x0800b055
 800af7c:	0800b055 	.word	0x0800b055
 800af80:	0800b055 	.word	0x0800b055
 800af84:	0800b055 	.word	0x0800b055
 800af88:	0800b055 	.word	0x0800b055
 800af8c:	0800b055 	.word	0x0800b055
 800af90:	0800b055 	.word	0x0800b055
 800af94:	0800b007 	.word	0x0800b007
 800af98:	0800b055 	.word	0x0800b055
 800af9c:	0800b055 	.word	0x0800b055
 800afa0:	0800b055 	.word	0x0800b055
 800afa4:	0800b055 	.word	0x0800b055
 800afa8:	0800b055 	.word	0x0800b055
 800afac:	0800b055 	.word	0x0800b055
 800afb0:	0800b055 	.word	0x0800b055
 800afb4:	0800b055 	.word	0x0800b055
 800afb8:	0800b055 	.word	0x0800b055
 800afbc:	0800b055 	.word	0x0800b055
 800afc0:	0800b055 	.word	0x0800b055
 800afc4:	0800b055 	.word	0x0800b055
 800afc8:	0800b055 	.word	0x0800b055
 800afcc:	0800b055 	.word	0x0800b055
 800afd0:	0800b055 	.word	0x0800b055
 800afd4:	0800b047 	.word	0x0800b047
 800afd8:	2b40      	cmp	r3, #64	@ 0x40
 800afda:	d037      	beq.n	800b04c <UART_SetConfig+0x6bc>
 800afdc:	e03a      	b.n	800b054 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800afde:	f7fc fbd3 	bl	8007788 <HAL_RCCEx_GetD3PCLK1Freq>
 800afe2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800afe4:	e03c      	b.n	800b060 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800afe6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800afea:	4618      	mov	r0, r3
 800afec:	f7fc fbe2 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aff4:	e034      	b.n	800b060 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aff6:	f107 0318 	add.w	r3, r7, #24
 800affa:	4618      	mov	r0, r3
 800affc:	f7fc fd2e 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b000:	69fb      	ldr	r3, [r7, #28]
 800b002:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b004:	e02c      	b.n	800b060 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b006:	4b09      	ldr	r3, [pc, #36]	@ (800b02c <UART_SetConfig+0x69c>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f003 0320 	and.w	r3, r3, #32
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d016      	beq.n	800b040 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b012:	4b06      	ldr	r3, [pc, #24]	@ (800b02c <UART_SetConfig+0x69c>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	08db      	lsrs	r3, r3, #3
 800b018:	f003 0303 	and.w	r3, r3, #3
 800b01c:	4a07      	ldr	r2, [pc, #28]	@ (800b03c <UART_SetConfig+0x6ac>)
 800b01e:	fa22 f303 	lsr.w	r3, r2, r3
 800b022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b024:	e01c      	b.n	800b060 <UART_SetConfig+0x6d0>
 800b026:	bf00      	nop
 800b028:	40011400 	.word	0x40011400
 800b02c:	58024400 	.word	0x58024400
 800b030:	40007800 	.word	0x40007800
 800b034:	40007c00 	.word	0x40007c00
 800b038:	58000c00 	.word	0x58000c00
 800b03c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800b040:	4b9d      	ldr	r3, [pc, #628]	@ (800b2b8 <UART_SetConfig+0x928>)
 800b042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b044:	e00c      	b.n	800b060 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b046:	4b9d      	ldr	r3, [pc, #628]	@ (800b2bc <UART_SetConfig+0x92c>)
 800b048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b04a:	e009      	b.n	800b060 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b04c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b050:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b052:	e005      	b.n	800b060 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800b054:	2300      	movs	r3, #0
 800b056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b058:	2301      	movs	r3, #1
 800b05a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b05e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b060:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b062:	2b00      	cmp	r3, #0
 800b064:	f000 81de 	beq.w	800b424 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b06c:	4a94      	ldr	r2, [pc, #592]	@ (800b2c0 <UART_SetConfig+0x930>)
 800b06e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b072:	461a      	mov	r2, r3
 800b074:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b076:	fbb3 f3f2 	udiv	r3, r3, r2
 800b07a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b07c:	697b      	ldr	r3, [r7, #20]
 800b07e:	685a      	ldr	r2, [r3, #4]
 800b080:	4613      	mov	r3, r2
 800b082:	005b      	lsls	r3, r3, #1
 800b084:	4413      	add	r3, r2
 800b086:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b088:	429a      	cmp	r2, r3
 800b08a:	d305      	bcc.n	800b098 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b092:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b094:	429a      	cmp	r2, r3
 800b096:	d903      	bls.n	800b0a0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800b098:	2301      	movs	r3, #1
 800b09a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b09e:	e1c1      	b.n	800b424 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b0a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	60bb      	str	r3, [r7, #8]
 800b0a6:	60fa      	str	r2, [r7, #12]
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0ac:	4a84      	ldr	r2, [pc, #528]	@ (800b2c0 <UART_SetConfig+0x930>)
 800b0ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	603b      	str	r3, [r7, #0]
 800b0b8:	607a      	str	r2, [r7, #4]
 800b0ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b0c2:	f7f5 f90d 	bl	80002e0 <__aeabi_uldivmod>
 800b0c6:	4602      	mov	r2, r0
 800b0c8:	460b      	mov	r3, r1
 800b0ca:	4610      	mov	r0, r2
 800b0cc:	4619      	mov	r1, r3
 800b0ce:	f04f 0200 	mov.w	r2, #0
 800b0d2:	f04f 0300 	mov.w	r3, #0
 800b0d6:	020b      	lsls	r3, r1, #8
 800b0d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b0dc:	0202      	lsls	r2, r0, #8
 800b0de:	6979      	ldr	r1, [r7, #20]
 800b0e0:	6849      	ldr	r1, [r1, #4]
 800b0e2:	0849      	lsrs	r1, r1, #1
 800b0e4:	2000      	movs	r0, #0
 800b0e6:	460c      	mov	r4, r1
 800b0e8:	4605      	mov	r5, r0
 800b0ea:	eb12 0804 	adds.w	r8, r2, r4
 800b0ee:	eb43 0905 	adc.w	r9, r3, r5
 800b0f2:	697b      	ldr	r3, [r7, #20]
 800b0f4:	685b      	ldr	r3, [r3, #4]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	469a      	mov	sl, r3
 800b0fa:	4693      	mov	fp, r2
 800b0fc:	4652      	mov	r2, sl
 800b0fe:	465b      	mov	r3, fp
 800b100:	4640      	mov	r0, r8
 800b102:	4649      	mov	r1, r9
 800b104:	f7f5 f8ec 	bl	80002e0 <__aeabi_uldivmod>
 800b108:	4602      	mov	r2, r0
 800b10a:	460b      	mov	r3, r1
 800b10c:	4613      	mov	r3, r2
 800b10e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b112:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b116:	d308      	bcc.n	800b12a <UART_SetConfig+0x79a>
 800b118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b11a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b11e:	d204      	bcs.n	800b12a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800b120:	697b      	ldr	r3, [r7, #20]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b126:	60da      	str	r2, [r3, #12]
 800b128:	e17c      	b.n	800b424 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800b12a:	2301      	movs	r3, #1
 800b12c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b130:	e178      	b.n	800b424 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b132:	697b      	ldr	r3, [r7, #20]
 800b134:	69db      	ldr	r3, [r3, #28]
 800b136:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b13a:	f040 80c5 	bne.w	800b2c8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800b13e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b142:	2b20      	cmp	r3, #32
 800b144:	dc48      	bgt.n	800b1d8 <UART_SetConfig+0x848>
 800b146:	2b00      	cmp	r3, #0
 800b148:	db7b      	blt.n	800b242 <UART_SetConfig+0x8b2>
 800b14a:	2b20      	cmp	r3, #32
 800b14c:	d879      	bhi.n	800b242 <UART_SetConfig+0x8b2>
 800b14e:	a201      	add	r2, pc, #4	@ (adr r2, 800b154 <UART_SetConfig+0x7c4>)
 800b150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b154:	0800b1df 	.word	0x0800b1df
 800b158:	0800b1e7 	.word	0x0800b1e7
 800b15c:	0800b243 	.word	0x0800b243
 800b160:	0800b243 	.word	0x0800b243
 800b164:	0800b1ef 	.word	0x0800b1ef
 800b168:	0800b243 	.word	0x0800b243
 800b16c:	0800b243 	.word	0x0800b243
 800b170:	0800b243 	.word	0x0800b243
 800b174:	0800b1ff 	.word	0x0800b1ff
 800b178:	0800b243 	.word	0x0800b243
 800b17c:	0800b243 	.word	0x0800b243
 800b180:	0800b243 	.word	0x0800b243
 800b184:	0800b243 	.word	0x0800b243
 800b188:	0800b243 	.word	0x0800b243
 800b18c:	0800b243 	.word	0x0800b243
 800b190:	0800b243 	.word	0x0800b243
 800b194:	0800b20f 	.word	0x0800b20f
 800b198:	0800b243 	.word	0x0800b243
 800b19c:	0800b243 	.word	0x0800b243
 800b1a0:	0800b243 	.word	0x0800b243
 800b1a4:	0800b243 	.word	0x0800b243
 800b1a8:	0800b243 	.word	0x0800b243
 800b1ac:	0800b243 	.word	0x0800b243
 800b1b0:	0800b243 	.word	0x0800b243
 800b1b4:	0800b243 	.word	0x0800b243
 800b1b8:	0800b243 	.word	0x0800b243
 800b1bc:	0800b243 	.word	0x0800b243
 800b1c0:	0800b243 	.word	0x0800b243
 800b1c4:	0800b243 	.word	0x0800b243
 800b1c8:	0800b243 	.word	0x0800b243
 800b1cc:	0800b243 	.word	0x0800b243
 800b1d0:	0800b243 	.word	0x0800b243
 800b1d4:	0800b235 	.word	0x0800b235
 800b1d8:	2b40      	cmp	r3, #64	@ 0x40
 800b1da:	d02e      	beq.n	800b23a <UART_SetConfig+0x8aa>
 800b1dc:	e031      	b.n	800b242 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b1de:	f7fa fadb 	bl	8005798 <HAL_RCC_GetPCLK1Freq>
 800b1e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b1e4:	e033      	b.n	800b24e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b1e6:	f7fa faed 	bl	80057c4 <HAL_RCC_GetPCLK2Freq>
 800b1ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b1ec:	e02f      	b.n	800b24e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b1ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f7fc fade 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b1f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1fc:	e027      	b.n	800b24e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b1fe:	f107 0318 	add.w	r3, r7, #24
 800b202:	4618      	mov	r0, r3
 800b204:	f7fc fc2a 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b208:	69fb      	ldr	r3, [r7, #28]
 800b20a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b20c:	e01f      	b.n	800b24e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b20e:	4b2d      	ldr	r3, [pc, #180]	@ (800b2c4 <UART_SetConfig+0x934>)
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f003 0320 	and.w	r3, r3, #32
 800b216:	2b00      	cmp	r3, #0
 800b218:	d009      	beq.n	800b22e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b21a:	4b2a      	ldr	r3, [pc, #168]	@ (800b2c4 <UART_SetConfig+0x934>)
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	08db      	lsrs	r3, r3, #3
 800b220:	f003 0303 	and.w	r3, r3, #3
 800b224:	4a24      	ldr	r2, [pc, #144]	@ (800b2b8 <UART_SetConfig+0x928>)
 800b226:	fa22 f303 	lsr.w	r3, r2, r3
 800b22a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b22c:	e00f      	b.n	800b24e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b22e:	4b22      	ldr	r3, [pc, #136]	@ (800b2b8 <UART_SetConfig+0x928>)
 800b230:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b232:	e00c      	b.n	800b24e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b234:	4b21      	ldr	r3, [pc, #132]	@ (800b2bc <UART_SetConfig+0x92c>)
 800b236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b238:	e009      	b.n	800b24e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b23a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b23e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b240:	e005      	b.n	800b24e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b242:	2300      	movs	r3, #0
 800b244:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b246:	2301      	movs	r3, #1
 800b248:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b24c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b24e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b250:	2b00      	cmp	r3, #0
 800b252:	f000 80e7 	beq.w	800b424 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b256:	697b      	ldr	r3, [r7, #20]
 800b258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b25a:	4a19      	ldr	r2, [pc, #100]	@ (800b2c0 <UART_SetConfig+0x930>)
 800b25c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b260:	461a      	mov	r2, r3
 800b262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b264:	fbb3 f3f2 	udiv	r3, r3, r2
 800b268:	005a      	lsls	r2, r3, #1
 800b26a:	697b      	ldr	r3, [r7, #20]
 800b26c:	685b      	ldr	r3, [r3, #4]
 800b26e:	085b      	lsrs	r3, r3, #1
 800b270:	441a      	add	r2, r3
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	685b      	ldr	r3, [r3, #4]
 800b276:	fbb2 f3f3 	udiv	r3, r2, r3
 800b27a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b27c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b27e:	2b0f      	cmp	r3, #15
 800b280:	d916      	bls.n	800b2b0 <UART_SetConfig+0x920>
 800b282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b284:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b288:	d212      	bcs.n	800b2b0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b28a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b28c:	b29b      	uxth	r3, r3
 800b28e:	f023 030f 	bic.w	r3, r3, #15
 800b292:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b296:	085b      	lsrs	r3, r3, #1
 800b298:	b29b      	uxth	r3, r3
 800b29a:	f003 0307 	and.w	r3, r3, #7
 800b29e:	b29a      	uxth	r2, r3
 800b2a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b2ac:	60da      	str	r2, [r3, #12]
 800b2ae:	e0b9      	b.n	800b424 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b2b6:	e0b5      	b.n	800b424 <UART_SetConfig+0xa94>
 800b2b8:	03d09000 	.word	0x03d09000
 800b2bc:	003d0900 	.word	0x003d0900
 800b2c0:	08013a88 	.word	0x08013a88
 800b2c4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b2c8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b2cc:	2b20      	cmp	r3, #32
 800b2ce:	dc49      	bgt.n	800b364 <UART_SetConfig+0x9d4>
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	db7c      	blt.n	800b3ce <UART_SetConfig+0xa3e>
 800b2d4:	2b20      	cmp	r3, #32
 800b2d6:	d87a      	bhi.n	800b3ce <UART_SetConfig+0xa3e>
 800b2d8:	a201      	add	r2, pc, #4	@ (adr r2, 800b2e0 <UART_SetConfig+0x950>)
 800b2da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2de:	bf00      	nop
 800b2e0:	0800b36b 	.word	0x0800b36b
 800b2e4:	0800b373 	.word	0x0800b373
 800b2e8:	0800b3cf 	.word	0x0800b3cf
 800b2ec:	0800b3cf 	.word	0x0800b3cf
 800b2f0:	0800b37b 	.word	0x0800b37b
 800b2f4:	0800b3cf 	.word	0x0800b3cf
 800b2f8:	0800b3cf 	.word	0x0800b3cf
 800b2fc:	0800b3cf 	.word	0x0800b3cf
 800b300:	0800b38b 	.word	0x0800b38b
 800b304:	0800b3cf 	.word	0x0800b3cf
 800b308:	0800b3cf 	.word	0x0800b3cf
 800b30c:	0800b3cf 	.word	0x0800b3cf
 800b310:	0800b3cf 	.word	0x0800b3cf
 800b314:	0800b3cf 	.word	0x0800b3cf
 800b318:	0800b3cf 	.word	0x0800b3cf
 800b31c:	0800b3cf 	.word	0x0800b3cf
 800b320:	0800b39b 	.word	0x0800b39b
 800b324:	0800b3cf 	.word	0x0800b3cf
 800b328:	0800b3cf 	.word	0x0800b3cf
 800b32c:	0800b3cf 	.word	0x0800b3cf
 800b330:	0800b3cf 	.word	0x0800b3cf
 800b334:	0800b3cf 	.word	0x0800b3cf
 800b338:	0800b3cf 	.word	0x0800b3cf
 800b33c:	0800b3cf 	.word	0x0800b3cf
 800b340:	0800b3cf 	.word	0x0800b3cf
 800b344:	0800b3cf 	.word	0x0800b3cf
 800b348:	0800b3cf 	.word	0x0800b3cf
 800b34c:	0800b3cf 	.word	0x0800b3cf
 800b350:	0800b3cf 	.word	0x0800b3cf
 800b354:	0800b3cf 	.word	0x0800b3cf
 800b358:	0800b3cf 	.word	0x0800b3cf
 800b35c:	0800b3cf 	.word	0x0800b3cf
 800b360:	0800b3c1 	.word	0x0800b3c1
 800b364:	2b40      	cmp	r3, #64	@ 0x40
 800b366:	d02e      	beq.n	800b3c6 <UART_SetConfig+0xa36>
 800b368:	e031      	b.n	800b3ce <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b36a:	f7fa fa15 	bl	8005798 <HAL_RCC_GetPCLK1Freq>
 800b36e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b370:	e033      	b.n	800b3da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b372:	f7fa fa27 	bl	80057c4 <HAL_RCC_GetPCLK2Freq>
 800b376:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b378:	e02f      	b.n	800b3da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b37a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b37e:	4618      	mov	r0, r3
 800b380:	f7fc fa18 	bl	80077b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b386:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b388:	e027      	b.n	800b3da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b38a:	f107 0318 	add.w	r3, r7, #24
 800b38e:	4618      	mov	r0, r3
 800b390:	f7fc fb64 	bl	8007a5c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b394:	69fb      	ldr	r3, [r7, #28]
 800b396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b398:	e01f      	b.n	800b3da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b39a:	4b2d      	ldr	r3, [pc, #180]	@ (800b450 <UART_SetConfig+0xac0>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f003 0320 	and.w	r3, r3, #32
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d009      	beq.n	800b3ba <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b3a6:	4b2a      	ldr	r3, [pc, #168]	@ (800b450 <UART_SetConfig+0xac0>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	08db      	lsrs	r3, r3, #3
 800b3ac:	f003 0303 	and.w	r3, r3, #3
 800b3b0:	4a28      	ldr	r2, [pc, #160]	@ (800b454 <UART_SetConfig+0xac4>)
 800b3b2:	fa22 f303 	lsr.w	r3, r2, r3
 800b3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b3b8:	e00f      	b.n	800b3da <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b3ba:	4b26      	ldr	r3, [pc, #152]	@ (800b454 <UART_SetConfig+0xac4>)
 800b3bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3be:	e00c      	b.n	800b3da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b3c0:	4b25      	ldr	r3, [pc, #148]	@ (800b458 <UART_SetConfig+0xac8>)
 800b3c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3c4:	e009      	b.n	800b3da <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b3c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3cc:	e005      	b.n	800b3da <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b3d8:	bf00      	nop
    }

    if (pclk != 0U)
 800b3da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d021      	beq.n	800b424 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3e4:	4a1d      	ldr	r2, [pc, #116]	@ (800b45c <UART_SetConfig+0xacc>)
 800b3e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3ee:	fbb3 f2f2 	udiv	r2, r3, r2
 800b3f2:	697b      	ldr	r3, [r7, #20]
 800b3f4:	685b      	ldr	r3, [r3, #4]
 800b3f6:	085b      	lsrs	r3, r3, #1
 800b3f8:	441a      	add	r2, r3
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	685b      	ldr	r3, [r3, #4]
 800b3fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800b402:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b406:	2b0f      	cmp	r3, #15
 800b408:	d909      	bls.n	800b41e <UART_SetConfig+0xa8e>
 800b40a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b40c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b410:	d205      	bcs.n	800b41e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b414:	b29a      	uxth	r2, r3
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	60da      	str	r2, [r3, #12]
 800b41c:	e002      	b.n	800b424 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b41e:	2301      	movs	r3, #1
 800b420:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b424:	697b      	ldr	r3, [r7, #20]
 800b426:	2201      	movs	r2, #1
 800b428:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b42c:	697b      	ldr	r3, [r7, #20]
 800b42e:	2201      	movs	r2, #1
 800b430:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b434:	697b      	ldr	r3, [r7, #20]
 800b436:	2200      	movs	r2, #0
 800b438:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	2200      	movs	r2, #0
 800b43e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b440:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b444:	4618      	mov	r0, r3
 800b446:	3748      	adds	r7, #72	@ 0x48
 800b448:	46bd      	mov	sp, r7
 800b44a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b44e:	bf00      	nop
 800b450:	58024400 	.word	0x58024400
 800b454:	03d09000 	.word	0x03d09000
 800b458:	003d0900 	.word	0x003d0900
 800b45c:	08013a88 	.word	0x08013a88

0800b460 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b460:	b480      	push	{r7}
 800b462:	b083      	sub	sp, #12
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b46c:	f003 0308 	and.w	r3, r3, #8
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00a      	beq.n	800b48a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	685b      	ldr	r3, [r3, #4]
 800b47a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	430a      	orrs	r2, r1
 800b488:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b48e:	f003 0301 	and.w	r3, r3, #1
 800b492:	2b00      	cmp	r3, #0
 800b494:	d00a      	beq.n	800b4ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	685b      	ldr	r3, [r3, #4]
 800b49c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	430a      	orrs	r2, r1
 800b4aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4b0:	f003 0302 	and.w	r3, r3, #2
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d00a      	beq.n	800b4ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	430a      	orrs	r2, r1
 800b4cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4d2:	f003 0304 	and.w	r3, r3, #4
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d00a      	beq.n	800b4f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	685b      	ldr	r3, [r3, #4]
 800b4e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	430a      	orrs	r2, r1
 800b4ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4f4:	f003 0310 	and.w	r3, r3, #16
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d00a      	beq.n	800b512 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	689b      	ldr	r3, [r3, #8]
 800b502:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	430a      	orrs	r2, r1
 800b510:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b516:	f003 0320 	and.w	r3, r3, #32
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d00a      	beq.n	800b534 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	689b      	ldr	r3, [r3, #8]
 800b524:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	430a      	orrs	r2, r1
 800b532:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d01a      	beq.n	800b576 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	430a      	orrs	r2, r1
 800b554:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b55a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b55e:	d10a      	bne.n	800b576 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	685b      	ldr	r3, [r3, #4]
 800b566:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	430a      	orrs	r2, r1
 800b574:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b57a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d00a      	beq.n	800b598 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	685b      	ldr	r3, [r3, #4]
 800b588:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	430a      	orrs	r2, r1
 800b596:	605a      	str	r2, [r3, #4]
  }
}
 800b598:	bf00      	nop
 800b59a:	370c      	adds	r7, #12
 800b59c:	46bd      	mov	sp, r7
 800b59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a2:	4770      	bx	lr

0800b5a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b098      	sub	sp, #96	@ 0x60
 800b5a8:	af02      	add	r7, sp, #8
 800b5aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b5b4:	f7f6 fb58 	bl	8001c68 <HAL_GetTick>
 800b5b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	f003 0308 	and.w	r3, r3, #8
 800b5c4:	2b08      	cmp	r3, #8
 800b5c6:	d12f      	bne.n	800b628 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b5c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b5cc:	9300      	str	r3, [sp, #0]
 800b5ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f000 f88e 	bl	800b6f8 <UART_WaitOnFlagUntilTimeout>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d022      	beq.n	800b628 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ea:	e853 3f00 	ldrex	r3, [r3]
 800b5ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b5f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b5f6:	653b      	str	r3, [r7, #80]	@ 0x50
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	461a      	mov	r2, r3
 800b5fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b600:	647b      	str	r3, [r7, #68]	@ 0x44
 800b602:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b604:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b606:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b608:	e841 2300 	strex	r3, r2, [r1]
 800b60c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b60e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b610:	2b00      	cmp	r3, #0
 800b612:	d1e6      	bne.n	800b5e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2220      	movs	r2, #32
 800b618:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2200      	movs	r2, #0
 800b620:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b624:	2303      	movs	r3, #3
 800b626:	e063      	b.n	800b6f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	f003 0304 	and.w	r3, r3, #4
 800b632:	2b04      	cmp	r3, #4
 800b634:	d149      	bne.n	800b6ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b636:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b63a:	9300      	str	r3, [sp, #0]
 800b63c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b63e:	2200      	movs	r2, #0
 800b640:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f000 f857 	bl	800b6f8 <UART_WaitOnFlagUntilTimeout>
 800b64a:	4603      	mov	r3, r0
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d03c      	beq.n	800b6ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b658:	e853 3f00 	ldrex	r3, [r3]
 800b65c:	623b      	str	r3, [r7, #32]
   return(result);
 800b65e:	6a3b      	ldr	r3, [r7, #32]
 800b660:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b664:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	461a      	mov	r2, r3
 800b66c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b66e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b670:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b672:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b674:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b676:	e841 2300 	strex	r3, r2, [r1]
 800b67a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b67c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1e6      	bne.n	800b650 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	3308      	adds	r3, #8
 800b688:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b68a:	693b      	ldr	r3, [r7, #16]
 800b68c:	e853 3f00 	ldrex	r3, [r3]
 800b690:	60fb      	str	r3, [r7, #12]
   return(result);
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	f023 0301 	bic.w	r3, r3, #1
 800b698:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	3308      	adds	r3, #8
 800b6a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b6a2:	61fa      	str	r2, [r7, #28]
 800b6a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a6:	69b9      	ldr	r1, [r7, #24]
 800b6a8:	69fa      	ldr	r2, [r7, #28]
 800b6aa:	e841 2300 	strex	r3, r2, [r1]
 800b6ae:	617b      	str	r3, [r7, #20]
   return(result);
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d1e5      	bne.n	800b682 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2220      	movs	r2, #32
 800b6ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b6c6:	2303      	movs	r3, #3
 800b6c8:	e012      	b.n	800b6f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2220      	movs	r2, #32
 800b6ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2220      	movs	r2, #32
 800b6d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b6ee:	2300      	movs	r3, #0
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3758      	adds	r7, #88	@ 0x58
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b084      	sub	sp, #16
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	60f8      	str	r0, [r7, #12]
 800b700:	60b9      	str	r1, [r7, #8]
 800b702:	603b      	str	r3, [r7, #0]
 800b704:	4613      	mov	r3, r2
 800b706:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b708:	e04f      	b.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b70a:	69bb      	ldr	r3, [r7, #24]
 800b70c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b710:	d04b      	beq.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b712:	f7f6 faa9 	bl	8001c68 <HAL_GetTick>
 800b716:	4602      	mov	r2, r0
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	1ad3      	subs	r3, r2, r3
 800b71c:	69ba      	ldr	r2, [r7, #24]
 800b71e:	429a      	cmp	r2, r3
 800b720:	d302      	bcc.n	800b728 <UART_WaitOnFlagUntilTimeout+0x30>
 800b722:	69bb      	ldr	r3, [r7, #24]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d101      	bne.n	800b72c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b728:	2303      	movs	r3, #3
 800b72a:	e04e      	b.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	f003 0304 	and.w	r3, r3, #4
 800b736:	2b00      	cmp	r3, #0
 800b738:	d037      	beq.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	2b80      	cmp	r3, #128	@ 0x80
 800b73e:	d034      	beq.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	2b40      	cmp	r3, #64	@ 0x40
 800b744:	d031      	beq.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	69db      	ldr	r3, [r3, #28]
 800b74c:	f003 0308 	and.w	r3, r3, #8
 800b750:	2b08      	cmp	r3, #8
 800b752:	d110      	bne.n	800b776 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	2208      	movs	r2, #8
 800b75a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b75c:	68f8      	ldr	r0, [r7, #12]
 800b75e:	f000 f839 	bl	800b7d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	2208      	movs	r2, #8
 800b766:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	2200      	movs	r2, #0
 800b76e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b772:	2301      	movs	r3, #1
 800b774:	e029      	b.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	69db      	ldr	r3, [r3, #28]
 800b77c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b780:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b784:	d111      	bne.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b78e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b790:	68f8      	ldr	r0, [r7, #12]
 800b792:	f000 f81f 	bl	800b7d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2220      	movs	r2, #32
 800b79a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b7a6:	2303      	movs	r3, #3
 800b7a8:	e00f      	b.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	69da      	ldr	r2, [r3, #28]
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	4013      	ands	r3, r2
 800b7b4:	68ba      	ldr	r2, [r7, #8]
 800b7b6:	429a      	cmp	r2, r3
 800b7b8:	bf0c      	ite	eq
 800b7ba:	2301      	moveq	r3, #1
 800b7bc:	2300      	movne	r3, #0
 800b7be:	b2db      	uxtb	r3, r3
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	79fb      	ldrb	r3, [r7, #7]
 800b7c4:	429a      	cmp	r2, r3
 800b7c6:	d0a0      	beq.n	800b70a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b7c8:	2300      	movs	r3, #0
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3710      	adds	r7, #16
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}
	...

0800b7d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b095      	sub	sp, #84	@ 0x54
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7e4:	e853 3f00 	ldrex	r3, [r3]
 800b7e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b7f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	461a      	mov	r2, r3
 800b7f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7fa:	643b      	str	r3, [r7, #64]	@ 0x40
 800b7fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b800:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b802:	e841 2300 	strex	r3, r2, [r1]
 800b806:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d1e6      	bne.n	800b7dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	3308      	adds	r3, #8
 800b814:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b816:	6a3b      	ldr	r3, [r7, #32]
 800b818:	e853 3f00 	ldrex	r3, [r3]
 800b81c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b81e:	69fa      	ldr	r2, [r7, #28]
 800b820:	4b1e      	ldr	r3, [pc, #120]	@ (800b89c <UART_EndRxTransfer+0xc8>)
 800b822:	4013      	ands	r3, r2
 800b824:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	3308      	adds	r3, #8
 800b82c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b82e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b830:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b832:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b834:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b836:	e841 2300 	strex	r3, r2, [r1]
 800b83a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b83c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d1e5      	bne.n	800b80e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b846:	2b01      	cmp	r3, #1
 800b848:	d118      	bne.n	800b87c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	e853 3f00 	ldrex	r3, [r3]
 800b856:	60bb      	str	r3, [r7, #8]
   return(result);
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	f023 0310 	bic.w	r3, r3, #16
 800b85e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	461a      	mov	r2, r3
 800b866:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b868:	61bb      	str	r3, [r7, #24]
 800b86a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b86c:	6979      	ldr	r1, [r7, #20]
 800b86e:	69ba      	ldr	r2, [r7, #24]
 800b870:	e841 2300 	strex	r3, r2, [r1]
 800b874:	613b      	str	r3, [r7, #16]
   return(result);
 800b876:	693b      	ldr	r3, [r7, #16]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d1e6      	bne.n	800b84a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2220      	movs	r2, #32
 800b880:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2200      	movs	r2, #0
 800b888:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2200      	movs	r2, #0
 800b88e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b890:	bf00      	nop
 800b892:	3754      	adds	r7, #84	@ 0x54
 800b894:	46bd      	mov	sp, r7
 800b896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89a:	4770      	bx	lr
 800b89c:	effffffe 	.word	0xeffffffe

0800b8a0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b085      	sub	sp, #20
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8ae:	2b01      	cmp	r3, #1
 800b8b0:	d101      	bne.n	800b8b6 <HAL_UARTEx_DisableFifoMode+0x16>
 800b8b2:	2302      	movs	r3, #2
 800b8b4:	e027      	b.n	800b906 <HAL_UARTEx_DisableFifoMode+0x66>
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	2201      	movs	r2, #1
 800b8ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	2224      	movs	r2, #36	@ 0x24
 800b8c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	681a      	ldr	r2, [r3, #0]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f022 0201 	bic.w	r2, r2, #1
 800b8dc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b8e4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	68fa      	ldr	r2, [r7, #12]
 800b8f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2220      	movs	r2, #32
 800b8f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	2200      	movs	r2, #0
 800b900:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b904:	2300      	movs	r3, #0
}
 800b906:	4618      	mov	r0, r3
 800b908:	3714      	adds	r7, #20
 800b90a:	46bd      	mov	sp, r7
 800b90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b910:	4770      	bx	lr

0800b912 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b912:	b580      	push	{r7, lr}
 800b914:	b084      	sub	sp, #16
 800b916:	af00      	add	r7, sp, #0
 800b918:	6078      	str	r0, [r7, #4]
 800b91a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b922:	2b01      	cmp	r3, #1
 800b924:	d101      	bne.n	800b92a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b926:	2302      	movs	r3, #2
 800b928:	e02d      	b.n	800b986 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2201      	movs	r2, #1
 800b92e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	2224      	movs	r2, #36	@ 0x24
 800b936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	681a      	ldr	r2, [r3, #0]
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	f022 0201 	bic.w	r2, r2, #1
 800b950:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	689b      	ldr	r3, [r3, #8]
 800b958:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	683a      	ldr	r2, [r7, #0]
 800b962:	430a      	orrs	r2, r1
 800b964:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f000 f850 	bl	800ba0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	68fa      	ldr	r2, [r7, #12]
 800b972:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2220      	movs	r2, #32
 800b978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2200      	movs	r2, #0
 800b980:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b984:	2300      	movs	r3, #0
}
 800b986:	4618      	mov	r0, r3
 800b988:	3710      	adds	r7, #16
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}

0800b98e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b98e:	b580      	push	{r7, lr}
 800b990:	b084      	sub	sp, #16
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
 800b996:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b99e:	2b01      	cmp	r3, #1
 800b9a0:	d101      	bne.n	800b9a6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b9a2:	2302      	movs	r3, #2
 800b9a4:	e02d      	b.n	800ba02 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2201      	movs	r2, #1
 800b9aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	2224      	movs	r2, #36	@ 0x24
 800b9b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	681a      	ldr	r2, [r3, #0]
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	f022 0201 	bic.w	r2, r2, #1
 800b9cc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	689b      	ldr	r3, [r3, #8]
 800b9d4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	683a      	ldr	r2, [r7, #0]
 800b9de:	430a      	orrs	r2, r1
 800b9e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	f000 f812 	bl	800ba0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	68fa      	ldr	r2, [r7, #12]
 800b9ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2220      	movs	r2, #32
 800b9f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ba00:	2300      	movs	r3, #0
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	3710      	adds	r7, #16
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}
	...

0800ba0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b085      	sub	sp, #20
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d108      	bne.n	800ba2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2201      	movs	r2, #1
 800ba28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ba2c:	e031      	b.n	800ba92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ba2e:	2310      	movs	r3, #16
 800ba30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ba32:	2310      	movs	r3, #16
 800ba34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	689b      	ldr	r3, [r3, #8]
 800ba3c:	0e5b      	lsrs	r3, r3, #25
 800ba3e:	b2db      	uxtb	r3, r3
 800ba40:	f003 0307 	and.w	r3, r3, #7
 800ba44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	689b      	ldr	r3, [r3, #8]
 800ba4c:	0f5b      	lsrs	r3, r3, #29
 800ba4e:	b2db      	uxtb	r3, r3
 800ba50:	f003 0307 	and.w	r3, r3, #7
 800ba54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ba56:	7bbb      	ldrb	r3, [r7, #14]
 800ba58:	7b3a      	ldrb	r2, [r7, #12]
 800ba5a:	4911      	ldr	r1, [pc, #68]	@ (800baa0 <UARTEx_SetNbDataToProcess+0x94>)
 800ba5c:	5c8a      	ldrb	r2, [r1, r2]
 800ba5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ba62:	7b3a      	ldrb	r2, [r7, #12]
 800ba64:	490f      	ldr	r1, [pc, #60]	@ (800baa4 <UARTEx_SetNbDataToProcess+0x98>)
 800ba66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ba68:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba6c:	b29a      	uxth	r2, r3
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ba74:	7bfb      	ldrb	r3, [r7, #15]
 800ba76:	7b7a      	ldrb	r2, [r7, #13]
 800ba78:	4909      	ldr	r1, [pc, #36]	@ (800baa0 <UARTEx_SetNbDataToProcess+0x94>)
 800ba7a:	5c8a      	ldrb	r2, [r1, r2]
 800ba7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ba80:	7b7a      	ldrb	r2, [r7, #13]
 800ba82:	4908      	ldr	r1, [pc, #32]	@ (800baa4 <UARTEx_SetNbDataToProcess+0x98>)
 800ba84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ba86:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba8a:	b29a      	uxth	r2, r3
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ba92:	bf00      	nop
 800ba94:	3714      	adds	r7, #20
 800ba96:	46bd      	mov	sp, r7
 800ba98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9c:	4770      	bx	lr
 800ba9e:	bf00      	nop
 800baa0:	08013aa0 	.word	0x08013aa0
 800baa4:	08013aa8 	.word	0x08013aa8

0800baa8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800baa8:	b084      	sub	sp, #16
 800baaa:	b480      	push	{r7}
 800baac:	b085      	sub	sp, #20
 800baae:	af00      	add	r7, sp, #0
 800bab0:	6078      	str	r0, [r7, #4]
 800bab2:	f107 001c 	add.w	r0, r7, #28
 800bab6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800baba:	2300      	movs	r3, #0
 800babc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800babe:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800bac0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800bac2:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800bac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800bac6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800bac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800baca:	431a      	orrs	r2, r3
             Init.ClockDiv
 800bacc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800bace:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800bad0:	68fa      	ldr	r2, [r7, #12]
 800bad2:	4313      	orrs	r3, r2
 800bad4:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	685a      	ldr	r2, [r3, #4]
 800bada:	4b07      	ldr	r3, [pc, #28]	@ (800baf8 <SDMMC_Init+0x50>)
 800badc:	4013      	ands	r3, r2
 800bade:	68fa      	ldr	r2, [r7, #12]
 800bae0:	431a      	orrs	r2, r3
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800bae6:	2300      	movs	r3, #0
}
 800bae8:	4618      	mov	r0, r3
 800baea:	3714      	adds	r7, #20
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	b004      	add	sp, #16
 800baf4:	4770      	bx	lr
 800baf6:	bf00      	nop
 800baf8:	ffc02c00 	.word	0xffc02c00

0800bafc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800bafc:	b480      	push	{r7}
 800bafe:	b083      	sub	sp, #12
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	370c      	adds	r7, #12
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb14:	4770      	bx	lr

0800bb16 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800bb16:	b480      	push	{r7}
 800bb18:	b083      	sub	sp, #12
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	6078      	str	r0, [r7, #4]
 800bb1e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	681a      	ldr	r2, [r3, #0]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800bb2a:	2300      	movs	r3, #0
}
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	370c      	adds	r7, #12
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr

0800bb38 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800bb38:	b480      	push	{r7}
 800bb3a:	b083      	sub	sp, #12
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f043 0203 	orr.w	r2, r3, #3
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800bb4c:	2300      	movs	r3, #0
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	370c      	adds	r7, #12
 800bb52:	46bd      	mov	sp, r7
 800bb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb58:	4770      	bx	lr

0800bb5a <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800bb5a:	b480      	push	{r7}
 800bb5c:	b083      	sub	sp, #12
 800bb5e:	af00      	add	r7, sp, #0
 800bb60:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f003 0303 	and.w	r3, r3, #3
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	370c      	adds	r7, #12
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb74:	4770      	bx	lr
	...

0800bb78 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b085      	sub	sp, #20
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
 800bb80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bb82:	2300      	movs	r3, #0
 800bb84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800bb86:	683b      	ldr	r3, [r7, #0]
 800bb88:	681a      	ldr	r2, [r3, #0]
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800bb92:	683b      	ldr	r3, [r7, #0]
 800bb94:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800bb96:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800bb9c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800bba2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800bba4:	68fa      	ldr	r2, [r7, #12]
 800bba6:	4313      	orrs	r3, r2
 800bba8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	68da      	ldr	r2, [r3, #12]
 800bbae:	4b06      	ldr	r3, [pc, #24]	@ (800bbc8 <SDMMC_SendCommand+0x50>)
 800bbb0:	4013      	ands	r3, r2
 800bbb2:	68fa      	ldr	r2, [r7, #12]
 800bbb4:	431a      	orrs	r2, r3
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bbba:	2300      	movs	r3, #0
}
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	3714      	adds	r7, #20
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc6:	4770      	bx	lr
 800bbc8:	fffee0c0 	.word	0xfffee0c0

0800bbcc <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800bbcc:	b480      	push	{r7}
 800bbce:	b083      	sub	sp, #12
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	691b      	ldr	r3, [r3, #16]
 800bbd8:	b2db      	uxtb	r3, r3
}
 800bbda:	4618      	mov	r0, r3
 800bbdc:	370c      	adds	r7, #12
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe4:	4770      	bx	lr

0800bbe6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800bbe6:	b480      	push	{r7}
 800bbe8:	b085      	sub	sp, #20
 800bbea:	af00      	add	r7, sp, #0
 800bbec:	6078      	str	r0, [r7, #4]
 800bbee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	3314      	adds	r3, #20
 800bbf4:	461a      	mov	r2, r3
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	4413      	add	r3, r2
 800bbfa:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	681b      	ldr	r3, [r3, #0]
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3714      	adds	r7, #20
 800bc04:	46bd      	mov	sp, r7
 800bc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0a:	4770      	bx	lr

0800bc0c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 800bc0c:	b480      	push	{r7}
 800bc0e:	b085      	sub	sp, #20
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
 800bc14:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bc16:	2300      	movs	r3, #0
 800bc18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	681a      	ldr	r2, [r3, #0]
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	685a      	ldr	r2, [r3, #4]
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800bc2e:	683b      	ldr	r3, [r7, #0]
 800bc30:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800bc32:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800bc38:	431a      	orrs	r2, r3
                       Data->DPSM);
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800bc3e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800bc40:	68fa      	ldr	r2, [r7, #12]
 800bc42:	4313      	orrs	r3, r2
 800bc44:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc4a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	431a      	orrs	r2, r3
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800bc56:	2300      	movs	r3, #0

}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3714      	adds	r7, #20
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc62:	4770      	bx	lr

0800bc64 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b088      	sub	sp, #32
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800bc72:	2310      	movs	r3, #16
 800bc74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bc76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bc7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bc80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bc84:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bc86:	f107 0308 	add.w	r3, r7, #8
 800bc8a:	4619      	mov	r1, r3
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f7ff ff73 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800bc92:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bc96:	2110      	movs	r1, #16
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f000 fa5f 	bl	800c15c <SDMMC_GetCmdResp1>
 800bc9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bca0:	69fb      	ldr	r3, [r7, #28]
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3720      	adds	r7, #32
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}

0800bcaa <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800bcaa:	b580      	push	{r7, lr}
 800bcac:	b088      	sub	sp, #32
 800bcae:	af00      	add	r7, sp, #0
 800bcb0:	6078      	str	r0, [r7, #4]
 800bcb2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800bcb8:	2311      	movs	r3, #17
 800bcba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bcbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bcc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bcc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bcca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bccc:	f107 0308 	add.w	r3, r7, #8
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f7ff ff50 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800bcd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bcdc:	2111      	movs	r1, #17
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f000 fa3c 	bl	800c15c <SDMMC_GetCmdResp1>
 800bce4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bce6:	69fb      	ldr	r3, [r7, #28]
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	3720      	adds	r7, #32
 800bcec:	46bd      	mov	sp, r7
 800bcee:	bd80      	pop	{r7, pc}

0800bcf0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b088      	sub	sp, #32
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
 800bcf8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800bcfa:	683b      	ldr	r3, [r7, #0]
 800bcfc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800bcfe:	2312      	movs	r3, #18
 800bd00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bd02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bd06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bd0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bd10:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bd12:	f107 0308 	add.w	r3, r7, #8
 800bd16:	4619      	mov	r1, r3
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f7ff ff2d 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800bd1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd22:	2112      	movs	r1, #18
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f000 fa19 	bl	800c15c <SDMMC_GetCmdResp1>
 800bd2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd2c:	69fb      	ldr	r3, [r7, #28]
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	3720      	adds	r7, #32
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}

0800bd36 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800bd36:	b580      	push	{r7, lr}
 800bd38:	b088      	sub	sp, #32
 800bd3a:	af00      	add	r7, sp, #0
 800bd3c:	6078      	str	r0, [r7, #4]
 800bd3e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800bd44:	2318      	movs	r3, #24
 800bd46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bd48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bd4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bd4e:	2300      	movs	r3, #0
 800bd50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bd52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bd56:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bd58:	f107 0308 	add.w	r3, r7, #8
 800bd5c:	4619      	mov	r1, r3
 800bd5e:	6878      	ldr	r0, [r7, #4]
 800bd60:	f7ff ff0a 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800bd64:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd68:	2118      	movs	r1, #24
 800bd6a:	6878      	ldr	r0, [r7, #4]
 800bd6c:	f000 f9f6 	bl	800c15c <SDMMC_GetCmdResp1>
 800bd70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd72:	69fb      	ldr	r3, [r7, #28]
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	3720      	adds	r7, #32
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}

0800bd7c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b088      	sub	sp, #32
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
 800bd84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800bd8a:	2319      	movs	r3, #25
 800bd8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bd8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bd92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bd94:	2300      	movs	r3, #0
 800bd96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bd98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bd9c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bd9e:	f107 0308 	add.w	r3, r7, #8
 800bda2:	4619      	mov	r1, r3
 800bda4:	6878      	ldr	r0, [r7, #4]
 800bda6:	f7ff fee7 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800bdaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bdae:	2119      	movs	r1, #25
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f000 f9d3 	bl	800c15c <SDMMC_GetCmdResp1>
 800bdb6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bdb8:	69fb      	ldr	r3, [r7, #28]
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3720      	adds	r7, #32
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}
	...

0800bdc4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b088      	sub	sp, #32
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800bdcc:	2300      	movs	r3, #0
 800bdce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800bdd0:	230c      	movs	r3, #12
 800bdd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bdd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bdd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bdda:	2300      	movs	r3, #0
 800bddc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bdde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bde2:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	68db      	ldr	r3, [r3, #12]
 800bde8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	68db      	ldr	r3, [r3, #12]
 800bdf4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bdfc:	f107 0308 	add.w	r3, r7, #8
 800be00:	4619      	mov	r1, r3
 800be02:	6878      	ldr	r0, [r7, #4]
 800be04:	f7ff feb8 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800be08:	4a0b      	ldr	r2, [pc, #44]	@ (800be38 <SDMMC_CmdStopTransfer+0x74>)
 800be0a:	210c      	movs	r1, #12
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f000 f9a5 	bl	800c15c <SDMMC_GetCmdResp1>
 800be12:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	68db      	ldr	r3, [r3, #12]
 800be18:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800be20:	69fb      	ldr	r3, [r7, #28]
 800be22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800be26:	d101      	bne.n	800be2c <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800be28:	2300      	movs	r3, #0
 800be2a:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800be2c:	69fb      	ldr	r3, [r7, #28]
}
 800be2e:	4618      	mov	r0, r3
 800be30:	3720      	adds	r7, #32
 800be32:	46bd      	mov	sp, r7
 800be34:	bd80      	pop	{r7, pc}
 800be36:	bf00      	nop
 800be38:	05f5e100 	.word	0x05f5e100

0800be3c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b088      	sub	sp, #32
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
 800be44:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800be4a:	2307      	movs	r3, #7
 800be4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800be4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800be52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800be54:	2300      	movs	r3, #0
 800be56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800be58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800be5c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800be5e:	f107 0308 	add.w	r3, r7, #8
 800be62:	4619      	mov	r1, r3
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	f7ff fe87 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800be6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800be6e:	2107      	movs	r1, #7
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f000 f973 	bl	800c15c <SDMMC_GetCmdResp1>
 800be76:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be78:	69fb      	ldr	r3, [r7, #28]
}
 800be7a:	4618      	mov	r0, r3
 800be7c:	3720      	adds	r7, #32
 800be7e:	46bd      	mov	sp, r7
 800be80:	bd80      	pop	{r7, pc}

0800be82 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800be82:	b580      	push	{r7, lr}
 800be84:	b088      	sub	sp, #32
 800be86:	af00      	add	r7, sp, #0
 800be88:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800be8a:	2300      	movs	r3, #0
 800be8c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800be8e:	2300      	movs	r3, #0
 800be90:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800be92:	2300      	movs	r3, #0
 800be94:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800be96:	2300      	movs	r3, #0
 800be98:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800be9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800be9e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bea0:	f107 0308 	add.w	r3, r7, #8
 800bea4:	4619      	mov	r1, r3
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	f7ff fe66 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800beac:	6878      	ldr	r0, [r7, #4]
 800beae:	f000 fb97 	bl	800c5e0 <SDMMC_GetCmdError>
 800beb2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800beb4:	69fb      	ldr	r3, [r7, #28]
}
 800beb6:	4618      	mov	r0, r3
 800beb8:	3720      	adds	r7, #32
 800beba:	46bd      	mov	sp, r7
 800bebc:	bd80      	pop	{r7, pc}

0800bebe <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800bebe:	b580      	push	{r7, lr}
 800bec0:	b088      	sub	sp, #32
 800bec2:	af00      	add	r7, sp, #0
 800bec4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800bec6:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800beca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800becc:	2308      	movs	r3, #8
 800bece:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bed0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bed4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bed6:	2300      	movs	r3, #0
 800bed8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800beda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bede:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bee0:	f107 0308 	add.w	r3, r7, #8
 800bee4:	4619      	mov	r1, r3
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f7ff fe46 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800beec:	6878      	ldr	r0, [r7, #4]
 800beee:	f000 fb29 	bl	800c544 <SDMMC_GetCmdResp7>
 800bef2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bef4:	69fb      	ldr	r3, [r7, #28]
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3720      	adds	r7, #32
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}

0800befe <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800befe:	b580      	push	{r7, lr}
 800bf00:	b088      	sub	sp, #32
 800bf02:	af00      	add	r7, sp, #0
 800bf04:	6078      	str	r0, [r7, #4]
 800bf06:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800bf0c:	2337      	movs	r3, #55	@ 0x37
 800bf0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bf10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bf14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bf16:	2300      	movs	r3, #0
 800bf18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bf1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bf1e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bf20:	f107 0308 	add.w	r3, r7, #8
 800bf24:	4619      	mov	r1, r3
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f7ff fe26 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800bf2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf30:	2137      	movs	r1, #55	@ 0x37
 800bf32:	6878      	ldr	r0, [r7, #4]
 800bf34:	f000 f912 	bl	800c15c <SDMMC_GetCmdResp1>
 800bf38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bf3a:	69fb      	ldr	r3, [r7, #28]
}
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	3720      	adds	r7, #32
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bd80      	pop	{r7, pc}

0800bf44 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b088      	sub	sp, #32
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
 800bf4c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800bf52:	2329      	movs	r3, #41	@ 0x29
 800bf54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bf56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bf5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bf60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bf64:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bf66:	f107 0308 	add.w	r3, r7, #8
 800bf6a:	4619      	mov	r1, r3
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f7ff fe03 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800bf72:	6878      	ldr	r0, [r7, #4]
 800bf74:	f000 fa2e 	bl	800c3d4 <SDMMC_GetCmdResp3>
 800bf78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bf7a:	69fb      	ldr	r3, [r7, #28]
}
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	3720      	adds	r7, #32
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bd80      	pop	{r7, pc}

0800bf84 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b088      	sub	sp, #32
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
 800bf8c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800bf8e:	683b      	ldr	r3, [r7, #0]
 800bf90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800bf92:	2306      	movs	r3, #6
 800bf94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bf96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bf9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bfa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bfa4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bfa6:	f107 0308 	add.w	r3, r7, #8
 800bfaa:	4619      	mov	r1, r3
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f7ff fde3 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800bfb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bfb6:	2106      	movs	r1, #6
 800bfb8:	6878      	ldr	r0, [r7, #4]
 800bfba:	f000 f8cf 	bl	800c15c <SDMMC_GetCmdResp1>
 800bfbe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bfc0:	69fb      	ldr	r3, [r7, #28]
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	3720      	adds	r7, #32
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}

0800bfca <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800bfca:	b580      	push	{r7, lr}
 800bfcc:	b088      	sub	sp, #32
 800bfce:	af00      	add	r7, sp, #0
 800bfd0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800bfd6:	2333      	movs	r3, #51	@ 0x33
 800bfd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800bfda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bfde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800bfe4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bfe8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800bfea:	f107 0308 	add.w	r3, r7, #8
 800bfee:	4619      	mov	r1, r3
 800bff0:	6878      	ldr	r0, [r7, #4]
 800bff2:	f7ff fdc1 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800bff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bffa:	2133      	movs	r1, #51	@ 0x33
 800bffc:	6878      	ldr	r0, [r7, #4]
 800bffe:	f000 f8ad 	bl	800c15c <SDMMC_GetCmdResp1>
 800c002:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c004:	69fb      	ldr	r3, [r7, #28]
}
 800c006:	4618      	mov	r0, r3
 800c008:	3720      	adds	r7, #32
 800c00a:	46bd      	mov	sp, r7
 800c00c:	bd80      	pop	{r7, pc}

0800c00e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800c00e:	b580      	push	{r7, lr}
 800c010:	b088      	sub	sp, #32
 800c012:	af00      	add	r7, sp, #0
 800c014:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800c016:	2300      	movs	r3, #0
 800c018:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c01a:	2302      	movs	r3, #2
 800c01c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c01e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800c022:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c024:	2300      	movs	r3, #0
 800c026:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c028:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c02c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c02e:	f107 0308 	add.w	r3, r7, #8
 800c032:	4619      	mov	r1, r3
 800c034:	6878      	ldr	r0, [r7, #4]
 800c036:	f7ff fd9f 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c03a:	6878      	ldr	r0, [r7, #4]
 800c03c:	f000 f980 	bl	800c340 <SDMMC_GetCmdResp2>
 800c040:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c042:	69fb      	ldr	r3, [r7, #28]
}
 800c044:	4618      	mov	r0, r3
 800c046:	3720      	adds	r7, #32
 800c048:	46bd      	mov	sp, r7
 800c04a:	bd80      	pop	{r7, pc}

0800c04c <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b088      	sub	sp, #32
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
 800c054:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800c05a:	2309      	movs	r3, #9
 800c05c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c05e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800c062:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c064:	2300      	movs	r3, #0
 800c066:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c068:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c06c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c06e:	f107 0308 	add.w	r3, r7, #8
 800c072:	4619      	mov	r1, r3
 800c074:	6878      	ldr	r0, [r7, #4]
 800c076:	f7ff fd7f 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c07a:	6878      	ldr	r0, [r7, #4]
 800c07c:	f000 f960 	bl	800c340 <SDMMC_GetCmdResp2>
 800c080:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c082:	69fb      	ldr	r3, [r7, #28]
}
 800c084:	4618      	mov	r0, r3
 800c086:	3720      	adds	r7, #32
 800c088:	46bd      	mov	sp, r7
 800c08a:	bd80      	pop	{r7, pc}

0800c08c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b088      	sub	sp, #32
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800c096:	2300      	movs	r3, #0
 800c098:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800c09a:	2303      	movs	r3, #3
 800c09c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c09e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c0a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c0a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c0ac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c0ae:	f107 0308 	add.w	r3, r7, #8
 800c0b2:	4619      	mov	r1, r3
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f7ff fd5f 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800c0ba:	683a      	ldr	r2, [r7, #0]
 800c0bc:	2103      	movs	r1, #3
 800c0be:	6878      	ldr	r0, [r7, #4]
 800c0c0:	f000 f9c8 	bl	800c454 <SDMMC_GetCmdResp6>
 800c0c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c0c6:	69fb      	ldr	r3, [r7, #28]
}
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	3720      	adds	r7, #32
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	bd80      	pop	{r7, pc}

0800c0d0 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b088      	sub	sp, #32
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	6078      	str	r0, [r7, #4]
 800c0d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800c0de:	230d      	movs	r3, #13
 800c0e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c0e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c0e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c0ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c0f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c0f2:	f107 0308 	add.w	r3, r7, #8
 800c0f6:	4619      	mov	r1, r3
 800c0f8:	6878      	ldr	r0, [r7, #4]
 800c0fa:	f7ff fd3d 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800c0fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c102:	210d      	movs	r1, #13
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f000 f829 	bl	800c15c <SDMMC_GetCmdResp1>
 800c10a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c10c:	69fb      	ldr	r3, [r7, #28]
}
 800c10e:	4618      	mov	r0, r3
 800c110:	3720      	adds	r7, #32
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}

0800c116 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800c116:	b580      	push	{r7, lr}
 800c118:	b088      	sub	sp, #32
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800c11e:	2300      	movs	r3, #0
 800c120:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800c122:	230d      	movs	r3, #13
 800c124:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c126:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c12a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c12c:	2300      	movs	r3, #0
 800c12e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c130:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c134:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c136:	f107 0308 	add.w	r3, r7, #8
 800c13a:	4619      	mov	r1, r3
 800c13c:	6878      	ldr	r0, [r7, #4]
 800c13e:	f7ff fd1b 	bl	800bb78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800c142:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c146:	210d      	movs	r1, #13
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f000 f807 	bl	800c15c <SDMMC_GetCmdResp1>
 800c14e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c150:	69fb      	ldr	r3, [r7, #28]
}
 800c152:	4618      	mov	r0, r3
 800c154:	3720      	adds	r7, #32
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}
	...

0800c15c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b088      	sub	sp, #32
 800c160:	af00      	add	r7, sp, #0
 800c162:	60f8      	str	r0, [r7, #12]
 800c164:	460b      	mov	r3, r1
 800c166:	607a      	str	r2, [r7, #4]
 800c168:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c16a:	4b70      	ldr	r3, [pc, #448]	@ (800c32c <SDMMC_GetCmdResp1+0x1d0>)
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	4a70      	ldr	r2, [pc, #448]	@ (800c330 <SDMMC_GetCmdResp1+0x1d4>)
 800c170:	fba2 2303 	umull	r2, r3, r2, r3
 800c174:	0a5a      	lsrs	r2, r3, #9
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	fb02 f303 	mul.w	r3, r2, r3
 800c17c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800c17e:	69fb      	ldr	r3, [r7, #28]
 800c180:	1e5a      	subs	r2, r3, #1
 800c182:	61fa      	str	r2, [r7, #28]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d102      	bne.n	800c18e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c188:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c18c:	e0c9      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c192:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c194:	69ba      	ldr	r2, [r7, #24]
 800c196:	4b67      	ldr	r3, [pc, #412]	@ (800c334 <SDMMC_GetCmdResp1+0x1d8>)
 800c198:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d0ef      	beq.n	800c17e <SDMMC_GetCmdResp1+0x22>
 800c19e:	69bb      	ldr	r3, [r7, #24]
 800c1a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d1ea      	bne.n	800c17e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1ac:	f003 0304 	and.w	r3, r3, #4
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d004      	beq.n	800c1be <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	2204      	movs	r2, #4
 800c1b8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c1ba:	2304      	movs	r3, #4
 800c1bc:	e0b1      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1c2:	f003 0301 	and.w	r3, r3, #1
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d004      	beq.n	800c1d4 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	2201      	movs	r2, #1
 800c1ce:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	e0a6      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	4a58      	ldr	r2, [pc, #352]	@ (800c338 <SDMMC_GetCmdResp1+0x1dc>)
 800c1d8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c1da:	68f8      	ldr	r0, [r7, #12]
 800c1dc:	f7ff fcf6 	bl	800bbcc <SDMMC_GetCommandResponse>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	461a      	mov	r2, r3
 800c1e4:	7afb      	ldrb	r3, [r7, #11]
 800c1e6:	4293      	cmp	r3, r2
 800c1e8:	d001      	beq.n	800c1ee <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	e099      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800c1ee:	2100      	movs	r1, #0
 800c1f0:	68f8      	ldr	r0, [r7, #12]
 800c1f2:	f7ff fcf8 	bl	800bbe6 <SDMMC_GetResponse>
 800c1f6:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c1f8:	697a      	ldr	r2, [r7, #20]
 800c1fa:	4b50      	ldr	r3, [pc, #320]	@ (800c33c <SDMMC_GetCmdResp1+0x1e0>)
 800c1fc:	4013      	ands	r3, r2
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d101      	bne.n	800c206 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800c202:	2300      	movs	r3, #0
 800c204:	e08d      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	da02      	bge.n	800c212 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c20c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c210:	e087      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c212:	697b      	ldr	r3, [r7, #20]
 800c214:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d001      	beq.n	800c220 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c21c:	2340      	movs	r3, #64	@ 0x40
 800c21e:	e080      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c226:	2b00      	cmp	r3, #0
 800c228:	d001      	beq.n	800c22e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c22a:	2380      	movs	r3, #128	@ 0x80
 800c22c:	e079      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c234:	2b00      	cmp	r3, #0
 800c236:	d002      	beq.n	800c23e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c238:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c23c:	e071      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c23e:	697b      	ldr	r3, [r7, #20]
 800c240:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c244:	2b00      	cmp	r3, #0
 800c246:	d002      	beq.n	800c24e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c248:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c24c:	e069      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c24e:	697b      	ldr	r3, [r7, #20]
 800c250:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c254:	2b00      	cmp	r3, #0
 800c256:	d002      	beq.n	800c25e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c258:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c25c:	e061      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c264:	2b00      	cmp	r3, #0
 800c266:	d002      	beq.n	800c26e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c268:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c26c:	e059      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c26e:	697b      	ldr	r3, [r7, #20]
 800c270:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c274:	2b00      	cmp	r3, #0
 800c276:	d002      	beq.n	800c27e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c278:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c27c:	e051      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c27e:	697b      	ldr	r3, [r7, #20]
 800c280:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c284:	2b00      	cmp	r3, #0
 800c286:	d002      	beq.n	800c28e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c288:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c28c:	e049      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c294:	2b00      	cmp	r3, #0
 800c296:	d002      	beq.n	800c29e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c298:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c29c:	e041      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c29e:	697b      	ldr	r3, [r7, #20]
 800c2a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d002      	beq.n	800c2ae <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800c2a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c2ac:	e039      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c2ae:	697b      	ldr	r3, [r7, #20]
 800c2b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d002      	beq.n	800c2be <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c2b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800c2bc:	e031      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c2be:	697b      	ldr	r3, [r7, #20]
 800c2c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d002      	beq.n	800c2ce <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c2c8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800c2cc:	e029      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c2ce:	697b      	ldr	r3, [r7, #20]
 800c2d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d002      	beq.n	800c2de <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c2d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c2dc:	e021      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c2de:	697b      	ldr	r3, [r7, #20]
 800c2e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d002      	beq.n	800c2ee <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c2e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c2ec:	e019      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c2ee:	697b      	ldr	r3, [r7, #20]
 800c2f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d002      	beq.n	800c2fe <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c2f8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800c2fc:	e011      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c2fe:	697b      	ldr	r3, [r7, #20]
 800c300:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c304:	2b00      	cmp	r3, #0
 800c306:	d002      	beq.n	800c30e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800c308:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800c30c:	e009      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800c30e:	697b      	ldr	r3, [r7, #20]
 800c310:	f003 0308 	and.w	r3, r3, #8
 800c314:	2b00      	cmp	r3, #0
 800c316:	d002      	beq.n	800c31e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c318:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800c31c:	e001      	b.n	800c322 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c31e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c322:	4618      	mov	r0, r3
 800c324:	3720      	adds	r7, #32
 800c326:	46bd      	mov	sp, r7
 800c328:	bd80      	pop	{r7, pc}
 800c32a:	bf00      	nop
 800c32c:	24000010 	.word	0x24000010
 800c330:	10624dd3 	.word	0x10624dd3
 800c334:	00200045 	.word	0x00200045
 800c338:	002000c5 	.word	0x002000c5
 800c33c:	fdffe008 	.word	0xfdffe008

0800c340 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800c340:	b480      	push	{r7}
 800c342:	b085      	sub	sp, #20
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c348:	4b1f      	ldr	r3, [pc, #124]	@ (800c3c8 <SDMMC_GetCmdResp2+0x88>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	4a1f      	ldr	r2, [pc, #124]	@ (800c3cc <SDMMC_GetCmdResp2+0x8c>)
 800c34e:	fba2 2303 	umull	r2, r3, r2, r3
 800c352:	0a5b      	lsrs	r3, r3, #9
 800c354:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c358:	fb02 f303 	mul.w	r3, r2, r3
 800c35c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	1e5a      	subs	r2, r3, #1
 800c362:	60fa      	str	r2, [r7, #12]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d102      	bne.n	800c36e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c368:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c36c:	e026      	b.n	800c3bc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c372:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d0ef      	beq.n	800c35e <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c384:	2b00      	cmp	r3, #0
 800c386:	d1ea      	bne.n	800c35e <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c38c:	f003 0304 	and.w	r3, r3, #4
 800c390:	2b00      	cmp	r3, #0
 800c392:	d004      	beq.n	800c39e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	2204      	movs	r2, #4
 800c398:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c39a:	2304      	movs	r3, #4
 800c39c:	e00e      	b.n	800c3bc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3a2:	f003 0301 	and.w	r3, r3, #1
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d004      	beq.n	800c3b4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2201      	movs	r2, #1
 800c3ae:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c3b0:	2301      	movs	r3, #1
 800c3b2:	e003      	b.n	800c3bc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	4a06      	ldr	r2, [pc, #24]	@ (800c3d0 <SDMMC_GetCmdResp2+0x90>)
 800c3b8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c3ba:	2300      	movs	r3, #0
}
 800c3bc:	4618      	mov	r0, r3
 800c3be:	3714      	adds	r7, #20
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c6:	4770      	bx	lr
 800c3c8:	24000010 	.word	0x24000010
 800c3cc:	10624dd3 	.word	0x10624dd3
 800c3d0:	002000c5 	.word	0x002000c5

0800c3d4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800c3d4:	b480      	push	{r7}
 800c3d6:	b085      	sub	sp, #20
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c3dc:	4b1a      	ldr	r3, [pc, #104]	@ (800c448 <SDMMC_GetCmdResp3+0x74>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4a1a      	ldr	r2, [pc, #104]	@ (800c44c <SDMMC_GetCmdResp3+0x78>)
 800c3e2:	fba2 2303 	umull	r2, r3, r2, r3
 800c3e6:	0a5b      	lsrs	r3, r3, #9
 800c3e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c3ec:	fb02 f303 	mul.w	r3, r2, r3
 800c3f0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	1e5a      	subs	r2, r3, #1
 800c3f6:	60fa      	str	r2, [r7, #12]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d102      	bne.n	800c402 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c3fc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c400:	e01b      	b.n	800c43a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c406:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c408:	68bb      	ldr	r3, [r7, #8]
 800c40a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d0ef      	beq.n	800c3f2 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c412:	68bb      	ldr	r3, [r7, #8]
 800c414:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d1ea      	bne.n	800c3f2 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c420:	f003 0304 	and.w	r3, r3, #4
 800c424:	2b00      	cmp	r3, #0
 800c426:	d004      	beq.n	800c432 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2204      	movs	r2, #4
 800c42c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c42e:	2304      	movs	r3, #4
 800c430:	e003      	b.n	800c43a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	4a06      	ldr	r2, [pc, #24]	@ (800c450 <SDMMC_GetCmdResp3+0x7c>)
 800c436:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c438:	2300      	movs	r3, #0
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	3714      	adds	r7, #20
 800c43e:	46bd      	mov	sp, r7
 800c440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c444:	4770      	bx	lr
 800c446:	bf00      	nop
 800c448:	24000010 	.word	0x24000010
 800c44c:	10624dd3 	.word	0x10624dd3
 800c450:	002000c5 	.word	0x002000c5

0800c454 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b088      	sub	sp, #32
 800c458:	af00      	add	r7, sp, #0
 800c45a:	60f8      	str	r0, [r7, #12]
 800c45c:	460b      	mov	r3, r1
 800c45e:	607a      	str	r2, [r7, #4]
 800c460:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c462:	4b35      	ldr	r3, [pc, #212]	@ (800c538 <SDMMC_GetCmdResp6+0xe4>)
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	4a35      	ldr	r2, [pc, #212]	@ (800c53c <SDMMC_GetCmdResp6+0xe8>)
 800c468:	fba2 2303 	umull	r2, r3, r2, r3
 800c46c:	0a5b      	lsrs	r3, r3, #9
 800c46e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c472:	fb02 f303 	mul.w	r3, r2, r3
 800c476:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800c478:	69fb      	ldr	r3, [r7, #28]
 800c47a:	1e5a      	subs	r2, r3, #1
 800c47c:	61fa      	str	r2, [r7, #28]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d102      	bne.n	800c488 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c482:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c486:	e052      	b.n	800c52e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c48c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c48e:	69bb      	ldr	r3, [r7, #24]
 800c490:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c494:	2b00      	cmp	r3, #0
 800c496:	d0ef      	beq.n	800c478 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c498:	69bb      	ldr	r3, [r7, #24]
 800c49a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d1ea      	bne.n	800c478 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4a6:	f003 0304 	and.w	r3, r3, #4
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d004      	beq.n	800c4b8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	2204      	movs	r2, #4
 800c4b2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c4b4:	2304      	movs	r3, #4
 800c4b6:	e03a      	b.n	800c52e <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4bc:	f003 0301 	and.w	r3, r3, #1
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d004      	beq.n	800c4ce <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2201      	movs	r2, #1
 800c4c8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c4ca:	2301      	movs	r3, #1
 800c4cc:	e02f      	b.n	800c52e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c4ce:	68f8      	ldr	r0, [r7, #12]
 800c4d0:	f7ff fb7c 	bl	800bbcc <SDMMC_GetCommandResponse>
 800c4d4:	4603      	mov	r3, r0
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	7afb      	ldrb	r3, [r7, #11]
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	d001      	beq.n	800c4e2 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	e025      	b.n	800c52e <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	4a16      	ldr	r2, [pc, #88]	@ (800c540 <SDMMC_GetCmdResp6+0xec>)
 800c4e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800c4e8:	2100      	movs	r1, #0
 800c4ea:	68f8      	ldr	r0, [r7, #12]
 800c4ec:	f7ff fb7b 	bl	800bbe6 <SDMMC_GetResponse>
 800c4f0:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d106      	bne.n	800c50a <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800c4fc:	697b      	ldr	r3, [r7, #20]
 800c4fe:	0c1b      	lsrs	r3, r3, #16
 800c500:	b29a      	uxth	r2, r3
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800c506:	2300      	movs	r3, #0
 800c508:	e011      	b.n	800c52e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800c50a:	697b      	ldr	r3, [r7, #20]
 800c50c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c510:	2b00      	cmp	r3, #0
 800c512:	d002      	beq.n	800c51a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c514:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c518:	e009      	b.n	800c52e <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c51a:	697b      	ldr	r3, [r7, #20]
 800c51c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c520:	2b00      	cmp	r3, #0
 800c522:	d002      	beq.n	800c52a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c524:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c528:	e001      	b.n	800c52e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c52a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c52e:	4618      	mov	r0, r3
 800c530:	3720      	adds	r7, #32
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}
 800c536:	bf00      	nop
 800c538:	24000010 	.word	0x24000010
 800c53c:	10624dd3 	.word	0x10624dd3
 800c540:	002000c5 	.word	0x002000c5

0800c544 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800c544:	b480      	push	{r7}
 800c546:	b085      	sub	sp, #20
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c54c:	4b22      	ldr	r3, [pc, #136]	@ (800c5d8 <SDMMC_GetCmdResp7+0x94>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	4a22      	ldr	r2, [pc, #136]	@ (800c5dc <SDMMC_GetCmdResp7+0x98>)
 800c552:	fba2 2303 	umull	r2, r3, r2, r3
 800c556:	0a5b      	lsrs	r3, r3, #9
 800c558:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c55c:	fb02 f303 	mul.w	r3, r2, r3
 800c560:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	1e5a      	subs	r2, r3, #1
 800c566:	60fa      	str	r2, [r7, #12]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d102      	bne.n	800c572 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c56c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c570:	e02c      	b.n	800c5cc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c576:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d0ef      	beq.n	800c562 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d1ea      	bne.n	800c562 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c590:	f003 0304 	and.w	r3, r3, #4
 800c594:	2b00      	cmp	r3, #0
 800c596:	d004      	beq.n	800c5a2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2204      	movs	r2, #4
 800c59c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c59e:	2304      	movs	r3, #4
 800c5a0:	e014      	b.n	800c5cc <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5a6:	f003 0301 	and.w	r3, r3, #1
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d004      	beq.n	800c5b8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c5b4:	2301      	movs	r3, #1
 800c5b6:	e009      	b.n	800c5cc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d002      	beq.n	800c5ca <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2240      	movs	r2, #64	@ 0x40
 800c5c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c5ca:	2300      	movs	r3, #0

}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	3714      	adds	r7, #20
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d6:	4770      	bx	lr
 800c5d8:	24000010 	.word	0x24000010
 800c5dc:	10624dd3 	.word	0x10624dd3

0800c5e0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800c5e0:	b480      	push	{r7}
 800c5e2:	b085      	sub	sp, #20
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800c5e8:	4b11      	ldr	r3, [pc, #68]	@ (800c630 <SDMMC_GetCmdError+0x50>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	4a11      	ldr	r2, [pc, #68]	@ (800c634 <SDMMC_GetCmdError+0x54>)
 800c5ee:	fba2 2303 	umull	r2, r3, r2, r3
 800c5f2:	0a5b      	lsrs	r3, r3, #9
 800c5f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c5f8:	fb02 f303 	mul.w	r3, r2, r3
 800c5fc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	1e5a      	subs	r2, r3, #1
 800c602:	60fa      	str	r2, [r7, #12]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d102      	bne.n	800c60e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c608:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c60c:	e009      	b.n	800c622 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c616:	2b00      	cmp	r3, #0
 800c618:	d0f1      	beq.n	800c5fe <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	4a06      	ldr	r2, [pc, #24]	@ (800c638 <SDMMC_GetCmdError+0x58>)
 800c61e:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800c620:	2300      	movs	r3, #0
}
 800c622:	4618      	mov	r0, r3
 800c624:	3714      	adds	r7, #20
 800c626:	46bd      	mov	sp, r7
 800c628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62c:	4770      	bx	lr
 800c62e:	bf00      	nop
 800c630:	24000010 	.word	0x24000010
 800c634:	10624dd3 	.word	0x10624dd3
 800c638:	002000c5 	.word	0x002000c5

0800c63c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c63c:	b084      	sub	sp, #16
 800c63e:	b580      	push	{r7, lr}
 800c640:	b084      	sub	sp, #16
 800c642:	af00      	add	r7, sp, #0
 800c644:	6078      	str	r0, [r7, #4]
 800c646:	f107 001c 	add.w	r0, r7, #28
 800c64a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c64e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800c652:	2b01      	cmp	r3, #1
 800c654:	d121      	bne.n	800c69a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c65a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	68da      	ldr	r2, [r3, #12]
 800c666:	4b2c      	ldr	r3, [pc, #176]	@ (800c718 <USB_CoreInit+0xdc>)
 800c668:	4013      	ands	r3, r2
 800c66a:	687a      	ldr	r2, [r7, #4]
 800c66c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	68db      	ldr	r3, [r3, #12]
 800c672:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c67a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c67e:	2b01      	cmp	r3, #1
 800c680:	d105      	bne.n	800c68e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	68db      	ldr	r3, [r3, #12]
 800c686:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c68e:	6878      	ldr	r0, [r7, #4]
 800c690:	f000 faaa 	bl	800cbe8 <USB_CoreReset>
 800c694:	4603      	mov	r3, r0
 800c696:	73fb      	strb	r3, [r7, #15]
 800c698:	e01b      	b.n	800c6d2 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	68db      	ldr	r3, [r3, #12]
 800c69e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c6a6:	6878      	ldr	r0, [r7, #4]
 800c6a8:	f000 fa9e 	bl	800cbe8 <USB_CoreReset>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c6b0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d106      	bne.n	800c6c6 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6bc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	639a      	str	r2, [r3, #56]	@ 0x38
 800c6c4:	e005      	b.n	800c6d2 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6ca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c6d2:	7fbb      	ldrb	r3, [r7, #30]
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	d116      	bne.n	800c706 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c6dc:	b29a      	uxth	r2, r3
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c6e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c71c <USB_CoreInit+0xe0>)
 800c6e8:	4313      	orrs	r3, r2
 800c6ea:	687a      	ldr	r2, [r7, #4]
 800c6ec:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	689b      	ldr	r3, [r3, #8]
 800c6f2:	f043 0206 	orr.w	r2, r3, #6
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	689b      	ldr	r3, [r3, #8]
 800c6fe:	f043 0220 	orr.w	r2, r3, #32
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c706:	7bfb      	ldrb	r3, [r7, #15]
}
 800c708:	4618      	mov	r0, r3
 800c70a:	3710      	adds	r7, #16
 800c70c:	46bd      	mov	sp, r7
 800c70e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c712:	b004      	add	sp, #16
 800c714:	4770      	bx	lr
 800c716:	bf00      	nop
 800c718:	ffbdffbf 	.word	0xffbdffbf
 800c71c:	03ee0000 	.word	0x03ee0000

0800c720 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c720:	b480      	push	{r7}
 800c722:	b083      	sub	sp, #12
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	689b      	ldr	r3, [r3, #8]
 800c72c:	f023 0201 	bic.w	r2, r3, #1
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c734:	2300      	movs	r3, #0
}
 800c736:	4618      	mov	r0, r3
 800c738:	370c      	adds	r7, #12
 800c73a:	46bd      	mov	sp, r7
 800c73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c740:	4770      	bx	lr

0800c742 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c742:	b580      	push	{r7, lr}
 800c744:	b084      	sub	sp, #16
 800c746:	af00      	add	r7, sp, #0
 800c748:	6078      	str	r0, [r7, #4]
 800c74a:	460b      	mov	r3, r1
 800c74c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c74e:	2300      	movs	r3, #0
 800c750:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	68db      	ldr	r3, [r3, #12]
 800c756:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c75e:	78fb      	ldrb	r3, [r7, #3]
 800c760:	2b01      	cmp	r3, #1
 800c762:	d115      	bne.n	800c790 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	68db      	ldr	r3, [r3, #12]
 800c768:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c770:	200a      	movs	r0, #10
 800c772:	f7f5 fa85 	bl	8001c80 <HAL_Delay>
      ms += 10U;
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	330a      	adds	r3, #10
 800c77a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f000 fa25 	bl	800cbcc <USB_GetMode>
 800c782:	4603      	mov	r3, r0
 800c784:	2b01      	cmp	r3, #1
 800c786:	d01e      	beq.n	800c7c6 <USB_SetCurrentMode+0x84>
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	2bc7      	cmp	r3, #199	@ 0xc7
 800c78c:	d9f0      	bls.n	800c770 <USB_SetCurrentMode+0x2e>
 800c78e:	e01a      	b.n	800c7c6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c790:	78fb      	ldrb	r3, [r7, #3]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d115      	bne.n	800c7c2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	68db      	ldr	r3, [r3, #12]
 800c79a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c7a2:	200a      	movs	r0, #10
 800c7a4:	f7f5 fa6c 	bl	8001c80 <HAL_Delay>
      ms += 10U;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	330a      	adds	r3, #10
 800c7ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c7ae:	6878      	ldr	r0, [r7, #4]
 800c7b0:	f000 fa0c 	bl	800cbcc <USB_GetMode>
 800c7b4:	4603      	mov	r3, r0
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d005      	beq.n	800c7c6 <USB_SetCurrentMode+0x84>
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2bc7      	cmp	r3, #199	@ 0xc7
 800c7be:	d9f0      	bls.n	800c7a2 <USB_SetCurrentMode+0x60>
 800c7c0:	e001      	b.n	800c7c6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c7c2:	2301      	movs	r3, #1
 800c7c4:	e005      	b.n	800c7d2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	2bc8      	cmp	r3, #200	@ 0xc8
 800c7ca:	d101      	bne.n	800c7d0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	e000      	b.n	800c7d2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c7d0:	2300      	movs	r3, #0
}
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	3710      	adds	r7, #16
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	bd80      	pop	{r7, pc}
	...

0800c7dc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c7dc:	b084      	sub	sp, #16
 800c7de:	b580      	push	{r7, lr}
 800c7e0:	b086      	sub	sp, #24
 800c7e2:	af00      	add	r7, sp, #0
 800c7e4:	6078      	str	r0, [r7, #4]
 800c7e6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800c7ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	613b      	str	r3, [r7, #16]
 800c7fa:	e009      	b.n	800c810 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c7fc:	687a      	ldr	r2, [r7, #4]
 800c7fe:	693b      	ldr	r3, [r7, #16]
 800c800:	3340      	adds	r3, #64	@ 0x40
 800c802:	009b      	lsls	r3, r3, #2
 800c804:	4413      	add	r3, r2
 800c806:	2200      	movs	r2, #0
 800c808:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c80a:	693b      	ldr	r3, [r7, #16]
 800c80c:	3301      	adds	r3, #1
 800c80e:	613b      	str	r3, [r7, #16]
 800c810:	693b      	ldr	r3, [r7, #16]
 800c812:	2b0e      	cmp	r3, #14
 800c814:	d9f2      	bls.n	800c7fc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c816:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d11c      	bne.n	800c858 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c824:	685b      	ldr	r3, [r3, #4]
 800c826:	68fa      	ldr	r2, [r7, #12]
 800c828:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c82c:	f043 0302 	orr.w	r3, r3, #2
 800c830:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c836:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	601a      	str	r2, [r3, #0]
 800c856:	e005      	b.n	800c864 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c85c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c86a:	461a      	mov	r2, r3
 800c86c:	2300      	movs	r3, #0
 800c86e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c870:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c874:	2b01      	cmp	r3, #1
 800c876:	d10d      	bne.n	800c894 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c878:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d104      	bne.n	800c88a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c880:	2100      	movs	r1, #0
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f000 f968 	bl	800cb58 <USB_SetDevSpeed>
 800c888:	e008      	b.n	800c89c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c88a:	2101      	movs	r1, #1
 800c88c:	6878      	ldr	r0, [r7, #4]
 800c88e:	f000 f963 	bl	800cb58 <USB_SetDevSpeed>
 800c892:	e003      	b.n	800c89c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c894:	2103      	movs	r1, #3
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	f000 f95e 	bl	800cb58 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c89c:	2110      	movs	r1, #16
 800c89e:	6878      	ldr	r0, [r7, #4]
 800c8a0:	f000 f8fa 	bl	800ca98 <USB_FlushTxFifo>
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d001      	beq.n	800c8ae <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800c8aa:	2301      	movs	r3, #1
 800c8ac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f000 f924 	bl	800cafc <USB_FlushRxFifo>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d001      	beq.n	800c8be <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c8c4:	461a      	mov	r2, r3
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c8d0:	461a      	mov	r2, r3
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c8dc:	461a      	mov	r2, r3
 800c8de:	2300      	movs	r3, #0
 800c8e0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	613b      	str	r3, [r7, #16]
 800c8e6:	e043      	b.n	800c970 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c8e8:	693b      	ldr	r3, [r7, #16]
 800c8ea:	015a      	lsls	r2, r3, #5
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	4413      	add	r3, r2
 800c8f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c8fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c8fe:	d118      	bne.n	800c932 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800c900:	693b      	ldr	r3, [r7, #16]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d10a      	bne.n	800c91c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c906:	693b      	ldr	r3, [r7, #16]
 800c908:	015a      	lsls	r2, r3, #5
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	4413      	add	r3, r2
 800c90e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c912:	461a      	mov	r2, r3
 800c914:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c918:	6013      	str	r3, [r2, #0]
 800c91a:	e013      	b.n	800c944 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c91c:	693b      	ldr	r3, [r7, #16]
 800c91e:	015a      	lsls	r2, r3, #5
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	4413      	add	r3, r2
 800c924:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c928:	461a      	mov	r2, r3
 800c92a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c92e:	6013      	str	r3, [r2, #0]
 800c930:	e008      	b.n	800c944 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c932:	693b      	ldr	r3, [r7, #16]
 800c934:	015a      	lsls	r2, r3, #5
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	4413      	add	r3, r2
 800c93a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c93e:	461a      	mov	r2, r3
 800c940:	2300      	movs	r3, #0
 800c942:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c944:	693b      	ldr	r3, [r7, #16]
 800c946:	015a      	lsls	r2, r3, #5
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	4413      	add	r3, r2
 800c94c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c950:	461a      	mov	r2, r3
 800c952:	2300      	movs	r3, #0
 800c954:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c956:	693b      	ldr	r3, [r7, #16]
 800c958:	015a      	lsls	r2, r3, #5
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	4413      	add	r3, r2
 800c95e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c962:	461a      	mov	r2, r3
 800c964:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c968:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c96a:	693b      	ldr	r3, [r7, #16]
 800c96c:	3301      	adds	r3, #1
 800c96e:	613b      	str	r3, [r7, #16]
 800c970:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c974:	461a      	mov	r2, r3
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	4293      	cmp	r3, r2
 800c97a:	d3b5      	bcc.n	800c8e8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c97c:	2300      	movs	r3, #0
 800c97e:	613b      	str	r3, [r7, #16]
 800c980:	e043      	b.n	800ca0a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c982:	693b      	ldr	r3, [r7, #16]
 800c984:	015a      	lsls	r2, r3, #5
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	4413      	add	r3, r2
 800c98a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c994:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c998:	d118      	bne.n	800c9cc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800c99a:	693b      	ldr	r3, [r7, #16]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d10a      	bne.n	800c9b6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c9a0:	693b      	ldr	r3, [r7, #16]
 800c9a2:	015a      	lsls	r2, r3, #5
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	4413      	add	r3, r2
 800c9a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9ac:	461a      	mov	r2, r3
 800c9ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c9b2:	6013      	str	r3, [r2, #0]
 800c9b4:	e013      	b.n	800c9de <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c9b6:	693b      	ldr	r3, [r7, #16]
 800c9b8:	015a      	lsls	r2, r3, #5
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	4413      	add	r3, r2
 800c9be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9c2:	461a      	mov	r2, r3
 800c9c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c9c8:	6013      	str	r3, [r2, #0]
 800c9ca:	e008      	b.n	800c9de <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	015a      	lsls	r2, r3, #5
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	4413      	add	r3, r2
 800c9d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9d8:	461a      	mov	r2, r3
 800c9da:	2300      	movs	r3, #0
 800c9dc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c9de:	693b      	ldr	r3, [r7, #16]
 800c9e0:	015a      	lsls	r2, r3, #5
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	4413      	add	r3, r2
 800c9e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9ea:	461a      	mov	r2, r3
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c9f0:	693b      	ldr	r3, [r7, #16]
 800c9f2:	015a      	lsls	r2, r3, #5
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	4413      	add	r3, r2
 800c9f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9fc:	461a      	mov	r2, r3
 800c9fe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ca02:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ca04:	693b      	ldr	r3, [r7, #16]
 800ca06:	3301      	adds	r3, #1
 800ca08:	613b      	str	r3, [r7, #16]
 800ca0a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ca0e:	461a      	mov	r2, r3
 800ca10:	693b      	ldr	r3, [r7, #16]
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d3b5      	bcc.n	800c982 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca1c:	691b      	ldr	r3, [r3, #16]
 800ca1e:	68fa      	ldr	r2, [r7, #12]
 800ca20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ca24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca28:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800ca36:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ca38:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d105      	bne.n	800ca4c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	699b      	ldr	r3, [r3, #24]
 800ca44:	f043 0210 	orr.w	r2, r3, #16
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	699a      	ldr	r2, [r3, #24]
 800ca50:	4b0f      	ldr	r3, [pc, #60]	@ (800ca90 <USB_DevInit+0x2b4>)
 800ca52:	4313      	orrs	r3, r2
 800ca54:	687a      	ldr	r2, [r7, #4]
 800ca56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ca58:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d005      	beq.n	800ca6c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	699b      	ldr	r3, [r3, #24]
 800ca64:	f043 0208 	orr.w	r2, r3, #8
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ca6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ca70:	2b01      	cmp	r3, #1
 800ca72:	d105      	bne.n	800ca80 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	699a      	ldr	r2, [r3, #24]
 800ca78:	4b06      	ldr	r3, [pc, #24]	@ (800ca94 <USB_DevInit+0x2b8>)
 800ca7a:	4313      	orrs	r3, r2
 800ca7c:	687a      	ldr	r2, [r7, #4]
 800ca7e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ca80:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca82:	4618      	mov	r0, r3
 800ca84:	3718      	adds	r7, #24
 800ca86:	46bd      	mov	sp, r7
 800ca88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ca8c:	b004      	add	sp, #16
 800ca8e:	4770      	bx	lr
 800ca90:	803c3800 	.word	0x803c3800
 800ca94:	40000004 	.word	0x40000004

0800ca98 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ca98:	b480      	push	{r7}
 800ca9a:	b085      	sub	sp, #20
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
 800caa0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800caa2:	2300      	movs	r3, #0
 800caa4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	3301      	adds	r3, #1
 800caaa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cab2:	d901      	bls.n	800cab8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800cab4:	2303      	movs	r3, #3
 800cab6:	e01b      	b.n	800caf0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	691b      	ldr	r3, [r3, #16]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	daf2      	bge.n	800caa6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800cac0:	2300      	movs	r3, #0
 800cac2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cac4:	683b      	ldr	r3, [r7, #0]
 800cac6:	019b      	lsls	r3, r3, #6
 800cac8:	f043 0220 	orr.w	r2, r3, #32
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	3301      	adds	r3, #1
 800cad4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cadc:	d901      	bls.n	800cae2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800cade:	2303      	movs	r3, #3
 800cae0:	e006      	b.n	800caf0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	691b      	ldr	r3, [r3, #16]
 800cae6:	f003 0320 	and.w	r3, r3, #32
 800caea:	2b20      	cmp	r3, #32
 800caec:	d0f0      	beq.n	800cad0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800caee:	2300      	movs	r3, #0
}
 800caf0:	4618      	mov	r0, r3
 800caf2:	3714      	adds	r7, #20
 800caf4:	46bd      	mov	sp, r7
 800caf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafa:	4770      	bx	lr

0800cafc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800cafc:	b480      	push	{r7}
 800cafe:	b085      	sub	sp, #20
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cb04:	2300      	movs	r3, #0
 800cb06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cb14:	d901      	bls.n	800cb1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800cb16:	2303      	movs	r3, #3
 800cb18:	e018      	b.n	800cb4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	691b      	ldr	r3, [r3, #16]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	daf2      	bge.n	800cb08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800cb22:	2300      	movs	r3, #0
 800cb24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2210      	movs	r2, #16
 800cb2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	3301      	adds	r3, #1
 800cb30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cb38:	d901      	bls.n	800cb3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800cb3a:	2303      	movs	r3, #3
 800cb3c:	e006      	b.n	800cb4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	691b      	ldr	r3, [r3, #16]
 800cb42:	f003 0310 	and.w	r3, r3, #16
 800cb46:	2b10      	cmp	r3, #16
 800cb48:	d0f0      	beq.n	800cb2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800cb4a:	2300      	movs	r3, #0
}
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	3714      	adds	r7, #20
 800cb50:	46bd      	mov	sp, r7
 800cb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb56:	4770      	bx	lr

0800cb58 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800cb58:	b480      	push	{r7}
 800cb5a:	b085      	sub	sp, #20
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
 800cb60:	460b      	mov	r3, r1
 800cb62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb6e:	681a      	ldr	r2, [r3, #0]
 800cb70:	78fb      	ldrb	r3, [r7, #3]
 800cb72:	68f9      	ldr	r1, [r7, #12]
 800cb74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cb78:	4313      	orrs	r3, r2
 800cb7a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800cb7c:	2300      	movs	r3, #0
}
 800cb7e:	4618      	mov	r0, r3
 800cb80:	3714      	adds	r7, #20
 800cb82:	46bd      	mov	sp, r7
 800cb84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb88:	4770      	bx	lr

0800cb8a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800cb8a:	b480      	push	{r7}
 800cb8c:	b085      	sub	sp, #20
 800cb8e:	af00      	add	r7, sp, #0
 800cb90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	68fa      	ldr	r2, [r7, #12]
 800cba0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cba4:	f023 0303 	bic.w	r3, r3, #3
 800cba8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbb0:	685b      	ldr	r3, [r3, #4]
 800cbb2:	68fa      	ldr	r2, [r7, #12]
 800cbb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cbb8:	f043 0302 	orr.w	r3, r3, #2
 800cbbc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cbbe:	2300      	movs	r3, #0
}
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	3714      	adds	r7, #20
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbca:	4770      	bx	lr

0800cbcc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b083      	sub	sp, #12
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	695b      	ldr	r3, [r3, #20]
 800cbd8:	f003 0301 	and.w	r3, r3, #1
}
 800cbdc:	4618      	mov	r0, r3
 800cbde:	370c      	adds	r7, #12
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe6:	4770      	bx	lr

0800cbe8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800cbe8:	b480      	push	{r7}
 800cbea:	b085      	sub	sp, #20
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	3301      	adds	r3, #1
 800cbf8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cc00:	d901      	bls.n	800cc06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800cc02:	2303      	movs	r3, #3
 800cc04:	e01b      	b.n	800cc3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	691b      	ldr	r3, [r3, #16]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	daf2      	bge.n	800cbf4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800cc0e:	2300      	movs	r3, #0
 800cc10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	691b      	ldr	r3, [r3, #16]
 800cc16:	f043 0201 	orr.w	r2, r3, #1
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	3301      	adds	r3, #1
 800cc22:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cc2a:	d901      	bls.n	800cc30 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800cc2c:	2303      	movs	r3, #3
 800cc2e:	e006      	b.n	800cc3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	691b      	ldr	r3, [r3, #16]
 800cc34:	f003 0301 	and.w	r3, r3, #1
 800cc38:	2b01      	cmp	r3, #1
 800cc3a:	d0f0      	beq.n	800cc1e <USB_CoreReset+0x36>

  return HAL_OK;
 800cc3c:	2300      	movs	r3, #0
}
 800cc3e:	4618      	mov	r0, r3
 800cc40:	3714      	adds	r7, #20
 800cc42:	46bd      	mov	sp, r7
 800cc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc48:	4770      	bx	lr
	...

0800cc4c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800cc50:	4904      	ldr	r1, [pc, #16]	@ (800cc64 <MX_FATFS_Init+0x18>)
 800cc52:	4805      	ldr	r0, [pc, #20]	@ (800cc68 <MX_FATFS_Init+0x1c>)
 800cc54:	f002 fed0 	bl	800f9f8 <FATFS_LinkDriver>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	461a      	mov	r2, r3
 800cc5c:	4b03      	ldr	r3, [pc, #12]	@ (800cc6c <MX_FATFS_Init+0x20>)
 800cc5e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800cc60:	bf00      	nop
 800cc62:	bd80      	pop	{r7, pc}
 800cc64:	24002dbc 	.word	0x24002dbc
 800cc68:	08013ab0 	.word	0x08013ab0
 800cc6c:	24002db8 	.word	0x24002db8

0800cc70 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800cc70:	b480      	push	{r7}
 800cc72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800cc74:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	46bd      	mov	sp, r7
 800cc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7e:	4770      	bx	lr

0800cc80 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b082      	sub	sp, #8
 800cc84:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800cc86:	2300      	movs	r3, #0
 800cc88:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800cc8a:	f000 f885 	bl	800cd98 <BSP_SD_IsDetected>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	2b01      	cmp	r3, #1
 800cc92:	d001      	beq.n	800cc98 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800cc94:	2302      	movs	r3, #2
 800cc96:	e012      	b.n	800ccbe <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800cc98:	480b      	ldr	r0, [pc, #44]	@ (800ccc8 <BSP_SD_Init+0x48>)
 800cc9a:	f7fb fae9 	bl	8008270 <HAL_SD_Init>
 800cc9e:	4603      	mov	r3, r0
 800cca0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800cca2:	79fb      	ldrb	r3, [r7, #7]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d109      	bne.n	800ccbc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800cca8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800ccac:	4806      	ldr	r0, [pc, #24]	@ (800ccc8 <BSP_SD_Init+0x48>)
 800ccae:	f7fc f99f 	bl	8008ff0 <HAL_SD_ConfigWideBusOperation>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d001      	beq.n	800ccbc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800ccb8:	2301      	movs	r3, #1
 800ccba:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800ccbc:	79fb      	ldrb	r3, [r7, #7]
}
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	3708      	adds	r7, #8
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bd80      	pop	{r7, pc}
 800ccc6:	bf00      	nop
 800ccc8:	240026a4 	.word	0x240026a4

0800cccc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b086      	sub	sp, #24
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	60f8      	str	r0, [r7, #12]
 800ccd4:	60b9      	str	r1, [r7, #8]
 800ccd6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ccd8:	2300      	movs	r3, #0
 800ccda:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	68ba      	ldr	r2, [r7, #8]
 800cce0:	68f9      	ldr	r1, [r7, #12]
 800cce2:	4806      	ldr	r0, [pc, #24]	@ (800ccfc <BSP_SD_ReadBlocks_DMA+0x30>)
 800cce4:	f7fb fbe4 	bl	80084b0 <HAL_SD_ReadBlocks_DMA>
 800cce8:	4603      	mov	r3, r0
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d001      	beq.n	800ccf2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ccee:	2301      	movs	r3, #1
 800ccf0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ccf2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	3718      	adds	r7, #24
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	bd80      	pop	{r7, pc}
 800ccfc:	240026a4 	.word	0x240026a4

0800cd00 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b086      	sub	sp, #24
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	60f8      	str	r0, [r7, #12]
 800cd08:	60b9      	str	r1, [r7, #8]
 800cd0a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	68ba      	ldr	r2, [r7, #8]
 800cd14:	68f9      	ldr	r1, [r7, #12]
 800cd16:	4806      	ldr	r0, [pc, #24]	@ (800cd30 <BSP_SD_WriteBlocks_DMA+0x30>)
 800cd18:	f7fb fc72 	bl	8008600 <HAL_SD_WriteBlocks_DMA>
 800cd1c:	4603      	mov	r3, r0
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d001      	beq.n	800cd26 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800cd22:	2301      	movs	r3, #1
 800cd24:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cd26:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd28:	4618      	mov	r0, r3
 800cd2a:	3718      	adds	r7, #24
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	bd80      	pop	{r7, pc}
 800cd30:	240026a4 	.word	0x240026a4

0800cd34 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800cd38:	4805      	ldr	r0, [pc, #20]	@ (800cd50 <BSP_SD_GetCardState+0x1c>)
 800cd3a:	f7fc fa81 	bl	8009240 <HAL_SD_GetCardState>
 800cd3e:	4603      	mov	r3, r0
 800cd40:	2b04      	cmp	r3, #4
 800cd42:	bf14      	ite	ne
 800cd44:	2301      	movne	r3, #1
 800cd46:	2300      	moveq	r3, #0
 800cd48:	b2db      	uxtb	r3, r3
}
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	bd80      	pop	{r7, pc}
 800cd4e:	bf00      	nop
 800cd50:	240026a4 	.word	0x240026a4

0800cd54 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b082      	sub	sp, #8
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800cd5c:	6879      	ldr	r1, [r7, #4]
 800cd5e:	4803      	ldr	r0, [pc, #12]	@ (800cd6c <BSP_SD_GetCardInfo+0x18>)
 800cd60:	f7fc f91a 	bl	8008f98 <HAL_SD_GetCardInfo>
}
 800cd64:	bf00      	nop
 800cd66:	3708      	adds	r7, #8
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	bd80      	pop	{r7, pc}
 800cd6c:	240026a4 	.word	0x240026a4

0800cd70 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800cd70:	b580      	push	{r7, lr}
 800cd72:	b082      	sub	sp, #8
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800cd78:	f000 f9ac 	bl	800d0d4 <BSP_SD_WriteCpltCallback>
}
 800cd7c:	bf00      	nop
 800cd7e:	3708      	adds	r7, #8
 800cd80:	46bd      	mov	sp, r7
 800cd82:	bd80      	pop	{r7, pc}

0800cd84 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b082      	sub	sp, #8
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800cd8c:	f000 f9b4 	bl	800d0f8 <BSP_SD_ReadCpltCallback>
}
 800cd90:	bf00      	nop
 800cd92:	3708      	adds	r7, #8
 800cd94:	46bd      	mov	sp, r7
 800cd96:	bd80      	pop	{r7, pc}

0800cd98 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b082      	sub	sp, #8
 800cd9c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800cd9e:	2301      	movs	r3, #1
 800cda0:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800cda2:	f000 f80b 	bl	800cdbc <BSP_PlatformIsDetected>
 800cda6:	4603      	mov	r3, r0
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d101      	bne.n	800cdb0 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800cdac:	2300      	movs	r3, #0
 800cdae:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800cdb0:	79fb      	ldrb	r3, [r7, #7]
 800cdb2:	b2db      	uxtb	r3, r3
}
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	3708      	adds	r7, #8
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	bd80      	pop	{r7, pc}

0800cdbc <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b082      	sub	sp, #8
 800cdc0:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800cdc6:	2104      	movs	r1, #4
 800cdc8:	4806      	ldr	r0, [pc, #24]	@ (800cde4 <BSP_PlatformIsDetected+0x28>)
 800cdca:	f7f7 f8f5 	bl	8003fb8 <HAL_GPIO_ReadPin>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d001      	beq.n	800cdd8 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800cdd8:	79fb      	ldrb	r3, [r7, #7]
}
 800cdda:	4618      	mov	r0, r3
 800cddc:	3708      	adds	r7, #8
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bd80      	pop	{r7, pc}
 800cde2:	bf00      	nop
 800cde4:	58021800 	.word	0x58021800

0800cde8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b084      	sub	sp, #16
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800cdf0:	f002 ffd0 	bl	800fd94 <osKernelGetTickCount>
 800cdf4:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800cdf6:	e006      	b.n	800ce06 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cdf8:	f7ff ff9c 	bl	800cd34 <BSP_SD_GetCardState>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d101      	bne.n	800ce06 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ce02:	2300      	movs	r3, #0
 800ce04:	e009      	b.n	800ce1a <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800ce06:	f002 ffc5 	bl	800fd94 <osKernelGetTickCount>
 800ce0a:	4602      	mov	r2, r0
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	1ad3      	subs	r3, r2, r3
 800ce10:	687a      	ldr	r2, [r7, #4]
 800ce12:	429a      	cmp	r2, r3
 800ce14:	d8f0      	bhi.n	800cdf8 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ce16:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	3710      	adds	r7, #16
 800ce1e:	46bd      	mov	sp, r7
 800ce20:	bd80      	pop	{r7, pc}
	...

0800ce24 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ce24:	b580      	push	{r7, lr}
 800ce26:	b082      	sub	sp, #8
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ce2e:	4b0b      	ldr	r3, [pc, #44]	@ (800ce5c <SD_CheckStatus+0x38>)
 800ce30:	2201      	movs	r2, #1
 800ce32:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ce34:	f7ff ff7e 	bl	800cd34 <BSP_SD_GetCardState>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d107      	bne.n	800ce4e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ce3e:	4b07      	ldr	r3, [pc, #28]	@ (800ce5c <SD_CheckStatus+0x38>)
 800ce40:	781b      	ldrb	r3, [r3, #0]
 800ce42:	b2db      	uxtb	r3, r3
 800ce44:	f023 0301 	bic.w	r3, r3, #1
 800ce48:	b2da      	uxtb	r2, r3
 800ce4a:	4b04      	ldr	r3, [pc, #16]	@ (800ce5c <SD_CheckStatus+0x38>)
 800ce4c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ce4e:	4b03      	ldr	r3, [pc, #12]	@ (800ce5c <SD_CheckStatus+0x38>)
 800ce50:	781b      	ldrb	r3, [r3, #0]
 800ce52:	b2db      	uxtb	r3, r3
}
 800ce54:	4618      	mov	r0, r3
 800ce56:	3708      	adds	r7, #8
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	bd80      	pop	{r7, pc}
 800ce5c:	2400001d 	.word	0x2400001d

0800ce60 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b082      	sub	sp, #8
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	4603      	mov	r3, r0
 800ce68:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800ce6a:	4b1c      	ldr	r3, [pc, #112]	@ (800cedc <SD_initialize+0x7c>)
 800ce6c:	2201      	movs	r2, #1
 800ce6e:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800ce70:	f002 ff48 	bl	800fd04 <osKernelGetState>
 800ce74:	4603      	mov	r3, r0
 800ce76:	2b02      	cmp	r3, #2
 800ce78:	d129      	bne.n	800cece <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800ce7a:	f7ff ff01 	bl	800cc80 <BSP_SD_Init>
 800ce7e:	4603      	mov	r3, r0
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d107      	bne.n	800ce94 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800ce84:	79fb      	ldrb	r3, [r7, #7]
 800ce86:	4618      	mov	r0, r3
 800ce88:	f7ff ffcc 	bl	800ce24 <SD_CheckStatus>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	461a      	mov	r2, r3
 800ce90:	4b12      	ldr	r3, [pc, #72]	@ (800cedc <SD_initialize+0x7c>)
 800ce92:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800ce94:	4b11      	ldr	r3, [pc, #68]	@ (800cedc <SD_initialize+0x7c>)
 800ce96:	781b      	ldrb	r3, [r3, #0]
 800ce98:	b2db      	uxtb	r3, r3
 800ce9a:	2b01      	cmp	r3, #1
 800ce9c:	d017      	beq.n	800cece <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800ce9e:	4b10      	ldr	r3, [pc, #64]	@ (800cee0 <SD_initialize+0x80>)
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d107      	bne.n	800ceb6 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800cea6:	2200      	movs	r2, #0
 800cea8:	2102      	movs	r1, #2
 800ceaa:	200a      	movs	r0, #10
 800ceac:	f003 f9a4 	bl	80101f8 <osMessageQueueNew>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	4a0b      	ldr	r2, [pc, #44]	@ (800cee0 <SD_initialize+0x80>)
 800ceb4:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800ceb6:	4b0a      	ldr	r3, [pc, #40]	@ (800cee0 <SD_initialize+0x80>)
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d107      	bne.n	800cece <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800cebe:	4b07      	ldr	r3, [pc, #28]	@ (800cedc <SD_initialize+0x7c>)
 800cec0:	781b      	ldrb	r3, [r3, #0]
 800cec2:	b2db      	uxtb	r3, r3
 800cec4:	f043 0301 	orr.w	r3, r3, #1
 800cec8:	b2da      	uxtb	r2, r3
 800ceca:	4b04      	ldr	r3, [pc, #16]	@ (800cedc <SD_initialize+0x7c>)
 800cecc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800cece:	4b03      	ldr	r3, [pc, #12]	@ (800cedc <SD_initialize+0x7c>)
 800ced0:	781b      	ldrb	r3, [r3, #0]
 800ced2:	b2db      	uxtb	r3, r3
}
 800ced4:	4618      	mov	r0, r3
 800ced6:	3708      	adds	r7, #8
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bd80      	pop	{r7, pc}
 800cedc:	2400001d 	.word	0x2400001d
 800cee0:	24002dc0 	.word	0x24002dc0

0800cee4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b082      	sub	sp, #8
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	4603      	mov	r3, r0
 800ceec:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ceee:	79fb      	ldrb	r3, [r7, #7]
 800cef0:	4618      	mov	r0, r3
 800cef2:	f7ff ff97 	bl	800ce24 <SD_CheckStatus>
 800cef6:	4603      	mov	r3, r0
}
 800cef8:	4618      	mov	r0, r3
 800cefa:	3708      	adds	r7, #8
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bd80      	pop	{r7, pc}

0800cf00 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b088      	sub	sp, #32
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	60b9      	str	r1, [r7, #8]
 800cf08:	607a      	str	r2, [r7, #4]
 800cf0a:	603b      	str	r3, [r7, #0]
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800cf10:	2301      	movs	r3, #1
 800cf12:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800cf14:	f247 5030 	movw	r0, #30000	@ 0x7530
 800cf18:	f7ff ff66 	bl	800cde8 <SD_CheckStatusWithTimeout>
 800cf1c:	4603      	mov	r3, r0
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	da01      	bge.n	800cf26 <SD_read+0x26>
  {
    return res;
 800cf22:	7ffb      	ldrb	r3, [r7, #31]
 800cf24:	e02f      	b.n	800cf86 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800cf26:	683a      	ldr	r2, [r7, #0]
 800cf28:	6879      	ldr	r1, [r7, #4]
 800cf2a:	68b8      	ldr	r0, [r7, #8]
 800cf2c:	f7ff fece 	bl	800cccc <BSP_SD_ReadBlocks_DMA>
 800cf30:	4603      	mov	r3, r0
 800cf32:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800cf34:	7fbb      	ldrb	r3, [r7, #30]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d124      	bne.n	800cf84 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800cf3a:	4b15      	ldr	r3, [pc, #84]	@ (800cf90 <SD_read+0x90>)
 800cf3c:	6818      	ldr	r0, [r3, #0]
 800cf3e:	f107 0112 	add.w	r1, r7, #18
 800cf42:	f247 5330 	movw	r3, #30000	@ 0x7530
 800cf46:	2200      	movs	r2, #0
 800cf48:	f003 fa2a 	bl	80103a0 <osMessageQueueGet>
 800cf4c:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800cf4e:	69bb      	ldr	r3, [r7, #24]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d117      	bne.n	800cf84 <SD_read+0x84>
 800cf54:	8a7b      	ldrh	r3, [r7, #18]
 800cf56:	2b01      	cmp	r3, #1
 800cf58:	d114      	bne.n	800cf84 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800cf5a:	f002 ff1b 	bl	800fd94 <osKernelGetTickCount>
 800cf5e:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800cf60:	e007      	b.n	800cf72 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cf62:	f7ff fee7 	bl	800cd34 <BSP_SD_GetCardState>
 800cf66:	4603      	mov	r3, r0
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d102      	bne.n	800cf72 <SD_read+0x72>
              {
                res = RES_OK;
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800cf70:	e008      	b.n	800cf84 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800cf72:	f002 ff0f 	bl	800fd94 <osKernelGetTickCount>
 800cf76:	4602      	mov	r2, r0
 800cf78:	697b      	ldr	r3, [r7, #20]
 800cf7a:	1ad3      	subs	r3, r2, r3
 800cf7c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800cf80:	4293      	cmp	r3, r2
 800cf82:	d9ee      	bls.n	800cf62 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800cf84:	7ffb      	ldrb	r3, [r7, #31]
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3720      	adds	r7, #32
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	24002dc0 	.word	0x24002dc0

0800cf94 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b088      	sub	sp, #32
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	60b9      	str	r1, [r7, #8]
 800cf9c:	607a      	str	r2, [r7, #4]
 800cf9e:	603b      	str	r3, [r7, #0]
 800cfa0:	4603      	mov	r3, r0
 800cfa2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800cfa8:	f247 5030 	movw	r0, #30000	@ 0x7530
 800cfac:	f7ff ff1c 	bl	800cde8 <SD_CheckStatusWithTimeout>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	da01      	bge.n	800cfba <SD_write+0x26>
  {
    return res;
 800cfb6:	7ffb      	ldrb	r3, [r7, #31]
 800cfb8:	e02d      	b.n	800d016 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800cfba:	683a      	ldr	r2, [r7, #0]
 800cfbc:	6879      	ldr	r1, [r7, #4]
 800cfbe:	68b8      	ldr	r0, [r7, #8]
 800cfc0:	f7ff fe9e 	bl	800cd00 <BSP_SD_WriteBlocks_DMA>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d124      	bne.n	800d014 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800cfca:	4b15      	ldr	r3, [pc, #84]	@ (800d020 <SD_write+0x8c>)
 800cfcc:	6818      	ldr	r0, [r3, #0]
 800cfce:	f107 0112 	add.w	r1, r7, #18
 800cfd2:	f247 5330 	movw	r3, #30000	@ 0x7530
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	f003 f9e2 	bl	80103a0 <osMessageQueueGet>
 800cfdc:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800cfde:	69bb      	ldr	r3, [r7, #24]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d117      	bne.n	800d014 <SD_write+0x80>
 800cfe4:	8a7b      	ldrh	r3, [r7, #18]
 800cfe6:	2b02      	cmp	r3, #2
 800cfe8:	d114      	bne.n	800d014 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800cfea:	f002 fed3 	bl	800fd94 <osKernelGetTickCount>
 800cfee:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800cff0:	e007      	b.n	800d002 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cff2:	f7ff fe9f 	bl	800cd34 <BSP_SD_GetCardState>
 800cff6:	4603      	mov	r3, r0
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d102      	bne.n	800d002 <SD_write+0x6e>
          {
            res = RES_OK;
 800cffc:	2300      	movs	r3, #0
 800cffe:	77fb      	strb	r3, [r7, #31]
            break;
 800d000:	e008      	b.n	800d014 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800d002:	f002 fec7 	bl	800fd94 <osKernelGetTickCount>
 800d006:	4602      	mov	r2, r0
 800d008:	697b      	ldr	r3, [r7, #20]
 800d00a:	1ad3      	subs	r3, r2, r3
 800d00c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800d010:	4293      	cmp	r3, r2
 800d012:	d9ee      	bls.n	800cff2 <SD_write+0x5e>
    }

  }
#endif

  return res;
 800d014:	7ffb      	ldrb	r3, [r7, #31]
}
 800d016:	4618      	mov	r0, r3
 800d018:	3720      	adds	r7, #32
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}
 800d01e:	bf00      	nop
 800d020:	24002dc0 	.word	0x24002dc0

0800d024 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b08c      	sub	sp, #48	@ 0x30
 800d028:	af00      	add	r7, sp, #0
 800d02a:	4603      	mov	r3, r0
 800d02c:	603a      	str	r2, [r7, #0]
 800d02e:	71fb      	strb	r3, [r7, #7]
 800d030:	460b      	mov	r3, r1
 800d032:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d034:	2301      	movs	r3, #1
 800d036:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d03a:	4b25      	ldr	r3, [pc, #148]	@ (800d0d0 <SD_ioctl+0xac>)
 800d03c:	781b      	ldrb	r3, [r3, #0]
 800d03e:	b2db      	uxtb	r3, r3
 800d040:	f003 0301 	and.w	r3, r3, #1
 800d044:	2b00      	cmp	r3, #0
 800d046:	d001      	beq.n	800d04c <SD_ioctl+0x28>
 800d048:	2303      	movs	r3, #3
 800d04a:	e03c      	b.n	800d0c6 <SD_ioctl+0xa2>

  switch (cmd)
 800d04c:	79bb      	ldrb	r3, [r7, #6]
 800d04e:	2b03      	cmp	r3, #3
 800d050:	d834      	bhi.n	800d0bc <SD_ioctl+0x98>
 800d052:	a201      	add	r2, pc, #4	@ (adr r2, 800d058 <SD_ioctl+0x34>)
 800d054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d058:	0800d069 	.word	0x0800d069
 800d05c:	0800d071 	.word	0x0800d071
 800d060:	0800d089 	.word	0x0800d089
 800d064:	0800d0a3 	.word	0x0800d0a3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d068:	2300      	movs	r3, #0
 800d06a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d06e:	e028      	b.n	800d0c2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d070:	f107 0308 	add.w	r3, r7, #8
 800d074:	4618      	mov	r0, r3
 800d076:	f7ff fe6d 	bl	800cd54 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d07a:	6a3a      	ldr	r2, [r7, #32]
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d080:	2300      	movs	r3, #0
 800d082:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d086:	e01c      	b.n	800d0c2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d088:	f107 0308 	add.w	r3, r7, #8
 800d08c:	4618      	mov	r0, r3
 800d08e:	f7ff fe61 	bl	800cd54 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d094:	b29a      	uxth	r2, r3
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d09a:	2300      	movs	r3, #0
 800d09c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d0a0:	e00f      	b.n	800d0c2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d0a2:	f107 0308 	add.w	r3, r7, #8
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	f7ff fe54 	bl	800cd54 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ae:	0a5a      	lsrs	r2, r3, #9
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800d0ba:	e002      	b.n	800d0c2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800d0bc:	2304      	movs	r3, #4
 800d0be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800d0c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	3730      	adds	r7, #48	@ 0x30
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}
 800d0ce:	bf00      	nop
 800d0d0:	2400001d 	.word	0x2400001d

0800d0d4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b082      	sub	sp, #8
 800d0d8:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800d0da:	2302      	movs	r3, #2
 800d0dc:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800d0de:	4b05      	ldr	r3, [pc, #20]	@ (800d0f4 <BSP_SD_WriteCpltCallback+0x20>)
 800d0e0:	6818      	ldr	r0, [r3, #0]
 800d0e2:	1db9      	adds	r1, r7, #6
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	f003 f8fa 	bl	80102e0 <osMessageQueuePut>
#endif
}
 800d0ec:	bf00      	nop
 800d0ee:	3708      	adds	r7, #8
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}
 800d0f4:	24002dc0 	.word	0x24002dc0

0800d0f8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b082      	sub	sp, #8
 800d0fc:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800d0fe:	2301      	movs	r3, #1
 800d100:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800d102:	4b05      	ldr	r3, [pc, #20]	@ (800d118 <BSP_SD_ReadCpltCallback+0x20>)
 800d104:	6818      	ldr	r0, [r3, #0]
 800d106:	1db9      	adds	r1, r7, #6
 800d108:	2300      	movs	r3, #0
 800d10a:	2200      	movs	r2, #0
 800d10c:	f003 f8e8 	bl	80102e0 <osMessageQueuePut>
#endif
}
 800d110:	bf00      	nop
 800d112:	3708      	adds	r7, #8
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}
 800d118:	24002dc0 	.word	0x24002dc0

0800d11c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b084      	sub	sp, #16
 800d120:	af00      	add	r7, sp, #0
 800d122:	4603      	mov	r3, r0
 800d124:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d126:	79fb      	ldrb	r3, [r7, #7]
 800d128:	4a08      	ldr	r2, [pc, #32]	@ (800d14c <disk_status+0x30>)
 800d12a:	009b      	lsls	r3, r3, #2
 800d12c:	4413      	add	r3, r2
 800d12e:	685b      	ldr	r3, [r3, #4]
 800d130:	685b      	ldr	r3, [r3, #4]
 800d132:	79fa      	ldrb	r2, [r7, #7]
 800d134:	4905      	ldr	r1, [pc, #20]	@ (800d14c <disk_status+0x30>)
 800d136:	440a      	add	r2, r1
 800d138:	7a12      	ldrb	r2, [r2, #8]
 800d13a:	4610      	mov	r0, r2
 800d13c:	4798      	blx	r3
 800d13e:	4603      	mov	r3, r0
 800d140:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d142:	7bfb      	ldrb	r3, [r7, #15]
}
 800d144:	4618      	mov	r0, r3
 800d146:	3710      	adds	r7, #16
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}
 800d14c:	24002dec 	.word	0x24002dec

0800d150 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b084      	sub	sp, #16
 800d154:	af00      	add	r7, sp, #0
 800d156:	4603      	mov	r3, r0
 800d158:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d15a:	2300      	movs	r3, #0
 800d15c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d15e:	79fb      	ldrb	r3, [r7, #7]
 800d160:	4a0e      	ldr	r2, [pc, #56]	@ (800d19c <disk_initialize+0x4c>)
 800d162:	5cd3      	ldrb	r3, [r2, r3]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d114      	bne.n	800d192 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d168:	79fb      	ldrb	r3, [r7, #7]
 800d16a:	4a0c      	ldr	r2, [pc, #48]	@ (800d19c <disk_initialize+0x4c>)
 800d16c:	009b      	lsls	r3, r3, #2
 800d16e:	4413      	add	r3, r2
 800d170:	685b      	ldr	r3, [r3, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	79fa      	ldrb	r2, [r7, #7]
 800d176:	4909      	ldr	r1, [pc, #36]	@ (800d19c <disk_initialize+0x4c>)
 800d178:	440a      	add	r2, r1
 800d17a:	7a12      	ldrb	r2, [r2, #8]
 800d17c:	4610      	mov	r0, r2
 800d17e:	4798      	blx	r3
 800d180:	4603      	mov	r3, r0
 800d182:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800d184:	7bfb      	ldrb	r3, [r7, #15]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d103      	bne.n	800d192 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800d18a:	79fb      	ldrb	r3, [r7, #7]
 800d18c:	4a03      	ldr	r2, [pc, #12]	@ (800d19c <disk_initialize+0x4c>)
 800d18e:	2101      	movs	r1, #1
 800d190:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800d192:	7bfb      	ldrb	r3, [r7, #15]
}
 800d194:	4618      	mov	r0, r3
 800d196:	3710      	adds	r7, #16
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}
 800d19c:	24002dec 	.word	0x24002dec

0800d1a0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d1a0:	b590      	push	{r4, r7, lr}
 800d1a2:	b087      	sub	sp, #28
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	60b9      	str	r1, [r7, #8]
 800d1a8:	607a      	str	r2, [r7, #4]
 800d1aa:	603b      	str	r3, [r7, #0]
 800d1ac:	4603      	mov	r3, r0
 800d1ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d1b0:	7bfb      	ldrb	r3, [r7, #15]
 800d1b2:	4a0a      	ldr	r2, [pc, #40]	@ (800d1dc <disk_read+0x3c>)
 800d1b4:	009b      	lsls	r3, r3, #2
 800d1b6:	4413      	add	r3, r2
 800d1b8:	685b      	ldr	r3, [r3, #4]
 800d1ba:	689c      	ldr	r4, [r3, #8]
 800d1bc:	7bfb      	ldrb	r3, [r7, #15]
 800d1be:	4a07      	ldr	r2, [pc, #28]	@ (800d1dc <disk_read+0x3c>)
 800d1c0:	4413      	add	r3, r2
 800d1c2:	7a18      	ldrb	r0, [r3, #8]
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	687a      	ldr	r2, [r7, #4]
 800d1c8:	68b9      	ldr	r1, [r7, #8]
 800d1ca:	47a0      	blx	r4
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	75fb      	strb	r3, [r7, #23]
  return res;
 800d1d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	371c      	adds	r7, #28
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd90      	pop	{r4, r7, pc}
 800d1da:	bf00      	nop
 800d1dc:	24002dec 	.word	0x24002dec

0800d1e0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d1e0:	b590      	push	{r4, r7, lr}
 800d1e2:	b087      	sub	sp, #28
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	60b9      	str	r1, [r7, #8]
 800d1e8:	607a      	str	r2, [r7, #4]
 800d1ea:	603b      	str	r3, [r7, #0]
 800d1ec:	4603      	mov	r3, r0
 800d1ee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d1f0:	7bfb      	ldrb	r3, [r7, #15]
 800d1f2:	4a0a      	ldr	r2, [pc, #40]	@ (800d21c <disk_write+0x3c>)
 800d1f4:	009b      	lsls	r3, r3, #2
 800d1f6:	4413      	add	r3, r2
 800d1f8:	685b      	ldr	r3, [r3, #4]
 800d1fa:	68dc      	ldr	r4, [r3, #12]
 800d1fc:	7bfb      	ldrb	r3, [r7, #15]
 800d1fe:	4a07      	ldr	r2, [pc, #28]	@ (800d21c <disk_write+0x3c>)
 800d200:	4413      	add	r3, r2
 800d202:	7a18      	ldrb	r0, [r3, #8]
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	687a      	ldr	r2, [r7, #4]
 800d208:	68b9      	ldr	r1, [r7, #8]
 800d20a:	47a0      	blx	r4
 800d20c:	4603      	mov	r3, r0
 800d20e:	75fb      	strb	r3, [r7, #23]
  return res;
 800d210:	7dfb      	ldrb	r3, [r7, #23]
}
 800d212:	4618      	mov	r0, r3
 800d214:	371c      	adds	r7, #28
 800d216:	46bd      	mov	sp, r7
 800d218:	bd90      	pop	{r4, r7, pc}
 800d21a:	bf00      	nop
 800d21c:	24002dec 	.word	0x24002dec

0800d220 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b084      	sub	sp, #16
 800d224:	af00      	add	r7, sp, #0
 800d226:	4603      	mov	r3, r0
 800d228:	603a      	str	r2, [r7, #0]
 800d22a:	71fb      	strb	r3, [r7, #7]
 800d22c:	460b      	mov	r3, r1
 800d22e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800d230:	79fb      	ldrb	r3, [r7, #7]
 800d232:	4a09      	ldr	r2, [pc, #36]	@ (800d258 <disk_ioctl+0x38>)
 800d234:	009b      	lsls	r3, r3, #2
 800d236:	4413      	add	r3, r2
 800d238:	685b      	ldr	r3, [r3, #4]
 800d23a:	691b      	ldr	r3, [r3, #16]
 800d23c:	79fa      	ldrb	r2, [r7, #7]
 800d23e:	4906      	ldr	r1, [pc, #24]	@ (800d258 <disk_ioctl+0x38>)
 800d240:	440a      	add	r2, r1
 800d242:	7a10      	ldrb	r0, [r2, #8]
 800d244:	79b9      	ldrb	r1, [r7, #6]
 800d246:	683a      	ldr	r2, [r7, #0]
 800d248:	4798      	blx	r3
 800d24a:	4603      	mov	r3, r0
 800d24c:	73fb      	strb	r3, [r7, #15]
  return res;
 800d24e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d250:	4618      	mov	r0, r3
 800d252:	3710      	adds	r7, #16
 800d254:	46bd      	mov	sp, r7
 800d256:	bd80      	pop	{r7, pc}
 800d258:	24002dec 	.word	0x24002dec

0800d25c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800d25c:	b480      	push	{r7}
 800d25e:	b085      	sub	sp, #20
 800d260:	af00      	add	r7, sp, #0
 800d262:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	3301      	adds	r3, #1
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800d26c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d270:	021b      	lsls	r3, r3, #8
 800d272:	b21a      	sxth	r2, r3
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	781b      	ldrb	r3, [r3, #0]
 800d278:	b21b      	sxth	r3, r3
 800d27a:	4313      	orrs	r3, r2
 800d27c:	b21b      	sxth	r3, r3
 800d27e:	81fb      	strh	r3, [r7, #14]
	return rv;
 800d280:	89fb      	ldrh	r3, [r7, #14]
}
 800d282:	4618      	mov	r0, r3
 800d284:	3714      	adds	r7, #20
 800d286:	46bd      	mov	sp, r7
 800d288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28c:	4770      	bx	lr

0800d28e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d28e:	b480      	push	{r7}
 800d290:	b085      	sub	sp, #20
 800d292:	af00      	add	r7, sp, #0
 800d294:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	3303      	adds	r3, #3
 800d29a:	781b      	ldrb	r3, [r3, #0]
 800d29c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	021b      	lsls	r3, r3, #8
 800d2a2:	687a      	ldr	r2, [r7, #4]
 800d2a4:	3202      	adds	r2, #2
 800d2a6:	7812      	ldrb	r2, [r2, #0]
 800d2a8:	4313      	orrs	r3, r2
 800d2aa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	021b      	lsls	r3, r3, #8
 800d2b0:	687a      	ldr	r2, [r7, #4]
 800d2b2:	3201      	adds	r2, #1
 800d2b4:	7812      	ldrb	r2, [r2, #0]
 800d2b6:	4313      	orrs	r3, r2
 800d2b8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	021b      	lsls	r3, r3, #8
 800d2be:	687a      	ldr	r2, [r7, #4]
 800d2c0:	7812      	ldrb	r2, [r2, #0]
 800d2c2:	4313      	orrs	r3, r2
 800d2c4:	60fb      	str	r3, [r7, #12]
	return rv;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
}
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	3714      	adds	r7, #20
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d2:	4770      	bx	lr

0800d2d4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800d2d4:	b480      	push	{r7}
 800d2d6:	b083      	sub	sp, #12
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
 800d2dc:	460b      	mov	r3, r1
 800d2de:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	1c5a      	adds	r2, r3, #1
 800d2e4:	607a      	str	r2, [r7, #4]
 800d2e6:	887a      	ldrh	r2, [r7, #2]
 800d2e8:	b2d2      	uxtb	r2, r2
 800d2ea:	701a      	strb	r2, [r3, #0]
 800d2ec:	887b      	ldrh	r3, [r7, #2]
 800d2ee:	0a1b      	lsrs	r3, r3, #8
 800d2f0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	1c5a      	adds	r2, r3, #1
 800d2f6:	607a      	str	r2, [r7, #4]
 800d2f8:	887a      	ldrh	r2, [r7, #2]
 800d2fa:	b2d2      	uxtb	r2, r2
 800d2fc:	701a      	strb	r2, [r3, #0]
}
 800d2fe:	bf00      	nop
 800d300:	370c      	adds	r7, #12
 800d302:	46bd      	mov	sp, r7
 800d304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d308:	4770      	bx	lr

0800d30a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800d30a:	b480      	push	{r7}
 800d30c:	b083      	sub	sp, #12
 800d30e:	af00      	add	r7, sp, #0
 800d310:	6078      	str	r0, [r7, #4]
 800d312:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	1c5a      	adds	r2, r3, #1
 800d318:	607a      	str	r2, [r7, #4]
 800d31a:	683a      	ldr	r2, [r7, #0]
 800d31c:	b2d2      	uxtb	r2, r2
 800d31e:	701a      	strb	r2, [r3, #0]
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	0a1b      	lsrs	r3, r3, #8
 800d324:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	1c5a      	adds	r2, r3, #1
 800d32a:	607a      	str	r2, [r7, #4]
 800d32c:	683a      	ldr	r2, [r7, #0]
 800d32e:	b2d2      	uxtb	r2, r2
 800d330:	701a      	strb	r2, [r3, #0]
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	0a1b      	lsrs	r3, r3, #8
 800d336:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	1c5a      	adds	r2, r3, #1
 800d33c:	607a      	str	r2, [r7, #4]
 800d33e:	683a      	ldr	r2, [r7, #0]
 800d340:	b2d2      	uxtb	r2, r2
 800d342:	701a      	strb	r2, [r3, #0]
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	0a1b      	lsrs	r3, r3, #8
 800d348:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	1c5a      	adds	r2, r3, #1
 800d34e:	607a      	str	r2, [r7, #4]
 800d350:	683a      	ldr	r2, [r7, #0]
 800d352:	b2d2      	uxtb	r2, r2
 800d354:	701a      	strb	r2, [r3, #0]
}
 800d356:	bf00      	nop
 800d358:	370c      	adds	r7, #12
 800d35a:	46bd      	mov	sp, r7
 800d35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d360:	4770      	bx	lr

0800d362 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d362:	b480      	push	{r7}
 800d364:	b087      	sub	sp, #28
 800d366:	af00      	add	r7, sp, #0
 800d368:	60f8      	str	r0, [r7, #12]
 800d36a:	60b9      	str	r1, [r7, #8]
 800d36c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d00d      	beq.n	800d398 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d37c:	693a      	ldr	r2, [r7, #16]
 800d37e:	1c53      	adds	r3, r2, #1
 800d380:	613b      	str	r3, [r7, #16]
 800d382:	697b      	ldr	r3, [r7, #20]
 800d384:	1c59      	adds	r1, r3, #1
 800d386:	6179      	str	r1, [r7, #20]
 800d388:	7812      	ldrb	r2, [r2, #0]
 800d38a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	3b01      	subs	r3, #1
 800d390:	607b      	str	r3, [r7, #4]
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d1f1      	bne.n	800d37c <mem_cpy+0x1a>
	}
}
 800d398:	bf00      	nop
 800d39a:	371c      	adds	r7, #28
 800d39c:	46bd      	mov	sp, r7
 800d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a2:	4770      	bx	lr

0800d3a4 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d3a4:	b480      	push	{r7}
 800d3a6:	b087      	sub	sp, #28
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	60f8      	str	r0, [r7, #12]
 800d3ac:	60b9      	str	r1, [r7, #8]
 800d3ae:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	1c5a      	adds	r2, r3, #1
 800d3b8:	617a      	str	r2, [r7, #20]
 800d3ba:	68ba      	ldr	r2, [r7, #8]
 800d3bc:	b2d2      	uxtb	r2, r2
 800d3be:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	3b01      	subs	r3, #1
 800d3c4:	607b      	str	r3, [r7, #4]
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d1f3      	bne.n	800d3b4 <mem_set+0x10>
}
 800d3cc:	bf00      	nop
 800d3ce:	bf00      	nop
 800d3d0:	371c      	adds	r7, #28
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d8:	4770      	bx	lr

0800d3da <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d3da:	b480      	push	{r7}
 800d3dc:	b089      	sub	sp, #36	@ 0x24
 800d3de:	af00      	add	r7, sp, #0
 800d3e0:	60f8      	str	r0, [r7, #12]
 800d3e2:	60b9      	str	r1, [r7, #8]
 800d3e4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	61fb      	str	r3, [r7, #28]
 800d3ea:	68bb      	ldr	r3, [r7, #8]
 800d3ec:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d3f2:	69fb      	ldr	r3, [r7, #28]
 800d3f4:	1c5a      	adds	r2, r3, #1
 800d3f6:	61fa      	str	r2, [r7, #28]
 800d3f8:	781b      	ldrb	r3, [r3, #0]
 800d3fa:	4619      	mov	r1, r3
 800d3fc:	69bb      	ldr	r3, [r7, #24]
 800d3fe:	1c5a      	adds	r2, r3, #1
 800d400:	61ba      	str	r2, [r7, #24]
 800d402:	781b      	ldrb	r3, [r3, #0]
 800d404:	1acb      	subs	r3, r1, r3
 800d406:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	3b01      	subs	r3, #1
 800d40c:	607b      	str	r3, [r7, #4]
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	2b00      	cmp	r3, #0
 800d412:	d002      	beq.n	800d41a <mem_cmp+0x40>
 800d414:	697b      	ldr	r3, [r7, #20]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d0eb      	beq.n	800d3f2 <mem_cmp+0x18>

	return r;
 800d41a:	697b      	ldr	r3, [r7, #20]
}
 800d41c:	4618      	mov	r0, r3
 800d41e:	3724      	adds	r7, #36	@ 0x24
 800d420:	46bd      	mov	sp, r7
 800d422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d426:	4770      	bx	lr

0800d428 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d428:	b480      	push	{r7}
 800d42a:	b083      	sub	sp, #12
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
 800d430:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d432:	e002      	b.n	800d43a <chk_chr+0x12>
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	3301      	adds	r3, #1
 800d438:	607b      	str	r3, [r7, #4]
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	781b      	ldrb	r3, [r3, #0]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d005      	beq.n	800d44e <chk_chr+0x26>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	781b      	ldrb	r3, [r3, #0]
 800d446:	461a      	mov	r2, r3
 800d448:	683b      	ldr	r3, [r7, #0]
 800d44a:	4293      	cmp	r3, r2
 800d44c:	d1f2      	bne.n	800d434 <chk_chr+0xc>
	return *str;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	781b      	ldrb	r3, [r3, #0]
}
 800d452:	4618      	mov	r0, r3
 800d454:	370c      	adds	r7, #12
 800d456:	46bd      	mov	sp, r7
 800d458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45c:	4770      	bx	lr

0800d45e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800d45e:	b580      	push	{r7, lr}
 800d460:	b082      	sub	sp, #8
 800d462:	af00      	add	r7, sp, #0
 800d464:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d009      	beq.n	800d480 <lock_fs+0x22>
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	695b      	ldr	r3, [r3, #20]
 800d470:	4618      	mov	r0, r3
 800d472:	f002 fbbe 	bl	800fbf2 <ff_req_grant>
 800d476:	4603      	mov	r3, r0
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d001      	beq.n	800d480 <lock_fs+0x22>
 800d47c:	2301      	movs	r3, #1
 800d47e:	e000      	b.n	800d482 <lock_fs+0x24>
 800d480:	2300      	movs	r3, #0
}
 800d482:	4618      	mov	r0, r3
 800d484:	3708      	adds	r7, #8
 800d486:	46bd      	mov	sp, r7
 800d488:	bd80      	pop	{r7, pc}

0800d48a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800d48a:	b580      	push	{r7, lr}
 800d48c:	b082      	sub	sp, #8
 800d48e:	af00      	add	r7, sp, #0
 800d490:	6078      	str	r0, [r7, #4]
 800d492:	460b      	mov	r3, r1
 800d494:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d00d      	beq.n	800d4b8 <unlock_fs+0x2e>
 800d49c:	78fb      	ldrb	r3, [r7, #3]
 800d49e:	2b0c      	cmp	r3, #12
 800d4a0:	d00a      	beq.n	800d4b8 <unlock_fs+0x2e>
 800d4a2:	78fb      	ldrb	r3, [r7, #3]
 800d4a4:	2b0b      	cmp	r3, #11
 800d4a6:	d007      	beq.n	800d4b8 <unlock_fs+0x2e>
 800d4a8:	78fb      	ldrb	r3, [r7, #3]
 800d4aa:	2b0f      	cmp	r3, #15
 800d4ac:	d004      	beq.n	800d4b8 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	695b      	ldr	r3, [r3, #20]
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	f002 fbb2 	bl	800fc1c <ff_rel_grant>
	}
}
 800d4b8:	bf00      	nop
 800d4ba:	3708      	adds	r7, #8
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	bd80      	pop	{r7, pc}

0800d4c0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d4c0:	b480      	push	{r7}
 800d4c2:	b085      	sub	sp, #20
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	6078      	str	r0, [r7, #4]
 800d4c8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	60bb      	str	r3, [r7, #8]
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	60fb      	str	r3, [r7, #12]
 800d4d2:	e029      	b.n	800d528 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d4d4:	4a27      	ldr	r2, [pc, #156]	@ (800d574 <chk_lock+0xb4>)
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	011b      	lsls	r3, r3, #4
 800d4da:	4413      	add	r3, r2
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d01d      	beq.n	800d51e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d4e2:	4a24      	ldr	r2, [pc, #144]	@ (800d574 <chk_lock+0xb4>)
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	011b      	lsls	r3, r3, #4
 800d4e8:	4413      	add	r3, r2
 800d4ea:	681a      	ldr	r2, [r3, #0]
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	429a      	cmp	r2, r3
 800d4f2:	d116      	bne.n	800d522 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d4f4:	4a1f      	ldr	r2, [pc, #124]	@ (800d574 <chk_lock+0xb4>)
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	011b      	lsls	r3, r3, #4
 800d4fa:	4413      	add	r3, r2
 800d4fc:	3304      	adds	r3, #4
 800d4fe:	681a      	ldr	r2, [r3, #0]
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d504:	429a      	cmp	r2, r3
 800d506:	d10c      	bne.n	800d522 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d508:	4a1a      	ldr	r2, [pc, #104]	@ (800d574 <chk_lock+0xb4>)
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	011b      	lsls	r3, r3, #4
 800d50e:	4413      	add	r3, r2
 800d510:	3308      	adds	r3, #8
 800d512:	681a      	ldr	r2, [r3, #0]
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d518:	429a      	cmp	r2, r3
 800d51a:	d102      	bne.n	800d522 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d51c:	e007      	b.n	800d52e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d51e:	2301      	movs	r3, #1
 800d520:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	3301      	adds	r3, #1
 800d526:	60fb      	str	r3, [r7, #12]
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	2b01      	cmp	r3, #1
 800d52c:	d9d2      	bls.n	800d4d4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	2b02      	cmp	r3, #2
 800d532:	d109      	bne.n	800d548 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d534:	68bb      	ldr	r3, [r7, #8]
 800d536:	2b00      	cmp	r3, #0
 800d538:	d102      	bne.n	800d540 <chk_lock+0x80>
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	2b02      	cmp	r3, #2
 800d53e:	d101      	bne.n	800d544 <chk_lock+0x84>
 800d540:	2300      	movs	r3, #0
 800d542:	e010      	b.n	800d566 <chk_lock+0xa6>
 800d544:	2312      	movs	r3, #18
 800d546:	e00e      	b.n	800d566 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d108      	bne.n	800d560 <chk_lock+0xa0>
 800d54e:	4a09      	ldr	r2, [pc, #36]	@ (800d574 <chk_lock+0xb4>)
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	011b      	lsls	r3, r3, #4
 800d554:	4413      	add	r3, r2
 800d556:	330c      	adds	r3, #12
 800d558:	881b      	ldrh	r3, [r3, #0]
 800d55a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d55e:	d101      	bne.n	800d564 <chk_lock+0xa4>
 800d560:	2310      	movs	r3, #16
 800d562:	e000      	b.n	800d566 <chk_lock+0xa6>
 800d564:	2300      	movs	r3, #0
}
 800d566:	4618      	mov	r0, r3
 800d568:	3714      	adds	r7, #20
 800d56a:	46bd      	mov	sp, r7
 800d56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d570:	4770      	bx	lr
 800d572:	bf00      	nop
 800d574:	24002dcc 	.word	0x24002dcc

0800d578 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d578:	b480      	push	{r7}
 800d57a:	b083      	sub	sp, #12
 800d57c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d57e:	2300      	movs	r3, #0
 800d580:	607b      	str	r3, [r7, #4]
 800d582:	e002      	b.n	800d58a <enq_lock+0x12>
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	3301      	adds	r3, #1
 800d588:	607b      	str	r3, [r7, #4]
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2b01      	cmp	r3, #1
 800d58e:	d806      	bhi.n	800d59e <enq_lock+0x26>
 800d590:	4a09      	ldr	r2, [pc, #36]	@ (800d5b8 <enq_lock+0x40>)
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	011b      	lsls	r3, r3, #4
 800d596:	4413      	add	r3, r2
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d1f2      	bne.n	800d584 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	2b02      	cmp	r3, #2
 800d5a2:	bf14      	ite	ne
 800d5a4:	2301      	movne	r3, #1
 800d5a6:	2300      	moveq	r3, #0
 800d5a8:	b2db      	uxtb	r3, r3
}
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	370c      	adds	r7, #12
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b4:	4770      	bx	lr
 800d5b6:	bf00      	nop
 800d5b8:	24002dcc 	.word	0x24002dcc

0800d5bc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d5bc:	b480      	push	{r7}
 800d5be:	b085      	sub	sp, #20
 800d5c0:	af00      	add	r7, sp, #0
 800d5c2:	6078      	str	r0, [r7, #4]
 800d5c4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	60fb      	str	r3, [r7, #12]
 800d5ca:	e01f      	b.n	800d60c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d5cc:	4a41      	ldr	r2, [pc, #260]	@ (800d6d4 <inc_lock+0x118>)
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	011b      	lsls	r3, r3, #4
 800d5d2:	4413      	add	r3, r2
 800d5d4:	681a      	ldr	r2, [r3, #0]
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	429a      	cmp	r2, r3
 800d5dc:	d113      	bne.n	800d606 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d5de:	4a3d      	ldr	r2, [pc, #244]	@ (800d6d4 <inc_lock+0x118>)
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	011b      	lsls	r3, r3, #4
 800d5e4:	4413      	add	r3, r2
 800d5e6:	3304      	adds	r3, #4
 800d5e8:	681a      	ldr	r2, [r3, #0]
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	d109      	bne.n	800d606 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d5f2:	4a38      	ldr	r2, [pc, #224]	@ (800d6d4 <inc_lock+0x118>)
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	011b      	lsls	r3, r3, #4
 800d5f8:	4413      	add	r3, r2
 800d5fa:	3308      	adds	r3, #8
 800d5fc:	681a      	ldr	r2, [r3, #0]
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d602:	429a      	cmp	r2, r3
 800d604:	d006      	beq.n	800d614 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	3301      	adds	r3, #1
 800d60a:	60fb      	str	r3, [r7, #12]
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	2b01      	cmp	r3, #1
 800d610:	d9dc      	bls.n	800d5cc <inc_lock+0x10>
 800d612:	e000      	b.n	800d616 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d614:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	2b02      	cmp	r3, #2
 800d61a:	d132      	bne.n	800d682 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d61c:	2300      	movs	r3, #0
 800d61e:	60fb      	str	r3, [r7, #12]
 800d620:	e002      	b.n	800d628 <inc_lock+0x6c>
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	3301      	adds	r3, #1
 800d626:	60fb      	str	r3, [r7, #12]
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	2b01      	cmp	r3, #1
 800d62c:	d806      	bhi.n	800d63c <inc_lock+0x80>
 800d62e:	4a29      	ldr	r2, [pc, #164]	@ (800d6d4 <inc_lock+0x118>)
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	011b      	lsls	r3, r3, #4
 800d634:	4413      	add	r3, r2
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d1f2      	bne.n	800d622 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	2b02      	cmp	r3, #2
 800d640:	d101      	bne.n	800d646 <inc_lock+0x8a>
 800d642:	2300      	movs	r3, #0
 800d644:	e040      	b.n	800d6c8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681a      	ldr	r2, [r3, #0]
 800d64a:	4922      	ldr	r1, [pc, #136]	@ (800d6d4 <inc_lock+0x118>)
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	011b      	lsls	r3, r3, #4
 800d650:	440b      	add	r3, r1
 800d652:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	689a      	ldr	r2, [r3, #8]
 800d658:	491e      	ldr	r1, [pc, #120]	@ (800d6d4 <inc_lock+0x118>)
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	011b      	lsls	r3, r3, #4
 800d65e:	440b      	add	r3, r1
 800d660:	3304      	adds	r3, #4
 800d662:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	695a      	ldr	r2, [r3, #20]
 800d668:	491a      	ldr	r1, [pc, #104]	@ (800d6d4 <inc_lock+0x118>)
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	011b      	lsls	r3, r3, #4
 800d66e:	440b      	add	r3, r1
 800d670:	3308      	adds	r3, #8
 800d672:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d674:	4a17      	ldr	r2, [pc, #92]	@ (800d6d4 <inc_lock+0x118>)
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	011b      	lsls	r3, r3, #4
 800d67a:	4413      	add	r3, r2
 800d67c:	330c      	adds	r3, #12
 800d67e:	2200      	movs	r2, #0
 800d680:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d009      	beq.n	800d69c <inc_lock+0xe0>
 800d688:	4a12      	ldr	r2, [pc, #72]	@ (800d6d4 <inc_lock+0x118>)
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	011b      	lsls	r3, r3, #4
 800d68e:	4413      	add	r3, r2
 800d690:	330c      	adds	r3, #12
 800d692:	881b      	ldrh	r3, [r3, #0]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d001      	beq.n	800d69c <inc_lock+0xe0>
 800d698:	2300      	movs	r3, #0
 800d69a:	e015      	b.n	800d6c8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d108      	bne.n	800d6b4 <inc_lock+0xf8>
 800d6a2:	4a0c      	ldr	r2, [pc, #48]	@ (800d6d4 <inc_lock+0x118>)
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	011b      	lsls	r3, r3, #4
 800d6a8:	4413      	add	r3, r2
 800d6aa:	330c      	adds	r3, #12
 800d6ac:	881b      	ldrh	r3, [r3, #0]
 800d6ae:	3301      	adds	r3, #1
 800d6b0:	b29a      	uxth	r2, r3
 800d6b2:	e001      	b.n	800d6b8 <inc_lock+0xfc>
 800d6b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d6b8:	4906      	ldr	r1, [pc, #24]	@ (800d6d4 <inc_lock+0x118>)
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	011b      	lsls	r3, r3, #4
 800d6be:	440b      	add	r3, r1
 800d6c0:	330c      	adds	r3, #12
 800d6c2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	3301      	adds	r3, #1
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3714      	adds	r7, #20
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d2:	4770      	bx	lr
 800d6d4:	24002dcc 	.word	0x24002dcc

0800d6d8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d6d8:	b480      	push	{r7}
 800d6da:	b085      	sub	sp, #20
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	60fb      	str	r3, [r7, #12]
 800d6e4:	e010      	b.n	800d708 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d6e6:	4a0d      	ldr	r2, [pc, #52]	@ (800d71c <clear_lock+0x44>)
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	011b      	lsls	r3, r3, #4
 800d6ec:	4413      	add	r3, r2
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	687a      	ldr	r2, [r7, #4]
 800d6f2:	429a      	cmp	r2, r3
 800d6f4:	d105      	bne.n	800d702 <clear_lock+0x2a>
 800d6f6:	4a09      	ldr	r2, [pc, #36]	@ (800d71c <clear_lock+0x44>)
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	011b      	lsls	r3, r3, #4
 800d6fc:	4413      	add	r3, r2
 800d6fe:	2200      	movs	r2, #0
 800d700:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	3301      	adds	r3, #1
 800d706:	60fb      	str	r3, [r7, #12]
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	2b01      	cmp	r3, #1
 800d70c:	d9eb      	bls.n	800d6e6 <clear_lock+0xe>
	}
}
 800d70e:	bf00      	nop
 800d710:	bf00      	nop
 800d712:	3714      	adds	r7, #20
 800d714:	46bd      	mov	sp, r7
 800d716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71a:	4770      	bx	lr
 800d71c:	24002dcc 	.word	0x24002dcc

0800d720 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b086      	sub	sp, #24
 800d724:	af00      	add	r7, sp, #0
 800d726:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d728:	2300      	movs	r3, #0
 800d72a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	78db      	ldrb	r3, [r3, #3]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d034      	beq.n	800d79e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d738:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	7858      	ldrb	r0, [r3, #1]
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800d744:	2301      	movs	r3, #1
 800d746:	697a      	ldr	r2, [r7, #20]
 800d748:	f7ff fd4a 	bl	800d1e0 <disk_write>
 800d74c:	4603      	mov	r3, r0
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d002      	beq.n	800d758 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d752:	2301      	movs	r3, #1
 800d754:	73fb      	strb	r3, [r7, #15]
 800d756:	e022      	b.n	800d79e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2200      	movs	r2, #0
 800d75c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d762:	697a      	ldr	r2, [r7, #20]
 800d764:	1ad2      	subs	r2, r2, r3
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d76a:	429a      	cmp	r2, r3
 800d76c:	d217      	bcs.n	800d79e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	789b      	ldrb	r3, [r3, #2]
 800d772:	613b      	str	r3, [r7, #16]
 800d774:	e010      	b.n	800d798 <sync_window+0x78>
					wsect += fs->fsize;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d77a:	697a      	ldr	r2, [r7, #20]
 800d77c:	4413      	add	r3, r2
 800d77e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	7858      	ldrb	r0, [r3, #1]
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800d78a:	2301      	movs	r3, #1
 800d78c:	697a      	ldr	r2, [r7, #20]
 800d78e:	f7ff fd27 	bl	800d1e0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d792:	693b      	ldr	r3, [r7, #16]
 800d794:	3b01      	subs	r3, #1
 800d796:	613b      	str	r3, [r7, #16]
 800d798:	693b      	ldr	r3, [r7, #16]
 800d79a:	2b01      	cmp	r3, #1
 800d79c:	d8eb      	bhi.n	800d776 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d79e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	3718      	adds	r7, #24
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}

0800d7a8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b084      	sub	sp, #16
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
 800d7b0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7ba:	683a      	ldr	r2, [r7, #0]
 800d7bc:	429a      	cmp	r2, r3
 800d7be:	d01b      	beq.n	800d7f8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d7c0:	6878      	ldr	r0, [r7, #4]
 800d7c2:	f7ff ffad 	bl	800d720 <sync_window>
 800d7c6:	4603      	mov	r3, r0
 800d7c8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d7ca:	7bfb      	ldrb	r3, [r7, #15]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d113      	bne.n	800d7f8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	7858      	ldrb	r0, [r3, #1]
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800d7da:	2301      	movs	r3, #1
 800d7dc:	683a      	ldr	r2, [r7, #0]
 800d7de:	f7ff fcdf 	bl	800d1a0 <disk_read>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d004      	beq.n	800d7f2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d7e8:	f04f 33ff 	mov.w	r3, #4294967295
 800d7ec:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d7ee:	2301      	movs	r3, #1
 800d7f0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	683a      	ldr	r2, [r7, #0]
 800d7f6:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
	return res;
 800d7f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3710      	adds	r7, #16
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}

0800d802 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d802:	b480      	push	{r7}
 800d804:	b083      	sub	sp, #12
 800d806:	af00      	add	r7, sp, #0
 800d808:	6078      	str	r0, [r7, #4]
 800d80a:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d80c:	683b      	ldr	r3, [r7, #0]
 800d80e:	3b02      	subs	r3, #2
 800d810:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6a1b      	ldr	r3, [r3, #32]
 800d816:	3b02      	subs	r3, #2
 800d818:	683a      	ldr	r2, [r7, #0]
 800d81a:	429a      	cmp	r2, r3
 800d81c:	d301      	bcc.n	800d822 <clust2sect+0x20>
 800d81e:	2300      	movs	r3, #0
 800d820:	e008      	b.n	800d834 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	895b      	ldrh	r3, [r3, #10]
 800d826:	461a      	mov	r2, r3
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	fb03 f202 	mul.w	r2, r3, r2
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d832:	4413      	add	r3, r2
}
 800d834:	4618      	mov	r0, r3
 800d836:	370c      	adds	r7, #12
 800d838:	46bd      	mov	sp, r7
 800d83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d83e:	4770      	bx	lr

0800d840 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b086      	sub	sp, #24
 800d844:	af00      	add	r7, sp, #0
 800d846:	6078      	str	r0, [r7, #4]
 800d848:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d850:	683b      	ldr	r3, [r7, #0]
 800d852:	2b01      	cmp	r3, #1
 800d854:	d904      	bls.n	800d860 <get_fat+0x20>
 800d856:	693b      	ldr	r3, [r7, #16]
 800d858:	6a1b      	ldr	r3, [r3, #32]
 800d85a:	683a      	ldr	r2, [r7, #0]
 800d85c:	429a      	cmp	r2, r3
 800d85e:	d302      	bcc.n	800d866 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d860:	2301      	movs	r3, #1
 800d862:	617b      	str	r3, [r7, #20]
 800d864:	e0ba      	b.n	800d9dc <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d866:	f04f 33ff 	mov.w	r3, #4294967295
 800d86a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d86c:	693b      	ldr	r3, [r7, #16]
 800d86e:	781b      	ldrb	r3, [r3, #0]
 800d870:	2b03      	cmp	r3, #3
 800d872:	f000 8082 	beq.w	800d97a <get_fat+0x13a>
 800d876:	2b03      	cmp	r3, #3
 800d878:	f300 80a6 	bgt.w	800d9c8 <get_fat+0x188>
 800d87c:	2b01      	cmp	r3, #1
 800d87e:	d002      	beq.n	800d886 <get_fat+0x46>
 800d880:	2b02      	cmp	r3, #2
 800d882:	d055      	beq.n	800d930 <get_fat+0xf0>
 800d884:	e0a0      	b.n	800d9c8 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	60fb      	str	r3, [r7, #12]
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	085b      	lsrs	r3, r3, #1
 800d88e:	68fa      	ldr	r2, [r7, #12]
 800d890:	4413      	add	r3, r2
 800d892:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d894:	693b      	ldr	r3, [r7, #16]
 800d896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d898:	693b      	ldr	r3, [r7, #16]
 800d89a:	899b      	ldrh	r3, [r3, #12]
 800d89c:	4619      	mov	r1, r3
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	fbb3 f3f1 	udiv	r3, r3, r1
 800d8a4:	4413      	add	r3, r2
 800d8a6:	4619      	mov	r1, r3
 800d8a8:	6938      	ldr	r0, [r7, #16]
 800d8aa:	f7ff ff7d 	bl	800d7a8 <move_window>
 800d8ae:	4603      	mov	r3, r0
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	f040 808c 	bne.w	800d9ce <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	1c5a      	adds	r2, r3, #1
 800d8ba:	60fa      	str	r2, [r7, #12]
 800d8bc:	693a      	ldr	r2, [r7, #16]
 800d8be:	8992      	ldrh	r2, [r2, #12]
 800d8c0:	fbb3 f1f2 	udiv	r1, r3, r2
 800d8c4:	fb01 f202 	mul.w	r2, r1, r2
 800d8c8:	1a9b      	subs	r3, r3, r2
 800d8ca:	693a      	ldr	r2, [r7, #16]
 800d8cc:	4413      	add	r3, r2
 800d8ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d8d2:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d8d4:	693b      	ldr	r3, [r7, #16]
 800d8d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8d8:	693b      	ldr	r3, [r7, #16]
 800d8da:	899b      	ldrh	r3, [r3, #12]
 800d8dc:	4619      	mov	r1, r3
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	fbb3 f3f1 	udiv	r3, r3, r1
 800d8e4:	4413      	add	r3, r2
 800d8e6:	4619      	mov	r1, r3
 800d8e8:	6938      	ldr	r0, [r7, #16]
 800d8ea:	f7ff ff5d 	bl	800d7a8 <move_window>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d16e      	bne.n	800d9d2 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d8f4:	693b      	ldr	r3, [r7, #16]
 800d8f6:	899b      	ldrh	r3, [r3, #12]
 800d8f8:	461a      	mov	r2, r3
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	fbb3 f1f2 	udiv	r1, r3, r2
 800d900:	fb01 f202 	mul.w	r2, r1, r2
 800d904:	1a9b      	subs	r3, r3, r2
 800d906:	693a      	ldr	r2, [r7, #16]
 800d908:	4413      	add	r3, r2
 800d90a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d90e:	021b      	lsls	r3, r3, #8
 800d910:	68ba      	ldr	r2, [r7, #8]
 800d912:	4313      	orrs	r3, r2
 800d914:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d916:	683b      	ldr	r3, [r7, #0]
 800d918:	f003 0301 	and.w	r3, r3, #1
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d002      	beq.n	800d926 <get_fat+0xe6>
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	091b      	lsrs	r3, r3, #4
 800d924:	e002      	b.n	800d92c <get_fat+0xec>
 800d926:	68bb      	ldr	r3, [r7, #8]
 800d928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d92c:	617b      	str	r3, [r7, #20]
			break;
 800d92e:	e055      	b.n	800d9dc <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d930:	693b      	ldr	r3, [r7, #16]
 800d932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d934:	693b      	ldr	r3, [r7, #16]
 800d936:	899b      	ldrh	r3, [r3, #12]
 800d938:	085b      	lsrs	r3, r3, #1
 800d93a:	b29b      	uxth	r3, r3
 800d93c:	4619      	mov	r1, r3
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	fbb3 f3f1 	udiv	r3, r3, r1
 800d944:	4413      	add	r3, r2
 800d946:	4619      	mov	r1, r3
 800d948:	6938      	ldr	r0, [r7, #16]
 800d94a:	f7ff ff2d 	bl	800d7a8 <move_window>
 800d94e:	4603      	mov	r3, r0
 800d950:	2b00      	cmp	r3, #0
 800d952:	d140      	bne.n	800d9d6 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d954:	693b      	ldr	r3, [r7, #16]
 800d956:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	005b      	lsls	r3, r3, #1
 800d95e:	693a      	ldr	r2, [r7, #16]
 800d960:	8992      	ldrh	r2, [r2, #12]
 800d962:	fbb3 f0f2 	udiv	r0, r3, r2
 800d966:	fb00 f202 	mul.w	r2, r0, r2
 800d96a:	1a9b      	subs	r3, r3, r2
 800d96c:	440b      	add	r3, r1
 800d96e:	4618      	mov	r0, r3
 800d970:	f7ff fc74 	bl	800d25c <ld_word>
 800d974:	4603      	mov	r3, r0
 800d976:	617b      	str	r3, [r7, #20]
			break;
 800d978:	e030      	b.n	800d9dc <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d97a:	693b      	ldr	r3, [r7, #16]
 800d97c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d97e:	693b      	ldr	r3, [r7, #16]
 800d980:	899b      	ldrh	r3, [r3, #12]
 800d982:	089b      	lsrs	r3, r3, #2
 800d984:	b29b      	uxth	r3, r3
 800d986:	4619      	mov	r1, r3
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	fbb3 f3f1 	udiv	r3, r3, r1
 800d98e:	4413      	add	r3, r2
 800d990:	4619      	mov	r1, r3
 800d992:	6938      	ldr	r0, [r7, #16]
 800d994:	f7ff ff08 	bl	800d7a8 <move_window>
 800d998:	4603      	mov	r3, r0
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d11d      	bne.n	800d9da <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d99e:	693b      	ldr	r3, [r7, #16]
 800d9a0:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	009b      	lsls	r3, r3, #2
 800d9a8:	693a      	ldr	r2, [r7, #16]
 800d9aa:	8992      	ldrh	r2, [r2, #12]
 800d9ac:	fbb3 f0f2 	udiv	r0, r3, r2
 800d9b0:	fb00 f202 	mul.w	r2, r0, r2
 800d9b4:	1a9b      	subs	r3, r3, r2
 800d9b6:	440b      	add	r3, r1
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	f7ff fc68 	bl	800d28e <ld_dword>
 800d9be:	4603      	mov	r3, r0
 800d9c0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800d9c4:	617b      	str	r3, [r7, #20]
			break;
 800d9c6:	e009      	b.n	800d9dc <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	617b      	str	r3, [r7, #20]
 800d9cc:	e006      	b.n	800d9dc <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d9ce:	bf00      	nop
 800d9d0:	e004      	b.n	800d9dc <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d9d2:	bf00      	nop
 800d9d4:	e002      	b.n	800d9dc <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d9d6:	bf00      	nop
 800d9d8:	e000      	b.n	800d9dc <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d9da:	bf00      	nop
		}
	}

	return val;
 800d9dc:	697b      	ldr	r3, [r7, #20]
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	3718      	adds	r7, #24
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}

0800d9e6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d9e6:	b590      	push	{r4, r7, lr}
 800d9e8:	b089      	sub	sp, #36	@ 0x24
 800d9ea:	af00      	add	r7, sp, #0
 800d9ec:	60f8      	str	r0, [r7, #12]
 800d9ee:	60b9      	str	r1, [r7, #8]
 800d9f0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d9f2:	2302      	movs	r3, #2
 800d9f4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d9f6:	68bb      	ldr	r3, [r7, #8]
 800d9f8:	2b01      	cmp	r3, #1
 800d9fa:	f240 8109 	bls.w	800dc10 <put_fat+0x22a>
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	6a1b      	ldr	r3, [r3, #32]
 800da02:	68ba      	ldr	r2, [r7, #8]
 800da04:	429a      	cmp	r2, r3
 800da06:	f080 8103 	bcs.w	800dc10 <put_fat+0x22a>
		switch (fs->fs_type) {
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	781b      	ldrb	r3, [r3, #0]
 800da0e:	2b03      	cmp	r3, #3
 800da10:	f000 80b6 	beq.w	800db80 <put_fat+0x19a>
 800da14:	2b03      	cmp	r3, #3
 800da16:	f300 80fb 	bgt.w	800dc10 <put_fat+0x22a>
 800da1a:	2b01      	cmp	r3, #1
 800da1c:	d003      	beq.n	800da26 <put_fat+0x40>
 800da1e:	2b02      	cmp	r3, #2
 800da20:	f000 8083 	beq.w	800db2a <put_fat+0x144>
 800da24:	e0f4      	b.n	800dc10 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800da26:	68bb      	ldr	r3, [r7, #8]
 800da28:	61bb      	str	r3, [r7, #24]
 800da2a:	69bb      	ldr	r3, [r7, #24]
 800da2c:	085b      	lsrs	r3, r3, #1
 800da2e:	69ba      	ldr	r2, [r7, #24]
 800da30:	4413      	add	r3, r2
 800da32:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	899b      	ldrh	r3, [r3, #12]
 800da3c:	4619      	mov	r1, r3
 800da3e:	69bb      	ldr	r3, [r7, #24]
 800da40:	fbb3 f3f1 	udiv	r3, r3, r1
 800da44:	4413      	add	r3, r2
 800da46:	4619      	mov	r1, r3
 800da48:	68f8      	ldr	r0, [r7, #12]
 800da4a:	f7ff fead 	bl	800d7a8 <move_window>
 800da4e:	4603      	mov	r3, r0
 800da50:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800da52:	7ffb      	ldrb	r3, [r7, #31]
 800da54:	2b00      	cmp	r3, #0
 800da56:	f040 80d4 	bne.w	800dc02 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800da60:	69bb      	ldr	r3, [r7, #24]
 800da62:	1c5a      	adds	r2, r3, #1
 800da64:	61ba      	str	r2, [r7, #24]
 800da66:	68fa      	ldr	r2, [r7, #12]
 800da68:	8992      	ldrh	r2, [r2, #12]
 800da6a:	fbb3 f0f2 	udiv	r0, r3, r2
 800da6e:	fb00 f202 	mul.w	r2, r0, r2
 800da72:	1a9b      	subs	r3, r3, r2
 800da74:	440b      	add	r3, r1
 800da76:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800da78:	68bb      	ldr	r3, [r7, #8]
 800da7a:	f003 0301 	and.w	r3, r3, #1
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d00d      	beq.n	800da9e <put_fat+0xb8>
 800da82:	697b      	ldr	r3, [r7, #20]
 800da84:	781b      	ldrb	r3, [r3, #0]
 800da86:	b25b      	sxtb	r3, r3
 800da88:	f003 030f 	and.w	r3, r3, #15
 800da8c:	b25a      	sxtb	r2, r3
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	b25b      	sxtb	r3, r3
 800da92:	011b      	lsls	r3, r3, #4
 800da94:	b25b      	sxtb	r3, r3
 800da96:	4313      	orrs	r3, r2
 800da98:	b25b      	sxtb	r3, r3
 800da9a:	b2db      	uxtb	r3, r3
 800da9c:	e001      	b.n	800daa2 <put_fat+0xbc>
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	b2db      	uxtb	r3, r3
 800daa2:	697a      	ldr	r2, [r7, #20]
 800daa4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	2201      	movs	r2, #1
 800daaa:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	899b      	ldrh	r3, [r3, #12]
 800dab4:	4619      	mov	r1, r3
 800dab6:	69bb      	ldr	r3, [r7, #24]
 800dab8:	fbb3 f3f1 	udiv	r3, r3, r1
 800dabc:	4413      	add	r3, r2
 800dabe:	4619      	mov	r1, r3
 800dac0:	68f8      	ldr	r0, [r7, #12]
 800dac2:	f7ff fe71 	bl	800d7a8 <move_window>
 800dac6:	4603      	mov	r3, r0
 800dac8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800daca:	7ffb      	ldrb	r3, [r7, #31]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	f040 809a 	bne.w	800dc06 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	899b      	ldrh	r3, [r3, #12]
 800dadc:	461a      	mov	r2, r3
 800dade:	69bb      	ldr	r3, [r7, #24]
 800dae0:	fbb3 f0f2 	udiv	r0, r3, r2
 800dae4:	fb00 f202 	mul.w	r2, r0, r2
 800dae8:	1a9b      	subs	r3, r3, r2
 800daea:	440b      	add	r3, r1
 800daec:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800daee:	68bb      	ldr	r3, [r7, #8]
 800daf0:	f003 0301 	and.w	r3, r3, #1
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d003      	beq.n	800db00 <put_fat+0x11a>
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	091b      	lsrs	r3, r3, #4
 800dafc:	b2db      	uxtb	r3, r3
 800dafe:	e00e      	b.n	800db1e <put_fat+0x138>
 800db00:	697b      	ldr	r3, [r7, #20]
 800db02:	781b      	ldrb	r3, [r3, #0]
 800db04:	b25b      	sxtb	r3, r3
 800db06:	f023 030f 	bic.w	r3, r3, #15
 800db0a:	b25a      	sxtb	r2, r3
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	0a1b      	lsrs	r3, r3, #8
 800db10:	b25b      	sxtb	r3, r3
 800db12:	f003 030f 	and.w	r3, r3, #15
 800db16:	b25b      	sxtb	r3, r3
 800db18:	4313      	orrs	r3, r2
 800db1a:	b25b      	sxtb	r3, r3
 800db1c:	b2db      	uxtb	r3, r3
 800db1e:	697a      	ldr	r2, [r7, #20]
 800db20:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	2201      	movs	r2, #1
 800db26:	70da      	strb	r2, [r3, #3]
			break;
 800db28:	e072      	b.n	800dc10 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	899b      	ldrh	r3, [r3, #12]
 800db32:	085b      	lsrs	r3, r3, #1
 800db34:	b29b      	uxth	r3, r3
 800db36:	4619      	mov	r1, r3
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	fbb3 f3f1 	udiv	r3, r3, r1
 800db3e:	4413      	add	r3, r2
 800db40:	4619      	mov	r1, r3
 800db42:	68f8      	ldr	r0, [r7, #12]
 800db44:	f7ff fe30 	bl	800d7a8 <move_window>
 800db48:	4603      	mov	r3, r0
 800db4a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800db4c:	7ffb      	ldrb	r3, [r7, #31]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d15b      	bne.n	800dc0a <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800db58:	68bb      	ldr	r3, [r7, #8]
 800db5a:	005b      	lsls	r3, r3, #1
 800db5c:	68fa      	ldr	r2, [r7, #12]
 800db5e:	8992      	ldrh	r2, [r2, #12]
 800db60:	fbb3 f0f2 	udiv	r0, r3, r2
 800db64:	fb00 f202 	mul.w	r2, r0, r2
 800db68:	1a9b      	subs	r3, r3, r2
 800db6a:	440b      	add	r3, r1
 800db6c:	687a      	ldr	r2, [r7, #4]
 800db6e:	b292      	uxth	r2, r2
 800db70:	4611      	mov	r1, r2
 800db72:	4618      	mov	r0, r3
 800db74:	f7ff fbae 	bl	800d2d4 <st_word>
			fs->wflag = 1;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	2201      	movs	r2, #1
 800db7c:	70da      	strb	r2, [r3, #3]
			break;
 800db7e:	e047      	b.n	800dc10 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	899b      	ldrh	r3, [r3, #12]
 800db88:	089b      	lsrs	r3, r3, #2
 800db8a:	b29b      	uxth	r3, r3
 800db8c:	4619      	mov	r1, r3
 800db8e:	68bb      	ldr	r3, [r7, #8]
 800db90:	fbb3 f3f1 	udiv	r3, r3, r1
 800db94:	4413      	add	r3, r2
 800db96:	4619      	mov	r1, r3
 800db98:	68f8      	ldr	r0, [r7, #12]
 800db9a:	f7ff fe05 	bl	800d7a8 <move_window>
 800db9e:	4603      	mov	r3, r0
 800dba0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dba2:	7ffb      	ldrb	r3, [r7, #31]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d132      	bne.n	800dc0e <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800dbb4:	68bb      	ldr	r3, [r7, #8]
 800dbb6:	009b      	lsls	r3, r3, #2
 800dbb8:	68fa      	ldr	r2, [r7, #12]
 800dbba:	8992      	ldrh	r2, [r2, #12]
 800dbbc:	fbb3 f0f2 	udiv	r0, r3, r2
 800dbc0:	fb00 f202 	mul.w	r2, r0, r2
 800dbc4:	1a9b      	subs	r3, r3, r2
 800dbc6:	440b      	add	r3, r1
 800dbc8:	4618      	mov	r0, r3
 800dbca:	f7ff fb60 	bl	800d28e <ld_dword>
 800dbce:	4603      	mov	r3, r0
 800dbd0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800dbd4:	4323      	orrs	r3, r4
 800dbd6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800dbde:	68bb      	ldr	r3, [r7, #8]
 800dbe0:	009b      	lsls	r3, r3, #2
 800dbe2:	68fa      	ldr	r2, [r7, #12]
 800dbe4:	8992      	ldrh	r2, [r2, #12]
 800dbe6:	fbb3 f0f2 	udiv	r0, r3, r2
 800dbea:	fb00 f202 	mul.w	r2, r0, r2
 800dbee:	1a9b      	subs	r3, r3, r2
 800dbf0:	440b      	add	r3, r1
 800dbf2:	6879      	ldr	r1, [r7, #4]
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	f7ff fb88 	bl	800d30a <st_dword>
			fs->wflag = 1;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	2201      	movs	r2, #1
 800dbfe:	70da      	strb	r2, [r3, #3]
			break;
 800dc00:	e006      	b.n	800dc10 <put_fat+0x22a>
			if (res != FR_OK) break;
 800dc02:	bf00      	nop
 800dc04:	e004      	b.n	800dc10 <put_fat+0x22a>
			if (res != FR_OK) break;
 800dc06:	bf00      	nop
 800dc08:	e002      	b.n	800dc10 <put_fat+0x22a>
			if (res != FR_OK) break;
 800dc0a:	bf00      	nop
 800dc0c:	e000      	b.n	800dc10 <put_fat+0x22a>
			if (res != FR_OK) break;
 800dc0e:	bf00      	nop
		}
	}
	return res;
 800dc10:	7ffb      	ldrb	r3, [r7, #31]
}
 800dc12:	4618      	mov	r0, r3
 800dc14:	3724      	adds	r7, #36	@ 0x24
 800dc16:	46bd      	mov	sp, r7
 800dc18:	bd90      	pop	{r4, r7, pc}

0800dc1a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800dc1a:	b580      	push	{r7, lr}
 800dc1c:	b088      	sub	sp, #32
 800dc1e:	af00      	add	r7, sp, #0
 800dc20:	60f8      	str	r0, [r7, #12]
 800dc22:	60b9      	str	r1, [r7, #8]
 800dc24:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800dc26:	2300      	movs	r3, #0
 800dc28:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800dc30:	68bb      	ldr	r3, [r7, #8]
 800dc32:	2b01      	cmp	r3, #1
 800dc34:	d904      	bls.n	800dc40 <remove_chain+0x26>
 800dc36:	69bb      	ldr	r3, [r7, #24]
 800dc38:	6a1b      	ldr	r3, [r3, #32]
 800dc3a:	68ba      	ldr	r2, [r7, #8]
 800dc3c:	429a      	cmp	r2, r3
 800dc3e:	d301      	bcc.n	800dc44 <remove_chain+0x2a>
 800dc40:	2302      	movs	r3, #2
 800dc42:	e04b      	b.n	800dcdc <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d00c      	beq.n	800dc64 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800dc4a:	f04f 32ff 	mov.w	r2, #4294967295
 800dc4e:	6879      	ldr	r1, [r7, #4]
 800dc50:	69b8      	ldr	r0, [r7, #24]
 800dc52:	f7ff fec8 	bl	800d9e6 <put_fat>
 800dc56:	4603      	mov	r3, r0
 800dc58:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800dc5a:	7ffb      	ldrb	r3, [r7, #31]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d001      	beq.n	800dc64 <remove_chain+0x4a>
 800dc60:	7ffb      	ldrb	r3, [r7, #31]
 800dc62:	e03b      	b.n	800dcdc <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800dc64:	68b9      	ldr	r1, [r7, #8]
 800dc66:	68f8      	ldr	r0, [r7, #12]
 800dc68:	f7ff fdea 	bl	800d840 <get_fat>
 800dc6c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800dc6e:	697b      	ldr	r3, [r7, #20]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d031      	beq.n	800dcd8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800dc74:	697b      	ldr	r3, [r7, #20]
 800dc76:	2b01      	cmp	r3, #1
 800dc78:	d101      	bne.n	800dc7e <remove_chain+0x64>
 800dc7a:	2302      	movs	r3, #2
 800dc7c:	e02e      	b.n	800dcdc <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800dc7e:	697b      	ldr	r3, [r7, #20]
 800dc80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc84:	d101      	bne.n	800dc8a <remove_chain+0x70>
 800dc86:	2301      	movs	r3, #1
 800dc88:	e028      	b.n	800dcdc <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	68b9      	ldr	r1, [r7, #8]
 800dc8e:	69b8      	ldr	r0, [r7, #24]
 800dc90:	f7ff fea9 	bl	800d9e6 <put_fat>
 800dc94:	4603      	mov	r3, r0
 800dc96:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800dc98:	7ffb      	ldrb	r3, [r7, #31]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d001      	beq.n	800dca2 <remove_chain+0x88>
 800dc9e:	7ffb      	ldrb	r3, [r7, #31]
 800dca0:	e01c      	b.n	800dcdc <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800dca2:	69bb      	ldr	r3, [r7, #24]
 800dca4:	69da      	ldr	r2, [r3, #28]
 800dca6:	69bb      	ldr	r3, [r7, #24]
 800dca8:	6a1b      	ldr	r3, [r3, #32]
 800dcaa:	3b02      	subs	r3, #2
 800dcac:	429a      	cmp	r2, r3
 800dcae:	d20b      	bcs.n	800dcc8 <remove_chain+0xae>
			fs->free_clst++;
 800dcb0:	69bb      	ldr	r3, [r7, #24]
 800dcb2:	69db      	ldr	r3, [r3, #28]
 800dcb4:	1c5a      	adds	r2, r3, #1
 800dcb6:	69bb      	ldr	r3, [r7, #24]
 800dcb8:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 800dcba:	69bb      	ldr	r3, [r7, #24]
 800dcbc:	791b      	ldrb	r3, [r3, #4]
 800dcbe:	f043 0301 	orr.w	r3, r3, #1
 800dcc2:	b2da      	uxtb	r2, r3
 800dcc4:	69bb      	ldr	r3, [r7, #24]
 800dcc6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800dcc8:	697b      	ldr	r3, [r7, #20]
 800dcca:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800dccc:	69bb      	ldr	r3, [r7, #24]
 800dcce:	6a1b      	ldr	r3, [r3, #32]
 800dcd0:	68ba      	ldr	r2, [r7, #8]
 800dcd2:	429a      	cmp	r2, r3
 800dcd4:	d3c6      	bcc.n	800dc64 <remove_chain+0x4a>
 800dcd6:	e000      	b.n	800dcda <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800dcd8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800dcda:	2300      	movs	r3, #0
}
 800dcdc:	4618      	mov	r0, r3
 800dcde:	3720      	adds	r7, #32
 800dce0:	46bd      	mov	sp, r7
 800dce2:	bd80      	pop	{r7, pc}

0800dce4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800dce4:	b580      	push	{r7, lr}
 800dce6:	b088      	sub	sp, #32
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
 800dcec:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d10d      	bne.n	800dd16 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800dcfa:	693b      	ldr	r3, [r7, #16]
 800dcfc:	699b      	ldr	r3, [r3, #24]
 800dcfe:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800dd00:	69bb      	ldr	r3, [r7, #24]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d004      	beq.n	800dd10 <create_chain+0x2c>
 800dd06:	693b      	ldr	r3, [r7, #16]
 800dd08:	6a1b      	ldr	r3, [r3, #32]
 800dd0a:	69ba      	ldr	r2, [r7, #24]
 800dd0c:	429a      	cmp	r2, r3
 800dd0e:	d31b      	bcc.n	800dd48 <create_chain+0x64>
 800dd10:	2301      	movs	r3, #1
 800dd12:	61bb      	str	r3, [r7, #24]
 800dd14:	e018      	b.n	800dd48 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800dd16:	6839      	ldr	r1, [r7, #0]
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f7ff fd91 	bl	800d840 <get_fat>
 800dd1e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	2b01      	cmp	r3, #1
 800dd24:	d801      	bhi.n	800dd2a <create_chain+0x46>
 800dd26:	2301      	movs	r3, #1
 800dd28:	e070      	b.n	800de0c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd30:	d101      	bne.n	800dd36 <create_chain+0x52>
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	e06a      	b.n	800de0c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800dd36:	693b      	ldr	r3, [r7, #16]
 800dd38:	6a1b      	ldr	r3, [r3, #32]
 800dd3a:	68fa      	ldr	r2, [r7, #12]
 800dd3c:	429a      	cmp	r2, r3
 800dd3e:	d201      	bcs.n	800dd44 <create_chain+0x60>
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	e063      	b.n	800de0c <create_chain+0x128>
		scl = clst;
 800dd44:	683b      	ldr	r3, [r7, #0]
 800dd46:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800dd48:	69bb      	ldr	r3, [r7, #24]
 800dd4a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800dd4c:	69fb      	ldr	r3, [r7, #28]
 800dd4e:	3301      	adds	r3, #1
 800dd50:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800dd52:	693b      	ldr	r3, [r7, #16]
 800dd54:	6a1b      	ldr	r3, [r3, #32]
 800dd56:	69fa      	ldr	r2, [r7, #28]
 800dd58:	429a      	cmp	r2, r3
 800dd5a:	d307      	bcc.n	800dd6c <create_chain+0x88>
				ncl = 2;
 800dd5c:	2302      	movs	r3, #2
 800dd5e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800dd60:	69fa      	ldr	r2, [r7, #28]
 800dd62:	69bb      	ldr	r3, [r7, #24]
 800dd64:	429a      	cmp	r2, r3
 800dd66:	d901      	bls.n	800dd6c <create_chain+0x88>
 800dd68:	2300      	movs	r3, #0
 800dd6a:	e04f      	b.n	800de0c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800dd6c:	69f9      	ldr	r1, [r7, #28]
 800dd6e:	6878      	ldr	r0, [r7, #4]
 800dd70:	f7ff fd66 	bl	800d840 <get_fat>
 800dd74:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d00e      	beq.n	800dd9a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	2b01      	cmp	r3, #1
 800dd80:	d003      	beq.n	800dd8a <create_chain+0xa6>
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd88:	d101      	bne.n	800dd8e <create_chain+0xaa>
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	e03e      	b.n	800de0c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800dd8e:	69fa      	ldr	r2, [r7, #28]
 800dd90:	69bb      	ldr	r3, [r7, #24]
 800dd92:	429a      	cmp	r2, r3
 800dd94:	d1da      	bne.n	800dd4c <create_chain+0x68>
 800dd96:	2300      	movs	r3, #0
 800dd98:	e038      	b.n	800de0c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800dd9a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800dd9c:	f04f 32ff 	mov.w	r2, #4294967295
 800dda0:	69f9      	ldr	r1, [r7, #28]
 800dda2:	6938      	ldr	r0, [r7, #16]
 800dda4:	f7ff fe1f 	bl	800d9e6 <put_fat>
 800dda8:	4603      	mov	r3, r0
 800ddaa:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ddac:	7dfb      	ldrb	r3, [r7, #23]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d109      	bne.n	800ddc6 <create_chain+0xe2>
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d006      	beq.n	800ddc6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ddb8:	69fa      	ldr	r2, [r7, #28]
 800ddba:	6839      	ldr	r1, [r7, #0]
 800ddbc:	6938      	ldr	r0, [r7, #16]
 800ddbe:	f7ff fe12 	bl	800d9e6 <put_fat>
 800ddc2:	4603      	mov	r3, r0
 800ddc4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ddc6:	7dfb      	ldrb	r3, [r7, #23]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d116      	bne.n	800ddfa <create_chain+0x116>
		fs->last_clst = ncl;
 800ddcc:	693b      	ldr	r3, [r7, #16]
 800ddce:	69fa      	ldr	r2, [r7, #28]
 800ddd0:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ddd2:	693b      	ldr	r3, [r7, #16]
 800ddd4:	69da      	ldr	r2, [r3, #28]
 800ddd6:	693b      	ldr	r3, [r7, #16]
 800ddd8:	6a1b      	ldr	r3, [r3, #32]
 800ddda:	3b02      	subs	r3, #2
 800dddc:	429a      	cmp	r2, r3
 800ddde:	d804      	bhi.n	800ddea <create_chain+0x106>
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	69db      	ldr	r3, [r3, #28]
 800dde4:	1e5a      	subs	r2, r3, #1
 800dde6:	693b      	ldr	r3, [r7, #16]
 800dde8:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	791b      	ldrb	r3, [r3, #4]
 800ddee:	f043 0301 	orr.w	r3, r3, #1
 800ddf2:	b2da      	uxtb	r2, r3
 800ddf4:	693b      	ldr	r3, [r7, #16]
 800ddf6:	711a      	strb	r2, [r3, #4]
 800ddf8:	e007      	b.n	800de0a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ddfa:	7dfb      	ldrb	r3, [r7, #23]
 800ddfc:	2b01      	cmp	r3, #1
 800ddfe:	d102      	bne.n	800de06 <create_chain+0x122>
 800de00:	f04f 33ff 	mov.w	r3, #4294967295
 800de04:	e000      	b.n	800de08 <create_chain+0x124>
 800de06:	2301      	movs	r3, #1
 800de08:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800de0a:	69fb      	ldr	r3, [r7, #28]
}
 800de0c:	4618      	mov	r0, r3
 800de0e:	3720      	adds	r7, #32
 800de10:	46bd      	mov	sp, r7
 800de12:	bd80      	pop	{r7, pc}

0800de14 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800de14:	b580      	push	{r7, lr}
 800de16:	b086      	sub	sp, #24
 800de18:	af00      	add	r7, sp, #0
 800de1a:	6078      	str	r0, [r7, #4]
 800de1c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800de24:	683b      	ldr	r3, [r7, #0]
 800de26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800de2a:	d204      	bcs.n	800de36 <dir_sdi+0x22>
 800de2c:	683b      	ldr	r3, [r7, #0]
 800de2e:	f003 031f 	and.w	r3, r3, #31
 800de32:	2b00      	cmp	r3, #0
 800de34:	d001      	beq.n	800de3a <dir_sdi+0x26>
		return FR_INT_ERR;
 800de36:	2302      	movs	r3, #2
 800de38:	e071      	b.n	800df1e <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	683a      	ldr	r2, [r7, #0]
 800de3e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	689b      	ldr	r3, [r3, #8]
 800de44:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800de46:	697b      	ldr	r3, [r7, #20]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d106      	bne.n	800de5a <dir_sdi+0x46>
 800de4c:	693b      	ldr	r3, [r7, #16]
 800de4e:	781b      	ldrb	r3, [r3, #0]
 800de50:	2b02      	cmp	r3, #2
 800de52:	d902      	bls.n	800de5a <dir_sdi+0x46>
		clst = fs->dirbase;
 800de54:	693b      	ldr	r3, [r7, #16]
 800de56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de58:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800de5a:	697b      	ldr	r3, [r7, #20]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d10c      	bne.n	800de7a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	095b      	lsrs	r3, r3, #5
 800de64:	693a      	ldr	r2, [r7, #16]
 800de66:	8912      	ldrh	r2, [r2, #8]
 800de68:	4293      	cmp	r3, r2
 800de6a:	d301      	bcc.n	800de70 <dir_sdi+0x5c>
 800de6c:	2302      	movs	r3, #2
 800de6e:	e056      	b.n	800df1e <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800de70:	693b      	ldr	r3, [r7, #16]
 800de72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	61da      	str	r2, [r3, #28]
 800de78:	e02d      	b.n	800ded6 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800de7a:	693b      	ldr	r3, [r7, #16]
 800de7c:	895b      	ldrh	r3, [r3, #10]
 800de7e:	461a      	mov	r2, r3
 800de80:	693b      	ldr	r3, [r7, #16]
 800de82:	899b      	ldrh	r3, [r3, #12]
 800de84:	fb02 f303 	mul.w	r3, r2, r3
 800de88:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800de8a:	e019      	b.n	800dec0 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	6979      	ldr	r1, [r7, #20]
 800de90:	4618      	mov	r0, r3
 800de92:	f7ff fcd5 	bl	800d840 <get_fat>
 800de96:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800de98:	697b      	ldr	r3, [r7, #20]
 800de9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de9e:	d101      	bne.n	800dea4 <dir_sdi+0x90>
 800dea0:	2301      	movs	r3, #1
 800dea2:	e03c      	b.n	800df1e <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800dea4:	697b      	ldr	r3, [r7, #20]
 800dea6:	2b01      	cmp	r3, #1
 800dea8:	d904      	bls.n	800deb4 <dir_sdi+0xa0>
 800deaa:	693b      	ldr	r3, [r7, #16]
 800deac:	6a1b      	ldr	r3, [r3, #32]
 800deae:	697a      	ldr	r2, [r7, #20]
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d301      	bcc.n	800deb8 <dir_sdi+0xa4>
 800deb4:	2302      	movs	r3, #2
 800deb6:	e032      	b.n	800df1e <dir_sdi+0x10a>
			ofs -= csz;
 800deb8:	683a      	ldr	r2, [r7, #0]
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	1ad3      	subs	r3, r2, r3
 800debe:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dec0:	683a      	ldr	r2, [r7, #0]
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	429a      	cmp	r2, r3
 800dec6:	d2e1      	bcs.n	800de8c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800dec8:	6979      	ldr	r1, [r7, #20]
 800deca:	6938      	ldr	r0, [r7, #16]
 800decc:	f7ff fc99 	bl	800d802 <clust2sect>
 800ded0:	4602      	mov	r2, r0
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	697a      	ldr	r2, [r7, #20]
 800deda:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	69db      	ldr	r3, [r3, #28]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d101      	bne.n	800dee8 <dir_sdi+0xd4>
 800dee4:	2302      	movs	r3, #2
 800dee6:	e01a      	b.n	800df1e <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	69da      	ldr	r2, [r3, #28]
 800deec:	693b      	ldr	r3, [r7, #16]
 800deee:	899b      	ldrh	r3, [r3, #12]
 800def0:	4619      	mov	r1, r3
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	fbb3 f3f1 	udiv	r3, r3, r1
 800def8:	441a      	add	r2, r3
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800defe:	693b      	ldr	r3, [r7, #16]
 800df00:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800df04:	693b      	ldr	r3, [r7, #16]
 800df06:	899b      	ldrh	r3, [r3, #12]
 800df08:	461a      	mov	r2, r3
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	fbb3 f0f2 	udiv	r0, r3, r2
 800df10:	fb00 f202 	mul.w	r2, r0, r2
 800df14:	1a9b      	subs	r3, r3, r2
 800df16:	18ca      	adds	r2, r1, r3
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800df1c:	2300      	movs	r3, #0
}
 800df1e:	4618      	mov	r0, r3
 800df20:	3718      	adds	r7, #24
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}

0800df26 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800df26:	b580      	push	{r7, lr}
 800df28:	b086      	sub	sp, #24
 800df2a:	af00      	add	r7, sp, #0
 800df2c:	6078      	str	r0, [r7, #4]
 800df2e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	695b      	ldr	r3, [r3, #20]
 800df3a:	3320      	adds	r3, #32
 800df3c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	69db      	ldr	r3, [r3, #28]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d003      	beq.n	800df4e <dir_next+0x28>
 800df46:	68bb      	ldr	r3, [r7, #8]
 800df48:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800df4c:	d301      	bcc.n	800df52 <dir_next+0x2c>
 800df4e:	2304      	movs	r3, #4
 800df50:	e0bb      	b.n	800e0ca <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	899b      	ldrh	r3, [r3, #12]
 800df56:	461a      	mov	r2, r3
 800df58:	68bb      	ldr	r3, [r7, #8]
 800df5a:	fbb3 f1f2 	udiv	r1, r3, r2
 800df5e:	fb01 f202 	mul.w	r2, r1, r2
 800df62:	1a9b      	subs	r3, r3, r2
 800df64:	2b00      	cmp	r3, #0
 800df66:	f040 809d 	bne.w	800e0a4 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	69db      	ldr	r3, [r3, #28]
 800df6e:	1c5a      	adds	r2, r3, #1
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	699b      	ldr	r3, [r3, #24]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d10b      	bne.n	800df94 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	095b      	lsrs	r3, r3, #5
 800df80:	68fa      	ldr	r2, [r7, #12]
 800df82:	8912      	ldrh	r2, [r2, #8]
 800df84:	4293      	cmp	r3, r2
 800df86:	f0c0 808d 	bcc.w	800e0a4 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	2200      	movs	r2, #0
 800df8e:	61da      	str	r2, [r3, #28]
 800df90:	2304      	movs	r3, #4
 800df92:	e09a      	b.n	800e0ca <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	899b      	ldrh	r3, [r3, #12]
 800df98:	461a      	mov	r2, r3
 800df9a:	68bb      	ldr	r3, [r7, #8]
 800df9c:	fbb3 f3f2 	udiv	r3, r3, r2
 800dfa0:	68fa      	ldr	r2, [r7, #12]
 800dfa2:	8952      	ldrh	r2, [r2, #10]
 800dfa4:	3a01      	subs	r2, #1
 800dfa6:	4013      	ands	r3, r2
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d17b      	bne.n	800e0a4 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800dfac:	687a      	ldr	r2, [r7, #4]
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	699b      	ldr	r3, [r3, #24]
 800dfb2:	4619      	mov	r1, r3
 800dfb4:	4610      	mov	r0, r2
 800dfb6:	f7ff fc43 	bl	800d840 <get_fat>
 800dfba:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800dfbc:	697b      	ldr	r3, [r7, #20]
 800dfbe:	2b01      	cmp	r3, #1
 800dfc0:	d801      	bhi.n	800dfc6 <dir_next+0xa0>
 800dfc2:	2302      	movs	r3, #2
 800dfc4:	e081      	b.n	800e0ca <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800dfc6:	697b      	ldr	r3, [r7, #20]
 800dfc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfcc:	d101      	bne.n	800dfd2 <dir_next+0xac>
 800dfce:	2301      	movs	r3, #1
 800dfd0:	e07b      	b.n	800e0ca <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	6a1b      	ldr	r3, [r3, #32]
 800dfd6:	697a      	ldr	r2, [r7, #20]
 800dfd8:	429a      	cmp	r2, r3
 800dfda:	d359      	bcc.n	800e090 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d104      	bne.n	800dfec <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	61da      	str	r2, [r3, #28]
 800dfe8:	2304      	movs	r3, #4
 800dfea:	e06e      	b.n	800e0ca <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800dfec:	687a      	ldr	r2, [r7, #4]
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	699b      	ldr	r3, [r3, #24]
 800dff2:	4619      	mov	r1, r3
 800dff4:	4610      	mov	r0, r2
 800dff6:	f7ff fe75 	bl	800dce4 <create_chain>
 800dffa:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800dffc:	697b      	ldr	r3, [r7, #20]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d101      	bne.n	800e006 <dir_next+0xe0>
 800e002:	2307      	movs	r3, #7
 800e004:	e061      	b.n	800e0ca <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e006:	697b      	ldr	r3, [r7, #20]
 800e008:	2b01      	cmp	r3, #1
 800e00a:	d101      	bne.n	800e010 <dir_next+0xea>
 800e00c:	2302      	movs	r3, #2
 800e00e:	e05c      	b.n	800e0ca <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e010:	697b      	ldr	r3, [r7, #20]
 800e012:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e016:	d101      	bne.n	800e01c <dir_next+0xf6>
 800e018:	2301      	movs	r3, #1
 800e01a:	e056      	b.n	800e0ca <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e01c:	68f8      	ldr	r0, [r7, #12]
 800e01e:	f7ff fb7f 	bl	800d720 <sync_window>
 800e022:	4603      	mov	r3, r0
 800e024:	2b00      	cmp	r3, #0
 800e026:	d001      	beq.n	800e02c <dir_next+0x106>
 800e028:	2301      	movs	r3, #1
 800e02a:	e04e      	b.n	800e0ca <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	899b      	ldrh	r3, [r3, #12]
 800e036:	461a      	mov	r2, r3
 800e038:	2100      	movs	r1, #0
 800e03a:	f7ff f9b3 	bl	800d3a4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e03e:	2300      	movs	r3, #0
 800e040:	613b      	str	r3, [r7, #16]
 800e042:	6979      	ldr	r1, [r7, #20]
 800e044:	68f8      	ldr	r0, [r7, #12]
 800e046:	f7ff fbdc 	bl	800d802 <clust2sect>
 800e04a:	4602      	mov	r2, r0
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	639a      	str	r2, [r3, #56]	@ 0x38
 800e050:	e012      	b.n	800e078 <dir_next+0x152>
						fs->wflag = 1;
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	2201      	movs	r2, #1
 800e056:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e058:	68f8      	ldr	r0, [r7, #12]
 800e05a:	f7ff fb61 	bl	800d720 <sync_window>
 800e05e:	4603      	mov	r3, r0
 800e060:	2b00      	cmp	r3, #0
 800e062:	d001      	beq.n	800e068 <dir_next+0x142>
 800e064:	2301      	movs	r3, #1
 800e066:	e030      	b.n	800e0ca <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e068:	693b      	ldr	r3, [r7, #16]
 800e06a:	3301      	adds	r3, #1
 800e06c:	613b      	str	r3, [r7, #16]
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e072:	1c5a      	adds	r2, r3, #1
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	639a      	str	r2, [r3, #56]	@ 0x38
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	895b      	ldrh	r3, [r3, #10]
 800e07c:	461a      	mov	r2, r3
 800e07e:	693b      	ldr	r3, [r7, #16]
 800e080:	4293      	cmp	r3, r2
 800e082:	d3e6      	bcc.n	800e052 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e088:	693b      	ldr	r3, [r7, #16]
 800e08a:	1ad2      	subs	r2, r2, r3
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	639a      	str	r2, [r3, #56]	@ 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	697a      	ldr	r2, [r7, #20]
 800e094:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800e096:	6979      	ldr	r1, [r7, #20]
 800e098:	68f8      	ldr	r0, [r7, #12]
 800e09a:	f7ff fbb2 	bl	800d802 <clust2sect>
 800e09e:	4602      	mov	r2, r0
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	68ba      	ldr	r2, [r7, #8]
 800e0a8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	899b      	ldrh	r3, [r3, #12]
 800e0b4:	461a      	mov	r2, r3
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	fbb3 f0f2 	udiv	r0, r3, r2
 800e0bc:	fb00 f202 	mul.w	r2, r0, r2
 800e0c0:	1a9b      	subs	r3, r3, r2
 800e0c2:	18ca      	adds	r2, r1, r3
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e0c8:	2300      	movs	r3, #0
}
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	3718      	adds	r7, #24
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	bd80      	pop	{r7, pc}

0800e0d2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e0d2:	b580      	push	{r7, lr}
 800e0d4:	b086      	sub	sp, #24
 800e0d6:	af00      	add	r7, sp, #0
 800e0d8:	6078      	str	r0, [r7, #4]
 800e0da:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e0e2:	2100      	movs	r1, #0
 800e0e4:	6878      	ldr	r0, [r7, #4]
 800e0e6:	f7ff fe95 	bl	800de14 <dir_sdi>
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e0ee:	7dfb      	ldrb	r3, [r7, #23]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d12b      	bne.n	800e14c <dir_alloc+0x7a>
		n = 0;
 800e0f4:	2300      	movs	r3, #0
 800e0f6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	69db      	ldr	r3, [r3, #28]
 800e0fc:	4619      	mov	r1, r3
 800e0fe:	68f8      	ldr	r0, [r7, #12]
 800e100:	f7ff fb52 	bl	800d7a8 <move_window>
 800e104:	4603      	mov	r3, r0
 800e106:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e108:	7dfb      	ldrb	r3, [r7, #23]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d11d      	bne.n	800e14a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	6a1b      	ldr	r3, [r3, #32]
 800e112:	781b      	ldrb	r3, [r3, #0]
 800e114:	2be5      	cmp	r3, #229	@ 0xe5
 800e116:	d004      	beq.n	800e122 <dir_alloc+0x50>
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	6a1b      	ldr	r3, [r3, #32]
 800e11c:	781b      	ldrb	r3, [r3, #0]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d107      	bne.n	800e132 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e122:	693b      	ldr	r3, [r7, #16]
 800e124:	3301      	adds	r3, #1
 800e126:	613b      	str	r3, [r7, #16]
 800e128:	693a      	ldr	r2, [r7, #16]
 800e12a:	683b      	ldr	r3, [r7, #0]
 800e12c:	429a      	cmp	r2, r3
 800e12e:	d102      	bne.n	800e136 <dir_alloc+0x64>
 800e130:	e00c      	b.n	800e14c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e132:	2300      	movs	r3, #0
 800e134:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e136:	2101      	movs	r1, #1
 800e138:	6878      	ldr	r0, [r7, #4]
 800e13a:	f7ff fef4 	bl	800df26 <dir_next>
 800e13e:	4603      	mov	r3, r0
 800e140:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e142:	7dfb      	ldrb	r3, [r7, #23]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d0d7      	beq.n	800e0f8 <dir_alloc+0x26>
 800e148:	e000      	b.n	800e14c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e14a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e14c:	7dfb      	ldrb	r3, [r7, #23]
 800e14e:	2b04      	cmp	r3, #4
 800e150:	d101      	bne.n	800e156 <dir_alloc+0x84>
 800e152:	2307      	movs	r3, #7
 800e154:	75fb      	strb	r3, [r7, #23]
	return res;
 800e156:	7dfb      	ldrb	r3, [r7, #23]
}
 800e158:	4618      	mov	r0, r3
 800e15a:	3718      	adds	r7, #24
 800e15c:	46bd      	mov	sp, r7
 800e15e:	bd80      	pop	{r7, pc}

0800e160 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b084      	sub	sp, #16
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
 800e168:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e16a:	683b      	ldr	r3, [r7, #0]
 800e16c:	331a      	adds	r3, #26
 800e16e:	4618      	mov	r0, r3
 800e170:	f7ff f874 	bl	800d25c <ld_word>
 800e174:	4603      	mov	r3, r0
 800e176:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	781b      	ldrb	r3, [r3, #0]
 800e17c:	2b03      	cmp	r3, #3
 800e17e:	d109      	bne.n	800e194 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	3314      	adds	r3, #20
 800e184:	4618      	mov	r0, r3
 800e186:	f7ff f869 	bl	800d25c <ld_word>
 800e18a:	4603      	mov	r3, r0
 800e18c:	041b      	lsls	r3, r3, #16
 800e18e:	68fa      	ldr	r2, [r7, #12]
 800e190:	4313      	orrs	r3, r2
 800e192:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e194:	68fb      	ldr	r3, [r7, #12]
}
 800e196:	4618      	mov	r0, r3
 800e198:	3710      	adds	r7, #16
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bd80      	pop	{r7, pc}

0800e19e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e19e:	b580      	push	{r7, lr}
 800e1a0:	b084      	sub	sp, #16
 800e1a2:	af00      	add	r7, sp, #0
 800e1a4:	60f8      	str	r0, [r7, #12]
 800e1a6:	60b9      	str	r1, [r7, #8]
 800e1a8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e1aa:	68bb      	ldr	r3, [r7, #8]
 800e1ac:	331a      	adds	r3, #26
 800e1ae:	687a      	ldr	r2, [r7, #4]
 800e1b0:	b292      	uxth	r2, r2
 800e1b2:	4611      	mov	r1, r2
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f7ff f88d 	bl	800d2d4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	781b      	ldrb	r3, [r3, #0]
 800e1be:	2b03      	cmp	r3, #3
 800e1c0:	d109      	bne.n	800e1d6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e1c2:	68bb      	ldr	r3, [r7, #8]
 800e1c4:	f103 0214 	add.w	r2, r3, #20
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	0c1b      	lsrs	r3, r3, #16
 800e1cc:	b29b      	uxth	r3, r3
 800e1ce:	4619      	mov	r1, r3
 800e1d0:	4610      	mov	r0, r2
 800e1d2:	f7ff f87f 	bl	800d2d4 <st_word>
	}
}
 800e1d6:	bf00      	nop
 800e1d8:	3710      	adds	r7, #16
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	bd80      	pop	{r7, pc}
	...

0800e1e0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800e1e0:	b590      	push	{r4, r7, lr}
 800e1e2:	b087      	sub	sp, #28
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
 800e1e8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800e1ea:	683b      	ldr	r3, [r7, #0]
 800e1ec:	331a      	adds	r3, #26
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f7ff f834 	bl	800d25c <ld_word>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d001      	beq.n	800e1fe <cmp_lfn+0x1e>
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	e059      	b.n	800e2b2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	781b      	ldrb	r3, [r3, #0]
 800e202:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e206:	1e5a      	subs	r2, r3, #1
 800e208:	4613      	mov	r3, r2
 800e20a:	005b      	lsls	r3, r3, #1
 800e20c:	4413      	add	r3, r2
 800e20e:	009b      	lsls	r3, r3, #2
 800e210:	4413      	add	r3, r2
 800e212:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e214:	2301      	movs	r3, #1
 800e216:	81fb      	strh	r3, [r7, #14]
 800e218:	2300      	movs	r3, #0
 800e21a:	613b      	str	r3, [r7, #16]
 800e21c:	e033      	b.n	800e286 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e21e:	4a27      	ldr	r2, [pc, #156]	@ (800e2bc <cmp_lfn+0xdc>)
 800e220:	693b      	ldr	r3, [r7, #16]
 800e222:	4413      	add	r3, r2
 800e224:	781b      	ldrb	r3, [r3, #0]
 800e226:	461a      	mov	r2, r3
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	4413      	add	r3, r2
 800e22c:	4618      	mov	r0, r3
 800e22e:	f7ff f815 	bl	800d25c <ld_word>
 800e232:	4603      	mov	r3, r0
 800e234:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e236:	89fb      	ldrh	r3, [r7, #14]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d01a      	beq.n	800e272 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800e23c:	697b      	ldr	r3, [r7, #20]
 800e23e:	2bfe      	cmp	r3, #254	@ 0xfe
 800e240:	d812      	bhi.n	800e268 <cmp_lfn+0x88>
 800e242:	89bb      	ldrh	r3, [r7, #12]
 800e244:	4618      	mov	r0, r3
 800e246:	f001 fc23 	bl	800fa90 <ff_wtoupper>
 800e24a:	4603      	mov	r3, r0
 800e24c:	461c      	mov	r4, r3
 800e24e:	697b      	ldr	r3, [r7, #20]
 800e250:	1c5a      	adds	r2, r3, #1
 800e252:	617a      	str	r2, [r7, #20]
 800e254:	005b      	lsls	r3, r3, #1
 800e256:	687a      	ldr	r2, [r7, #4]
 800e258:	4413      	add	r3, r2
 800e25a:	881b      	ldrh	r3, [r3, #0]
 800e25c:	4618      	mov	r0, r3
 800e25e:	f001 fc17 	bl	800fa90 <ff_wtoupper>
 800e262:	4603      	mov	r3, r0
 800e264:	429c      	cmp	r4, r3
 800e266:	d001      	beq.n	800e26c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800e268:	2300      	movs	r3, #0
 800e26a:	e022      	b.n	800e2b2 <cmp_lfn+0xd2>
			}
			wc = uc;
 800e26c:	89bb      	ldrh	r3, [r7, #12]
 800e26e:	81fb      	strh	r3, [r7, #14]
 800e270:	e006      	b.n	800e280 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800e272:	89bb      	ldrh	r3, [r7, #12]
 800e274:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e278:	4293      	cmp	r3, r2
 800e27a:	d001      	beq.n	800e280 <cmp_lfn+0xa0>
 800e27c:	2300      	movs	r3, #0
 800e27e:	e018      	b.n	800e2b2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e280:	693b      	ldr	r3, [r7, #16]
 800e282:	3301      	adds	r3, #1
 800e284:	613b      	str	r3, [r7, #16]
 800e286:	693b      	ldr	r3, [r7, #16]
 800e288:	2b0c      	cmp	r3, #12
 800e28a:	d9c8      	bls.n	800e21e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	781b      	ldrb	r3, [r3, #0]
 800e290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e294:	2b00      	cmp	r3, #0
 800e296:	d00b      	beq.n	800e2b0 <cmp_lfn+0xd0>
 800e298:	89fb      	ldrh	r3, [r7, #14]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d008      	beq.n	800e2b0 <cmp_lfn+0xd0>
 800e29e:	697b      	ldr	r3, [r7, #20]
 800e2a0:	005b      	lsls	r3, r3, #1
 800e2a2:	687a      	ldr	r2, [r7, #4]
 800e2a4:	4413      	add	r3, r2
 800e2a6:	881b      	ldrh	r3, [r3, #0]
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d001      	beq.n	800e2b0 <cmp_lfn+0xd0>
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	e000      	b.n	800e2b2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800e2b0:	2301      	movs	r3, #1
}
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	371c      	adds	r7, #28
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	bd90      	pop	{r4, r7, pc}
 800e2ba:	bf00      	nop
 800e2bc:	08013b44 	.word	0x08013b44

0800e2c0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b088      	sub	sp, #32
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	60f8      	str	r0, [r7, #12]
 800e2c8:	60b9      	str	r1, [r7, #8]
 800e2ca:	4611      	mov	r1, r2
 800e2cc:	461a      	mov	r2, r3
 800e2ce:	460b      	mov	r3, r1
 800e2d0:	71fb      	strb	r3, [r7, #7]
 800e2d2:	4613      	mov	r3, r2
 800e2d4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800e2d6:	68bb      	ldr	r3, [r7, #8]
 800e2d8:	330d      	adds	r3, #13
 800e2da:	79ba      	ldrb	r2, [r7, #6]
 800e2dc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800e2de:	68bb      	ldr	r3, [r7, #8]
 800e2e0:	330b      	adds	r3, #11
 800e2e2:	220f      	movs	r2, #15
 800e2e4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800e2e6:	68bb      	ldr	r3, [r7, #8]
 800e2e8:	330c      	adds	r3, #12
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800e2ee:	68bb      	ldr	r3, [r7, #8]
 800e2f0:	331a      	adds	r3, #26
 800e2f2:	2100      	movs	r1, #0
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	f7fe ffed 	bl	800d2d4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800e2fa:	79fb      	ldrb	r3, [r7, #7]
 800e2fc:	1e5a      	subs	r2, r3, #1
 800e2fe:	4613      	mov	r3, r2
 800e300:	005b      	lsls	r3, r3, #1
 800e302:	4413      	add	r3, r2
 800e304:	009b      	lsls	r3, r3, #2
 800e306:	4413      	add	r3, r2
 800e308:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800e30a:	2300      	movs	r3, #0
 800e30c:	82fb      	strh	r3, [r7, #22]
 800e30e:	2300      	movs	r3, #0
 800e310:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800e312:	8afb      	ldrh	r3, [r7, #22]
 800e314:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e318:	4293      	cmp	r3, r2
 800e31a:	d007      	beq.n	800e32c <put_lfn+0x6c>
 800e31c:	69fb      	ldr	r3, [r7, #28]
 800e31e:	1c5a      	adds	r2, r3, #1
 800e320:	61fa      	str	r2, [r7, #28]
 800e322:	005b      	lsls	r3, r3, #1
 800e324:	68fa      	ldr	r2, [r7, #12]
 800e326:	4413      	add	r3, r2
 800e328:	881b      	ldrh	r3, [r3, #0]
 800e32a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800e32c:	4a17      	ldr	r2, [pc, #92]	@ (800e38c <put_lfn+0xcc>)
 800e32e:	69bb      	ldr	r3, [r7, #24]
 800e330:	4413      	add	r3, r2
 800e332:	781b      	ldrb	r3, [r3, #0]
 800e334:	461a      	mov	r2, r3
 800e336:	68bb      	ldr	r3, [r7, #8]
 800e338:	4413      	add	r3, r2
 800e33a:	8afa      	ldrh	r2, [r7, #22]
 800e33c:	4611      	mov	r1, r2
 800e33e:	4618      	mov	r0, r3
 800e340:	f7fe ffc8 	bl	800d2d4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800e344:	8afb      	ldrh	r3, [r7, #22]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d102      	bne.n	800e350 <put_lfn+0x90>
 800e34a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e34e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800e350:	69bb      	ldr	r3, [r7, #24]
 800e352:	3301      	adds	r3, #1
 800e354:	61bb      	str	r3, [r7, #24]
 800e356:	69bb      	ldr	r3, [r7, #24]
 800e358:	2b0c      	cmp	r3, #12
 800e35a:	d9da      	bls.n	800e312 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800e35c:	8afb      	ldrh	r3, [r7, #22]
 800e35e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e362:	4293      	cmp	r3, r2
 800e364:	d006      	beq.n	800e374 <put_lfn+0xb4>
 800e366:	69fb      	ldr	r3, [r7, #28]
 800e368:	005b      	lsls	r3, r3, #1
 800e36a:	68fa      	ldr	r2, [r7, #12]
 800e36c:	4413      	add	r3, r2
 800e36e:	881b      	ldrh	r3, [r3, #0]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d103      	bne.n	800e37c <put_lfn+0xbc>
 800e374:	79fb      	ldrb	r3, [r7, #7]
 800e376:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e37a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	79fa      	ldrb	r2, [r7, #7]
 800e380:	701a      	strb	r2, [r3, #0]
}
 800e382:	bf00      	nop
 800e384:	3720      	adds	r7, #32
 800e386:	46bd      	mov	sp, r7
 800e388:	bd80      	pop	{r7, pc}
 800e38a:	bf00      	nop
 800e38c:	08013b44 	.word	0x08013b44

0800e390 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800e390:	b580      	push	{r7, lr}
 800e392:	b08c      	sub	sp, #48	@ 0x30
 800e394:	af00      	add	r7, sp, #0
 800e396:	60f8      	str	r0, [r7, #12]
 800e398:	60b9      	str	r1, [r7, #8]
 800e39a:	607a      	str	r2, [r7, #4]
 800e39c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800e39e:	220b      	movs	r2, #11
 800e3a0:	68b9      	ldr	r1, [r7, #8]
 800e3a2:	68f8      	ldr	r0, [r7, #12]
 800e3a4:	f7fe ffdd 	bl	800d362 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	2b05      	cmp	r3, #5
 800e3ac:	d929      	bls.n	800e402 <gen_numname+0x72>
		sr = seq;
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800e3b2:	e020      	b.n	800e3f6 <gen_numname+0x66>
			wc = *lfn++;
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	1c9a      	adds	r2, r3, #2
 800e3b8:	607a      	str	r2, [r7, #4]
 800e3ba:	881b      	ldrh	r3, [r3, #0]
 800e3bc:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800e3be:	2300      	movs	r3, #0
 800e3c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e3c2:	e015      	b.n	800e3f0 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800e3c4:	69fb      	ldr	r3, [r7, #28]
 800e3c6:	005a      	lsls	r2, r3, #1
 800e3c8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e3ca:	f003 0301 	and.w	r3, r3, #1
 800e3ce:	4413      	add	r3, r2
 800e3d0:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800e3d2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e3d4:	085b      	lsrs	r3, r3, #1
 800e3d6:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800e3d8:	69fb      	ldr	r3, [r7, #28]
 800e3da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d003      	beq.n	800e3ea <gen_numname+0x5a>
 800e3e2:	69fa      	ldr	r2, [r7, #28]
 800e3e4:	4b30      	ldr	r3, [pc, #192]	@ (800e4a8 <gen_numname+0x118>)
 800e3e6:	4053      	eors	r3, r2
 800e3e8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800e3ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3ec:	3301      	adds	r3, #1
 800e3ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e3f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3f2:	2b0f      	cmp	r3, #15
 800e3f4:	d9e6      	bls.n	800e3c4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	881b      	ldrh	r3, [r3, #0]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d1da      	bne.n	800e3b4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800e3fe:	69fb      	ldr	r3, [r7, #28]
 800e400:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800e402:	2307      	movs	r3, #7
 800e404:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800e406:	683b      	ldr	r3, [r7, #0]
 800e408:	b2db      	uxtb	r3, r3
 800e40a:	f003 030f 	and.w	r3, r3, #15
 800e40e:	b2db      	uxtb	r3, r3
 800e410:	3330      	adds	r3, #48	@ 0x30
 800e412:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800e416:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e41a:	2b39      	cmp	r3, #57	@ 0x39
 800e41c:	d904      	bls.n	800e428 <gen_numname+0x98>
 800e41e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e422:	3307      	adds	r3, #7
 800e424:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800e428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e42a:	1e5a      	subs	r2, r3, #1
 800e42c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800e42e:	3330      	adds	r3, #48	@ 0x30
 800e430:	443b      	add	r3, r7
 800e432:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800e436:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	091b      	lsrs	r3, r3, #4
 800e43e:	603b      	str	r3, [r7, #0]
	} while (seq);
 800e440:	683b      	ldr	r3, [r7, #0]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d1df      	bne.n	800e406 <gen_numname+0x76>
	ns[i] = '~';
 800e446:	f107 0214 	add.w	r2, r7, #20
 800e44a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e44c:	4413      	add	r3, r2
 800e44e:	227e      	movs	r2, #126	@ 0x7e
 800e450:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800e452:	2300      	movs	r3, #0
 800e454:	627b      	str	r3, [r7, #36]	@ 0x24
 800e456:	e002      	b.n	800e45e <gen_numname+0xce>
 800e458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e45a:	3301      	adds	r3, #1
 800e45c:	627b      	str	r3, [r7, #36]	@ 0x24
 800e45e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e462:	429a      	cmp	r2, r3
 800e464:	d205      	bcs.n	800e472 <gen_numname+0xe2>
 800e466:	68fa      	ldr	r2, [r7, #12]
 800e468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e46a:	4413      	add	r3, r2
 800e46c:	781b      	ldrb	r3, [r3, #0]
 800e46e:	2b20      	cmp	r3, #32
 800e470:	d1f2      	bne.n	800e458 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800e472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e474:	2b07      	cmp	r3, #7
 800e476:	d807      	bhi.n	800e488 <gen_numname+0xf8>
 800e478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e47a:	1c5a      	adds	r2, r3, #1
 800e47c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800e47e:	3330      	adds	r3, #48	@ 0x30
 800e480:	443b      	add	r3, r7
 800e482:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800e486:	e000      	b.n	800e48a <gen_numname+0xfa>
 800e488:	2120      	movs	r1, #32
 800e48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e48c:	1c5a      	adds	r2, r3, #1
 800e48e:	627a      	str	r2, [r7, #36]	@ 0x24
 800e490:	68fa      	ldr	r2, [r7, #12]
 800e492:	4413      	add	r3, r2
 800e494:	460a      	mov	r2, r1
 800e496:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800e498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e49a:	2b07      	cmp	r3, #7
 800e49c:	d9e9      	bls.n	800e472 <gen_numname+0xe2>
}
 800e49e:	bf00      	nop
 800e4a0:	bf00      	nop
 800e4a2:	3730      	adds	r7, #48	@ 0x30
 800e4a4:	46bd      	mov	sp, r7
 800e4a6:	bd80      	pop	{r7, pc}
 800e4a8:	00011021 	.word	0x00011021

0800e4ac <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800e4ac:	b480      	push	{r7}
 800e4ae:	b085      	sub	sp, #20
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800e4b8:	230b      	movs	r3, #11
 800e4ba:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800e4bc:	7bfb      	ldrb	r3, [r7, #15]
 800e4be:	b2da      	uxtb	r2, r3
 800e4c0:	0852      	lsrs	r2, r2, #1
 800e4c2:	01db      	lsls	r3, r3, #7
 800e4c4:	4313      	orrs	r3, r2
 800e4c6:	b2da      	uxtb	r2, r3
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	1c59      	adds	r1, r3, #1
 800e4cc:	6079      	str	r1, [r7, #4]
 800e4ce:	781b      	ldrb	r3, [r3, #0]
 800e4d0:	4413      	add	r3, r2
 800e4d2:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800e4d4:	68bb      	ldr	r3, [r7, #8]
 800e4d6:	3b01      	subs	r3, #1
 800e4d8:	60bb      	str	r3, [r7, #8]
 800e4da:	68bb      	ldr	r3, [r7, #8]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d1ed      	bne.n	800e4bc <sum_sfn+0x10>
	return sum;
 800e4e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4e2:	4618      	mov	r0, r3
 800e4e4:	3714      	adds	r7, #20
 800e4e6:	46bd      	mov	sp, r7
 800e4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ec:	4770      	bx	lr

0800e4ee <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800e4ee:	b580      	push	{r7, lr}
 800e4f0:	b086      	sub	sp, #24
 800e4f2:	af00      	add	r7, sp, #0
 800e4f4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e4fc:	2100      	movs	r1, #0
 800e4fe:	6878      	ldr	r0, [r7, #4]
 800e500:	f7ff fc88 	bl	800de14 <dir_sdi>
 800e504:	4603      	mov	r3, r0
 800e506:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e508:	7dfb      	ldrb	r3, [r7, #23]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d001      	beq.n	800e512 <dir_find+0x24>
 800e50e:	7dfb      	ldrb	r3, [r7, #23]
 800e510:	e0a9      	b.n	800e666 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e512:	23ff      	movs	r3, #255	@ 0xff
 800e514:	753b      	strb	r3, [r7, #20]
 800e516:	7d3b      	ldrb	r3, [r7, #20]
 800e518:	757b      	strb	r3, [r7, #21]
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	f04f 32ff 	mov.w	r2, #4294967295
 800e520:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	69db      	ldr	r3, [r3, #28]
 800e526:	4619      	mov	r1, r3
 800e528:	6938      	ldr	r0, [r7, #16]
 800e52a:	f7ff f93d 	bl	800d7a8 <move_window>
 800e52e:	4603      	mov	r3, r0
 800e530:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e532:	7dfb      	ldrb	r3, [r7, #23]
 800e534:	2b00      	cmp	r3, #0
 800e536:	f040 8090 	bne.w	800e65a <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	6a1b      	ldr	r3, [r3, #32]
 800e53e:	781b      	ldrb	r3, [r3, #0]
 800e540:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e542:	7dbb      	ldrb	r3, [r7, #22]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d102      	bne.n	800e54e <dir_find+0x60>
 800e548:	2304      	movs	r3, #4
 800e54a:	75fb      	strb	r3, [r7, #23]
 800e54c:	e08a      	b.n	800e664 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	6a1b      	ldr	r3, [r3, #32]
 800e552:	330b      	adds	r3, #11
 800e554:	781b      	ldrb	r3, [r3, #0]
 800e556:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e55a:	73fb      	strb	r3, [r7, #15]
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	7bfa      	ldrb	r2, [r7, #15]
 800e560:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800e562:	7dbb      	ldrb	r3, [r7, #22]
 800e564:	2be5      	cmp	r3, #229	@ 0xe5
 800e566:	d007      	beq.n	800e578 <dir_find+0x8a>
 800e568:	7bfb      	ldrb	r3, [r7, #15]
 800e56a:	f003 0308 	and.w	r3, r3, #8
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d009      	beq.n	800e586 <dir_find+0x98>
 800e572:	7bfb      	ldrb	r3, [r7, #15]
 800e574:	2b0f      	cmp	r3, #15
 800e576:	d006      	beq.n	800e586 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e578:	23ff      	movs	r3, #255	@ 0xff
 800e57a:	757b      	strb	r3, [r7, #21]
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	f04f 32ff 	mov.w	r2, #4294967295
 800e582:	631a      	str	r2, [r3, #48]	@ 0x30
 800e584:	e05e      	b.n	800e644 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800e586:	7bfb      	ldrb	r3, [r7, #15]
 800e588:	2b0f      	cmp	r3, #15
 800e58a:	d136      	bne.n	800e5fa <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e596:	2b00      	cmp	r3, #0
 800e598:	d154      	bne.n	800e644 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800e59a:	7dbb      	ldrb	r3, [r7, #22]
 800e59c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d00d      	beq.n	800e5c0 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	6a1b      	ldr	r3, [r3, #32]
 800e5a8:	7b5b      	ldrb	r3, [r3, #13]
 800e5aa:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800e5ac:	7dbb      	ldrb	r3, [r7, #22]
 800e5ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e5b2:	75bb      	strb	r3, [r7, #22]
 800e5b4:	7dbb      	ldrb	r3, [r7, #22]
 800e5b6:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	695a      	ldr	r2, [r3, #20]
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e5c0:	7dba      	ldrb	r2, [r7, #22]
 800e5c2:	7d7b      	ldrb	r3, [r7, #21]
 800e5c4:	429a      	cmp	r2, r3
 800e5c6:	d115      	bne.n	800e5f4 <dir_find+0x106>
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	6a1b      	ldr	r3, [r3, #32]
 800e5cc:	330d      	adds	r3, #13
 800e5ce:	781b      	ldrb	r3, [r3, #0]
 800e5d0:	7d3a      	ldrb	r2, [r7, #20]
 800e5d2:	429a      	cmp	r2, r3
 800e5d4:	d10e      	bne.n	800e5f4 <dir_find+0x106>
 800e5d6:	693b      	ldr	r3, [r7, #16]
 800e5d8:	691a      	ldr	r2, [r3, #16]
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	6a1b      	ldr	r3, [r3, #32]
 800e5de:	4619      	mov	r1, r3
 800e5e0:	4610      	mov	r0, r2
 800e5e2:	f7ff fdfd 	bl	800e1e0 <cmp_lfn>
 800e5e6:	4603      	mov	r3, r0
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d003      	beq.n	800e5f4 <dir_find+0x106>
 800e5ec:	7d7b      	ldrb	r3, [r7, #21]
 800e5ee:	3b01      	subs	r3, #1
 800e5f0:	b2db      	uxtb	r3, r3
 800e5f2:	e000      	b.n	800e5f6 <dir_find+0x108>
 800e5f4:	23ff      	movs	r3, #255	@ 0xff
 800e5f6:	757b      	strb	r3, [r7, #21]
 800e5f8:	e024      	b.n	800e644 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e5fa:	7d7b      	ldrb	r3, [r7, #21]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d109      	bne.n	800e614 <dir_find+0x126>
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	6a1b      	ldr	r3, [r3, #32]
 800e604:	4618      	mov	r0, r3
 800e606:	f7ff ff51 	bl	800e4ac <sum_sfn>
 800e60a:	4603      	mov	r3, r0
 800e60c:	461a      	mov	r2, r3
 800e60e:	7d3b      	ldrb	r3, [r7, #20]
 800e610:	4293      	cmp	r3, r2
 800e612:	d024      	beq.n	800e65e <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e61a:	f003 0301 	and.w	r3, r3, #1
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d10a      	bne.n	800e638 <dir_find+0x14a>
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	6a18      	ldr	r0, [r3, #32]
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	3324      	adds	r3, #36	@ 0x24
 800e62a:	220b      	movs	r2, #11
 800e62c:	4619      	mov	r1, r3
 800e62e:	f7fe fed4 	bl	800d3da <mem_cmp>
 800e632:	4603      	mov	r3, r0
 800e634:	2b00      	cmp	r3, #0
 800e636:	d014      	beq.n	800e662 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e638:	23ff      	movs	r3, #255	@ 0xff
 800e63a:	757b      	strb	r3, [r7, #21]
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	f04f 32ff 	mov.w	r2, #4294967295
 800e642:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e644:	2100      	movs	r1, #0
 800e646:	6878      	ldr	r0, [r7, #4]
 800e648:	f7ff fc6d 	bl	800df26 <dir_next>
 800e64c:	4603      	mov	r3, r0
 800e64e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e650:	7dfb      	ldrb	r3, [r7, #23]
 800e652:	2b00      	cmp	r3, #0
 800e654:	f43f af65 	beq.w	800e522 <dir_find+0x34>
 800e658:	e004      	b.n	800e664 <dir_find+0x176>
		if (res != FR_OK) break;
 800e65a:	bf00      	nop
 800e65c:	e002      	b.n	800e664 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e65e:	bf00      	nop
 800e660:	e000      	b.n	800e664 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e662:	bf00      	nop

	return res;
 800e664:	7dfb      	ldrb	r3, [r7, #23]
}
 800e666:	4618      	mov	r0, r3
 800e668:	3718      	adds	r7, #24
 800e66a:	46bd      	mov	sp, r7
 800e66c:	bd80      	pop	{r7, pc}
	...

0800e670 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b08c      	sub	sp, #48	@ 0x30
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e684:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d001      	beq.n	800e690 <dir_register+0x20>
 800e68c:	2306      	movs	r3, #6
 800e68e:	e0e0      	b.n	800e852 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800e690:	2300      	movs	r3, #0
 800e692:	627b      	str	r3, [r7, #36]	@ 0x24
 800e694:	e002      	b.n	800e69c <dir_register+0x2c>
 800e696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e698:	3301      	adds	r3, #1
 800e69a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e69c:	69fb      	ldr	r3, [r7, #28]
 800e69e:	691a      	ldr	r2, [r3, #16]
 800e6a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a2:	005b      	lsls	r3, r3, #1
 800e6a4:	4413      	add	r3, r2
 800e6a6:	881b      	ldrh	r3, [r3, #0]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d1f4      	bne.n	800e696 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800e6b2:	f107 030c 	add.w	r3, r7, #12
 800e6b6:	220c      	movs	r2, #12
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	f7fe fe52 	bl	800d362 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800e6be:	7dfb      	ldrb	r3, [r7, #23]
 800e6c0:	f003 0301 	and.w	r3, r3, #1
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d032      	beq.n	800e72e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	2240      	movs	r2, #64	@ 0x40
 800e6cc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800e6d0:	2301      	movs	r3, #1
 800e6d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e6d4:	e016      	b.n	800e704 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800e6dc:	69fb      	ldr	r3, [r7, #28]
 800e6de:	691a      	ldr	r2, [r3, #16]
 800e6e0:	f107 010c 	add.w	r1, r7, #12
 800e6e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6e6:	f7ff fe53 	bl	800e390 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800e6ea:	6878      	ldr	r0, [r7, #4]
 800e6ec:	f7ff feff 	bl	800e4ee <dir_find>
 800e6f0:	4603      	mov	r3, r0
 800e6f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800e6f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d106      	bne.n	800e70c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800e6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e700:	3301      	adds	r3, #1
 800e702:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e706:	2b63      	cmp	r3, #99	@ 0x63
 800e708:	d9e5      	bls.n	800e6d6 <dir_register+0x66>
 800e70a:	e000      	b.n	800e70e <dir_register+0x9e>
			if (res != FR_OK) break;
 800e70c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800e70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e710:	2b64      	cmp	r3, #100	@ 0x64
 800e712:	d101      	bne.n	800e718 <dir_register+0xa8>
 800e714:	2307      	movs	r3, #7
 800e716:	e09c      	b.n	800e852 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800e718:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e71c:	2b04      	cmp	r3, #4
 800e71e:	d002      	beq.n	800e726 <dir_register+0xb6>
 800e720:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e724:	e095      	b.n	800e852 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800e726:	7dfa      	ldrb	r2, [r7, #23]
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800e72e:	7dfb      	ldrb	r3, [r7, #23]
 800e730:	f003 0302 	and.w	r3, r3, #2
 800e734:	2b00      	cmp	r3, #0
 800e736:	d007      	beq.n	800e748 <dir_register+0xd8>
 800e738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e73a:	330c      	adds	r3, #12
 800e73c:	4a47      	ldr	r2, [pc, #284]	@ (800e85c <dir_register+0x1ec>)
 800e73e:	fba2 2303 	umull	r2, r3, r2, r3
 800e742:	089b      	lsrs	r3, r3, #2
 800e744:	3301      	adds	r3, #1
 800e746:	e000      	b.n	800e74a <dir_register+0xda>
 800e748:	2301      	movs	r3, #1
 800e74a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800e74c:	6a39      	ldr	r1, [r7, #32]
 800e74e:	6878      	ldr	r0, [r7, #4]
 800e750:	f7ff fcbf 	bl	800e0d2 <dir_alloc>
 800e754:	4603      	mov	r3, r0
 800e756:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800e75a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d148      	bne.n	800e7f4 <dir_register+0x184>
 800e762:	6a3b      	ldr	r3, [r7, #32]
 800e764:	3b01      	subs	r3, #1
 800e766:	623b      	str	r3, [r7, #32]
 800e768:	6a3b      	ldr	r3, [r7, #32]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d042      	beq.n	800e7f4 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	695a      	ldr	r2, [r3, #20]
 800e772:	6a3b      	ldr	r3, [r7, #32]
 800e774:	015b      	lsls	r3, r3, #5
 800e776:	1ad3      	subs	r3, r2, r3
 800e778:	4619      	mov	r1, r3
 800e77a:	6878      	ldr	r0, [r7, #4]
 800e77c:	f7ff fb4a 	bl	800de14 <dir_sdi>
 800e780:	4603      	mov	r3, r0
 800e782:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800e786:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d132      	bne.n	800e7f4 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	3324      	adds	r3, #36	@ 0x24
 800e792:	4618      	mov	r0, r3
 800e794:	f7ff fe8a 	bl	800e4ac <sum_sfn>
 800e798:	4603      	mov	r3, r0
 800e79a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	69db      	ldr	r3, [r3, #28]
 800e7a0:	4619      	mov	r1, r3
 800e7a2:	69f8      	ldr	r0, [r7, #28]
 800e7a4:	f7ff f800 	bl	800d7a8 <move_window>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800e7ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d11d      	bne.n	800e7f2 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800e7b6:	69fb      	ldr	r3, [r7, #28]
 800e7b8:	6918      	ldr	r0, [r3, #16]
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	6a19      	ldr	r1, [r3, #32]
 800e7be:	6a3b      	ldr	r3, [r7, #32]
 800e7c0:	b2da      	uxtb	r2, r3
 800e7c2:	7efb      	ldrb	r3, [r7, #27]
 800e7c4:	f7ff fd7c 	bl	800e2c0 <put_lfn>
				fs->wflag = 1;
 800e7c8:	69fb      	ldr	r3, [r7, #28]
 800e7ca:	2201      	movs	r2, #1
 800e7cc:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800e7ce:	2100      	movs	r1, #0
 800e7d0:	6878      	ldr	r0, [r7, #4]
 800e7d2:	f7ff fba8 	bl	800df26 <dir_next>
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800e7dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d107      	bne.n	800e7f4 <dir_register+0x184>
 800e7e4:	6a3b      	ldr	r3, [r7, #32]
 800e7e6:	3b01      	subs	r3, #1
 800e7e8:	623b      	str	r3, [r7, #32]
 800e7ea:	6a3b      	ldr	r3, [r7, #32]
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d1d5      	bne.n	800e79c <dir_register+0x12c>
 800e7f0:	e000      	b.n	800e7f4 <dir_register+0x184>
				if (res != FR_OK) break;
 800e7f2:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e7f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d128      	bne.n	800e84e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	69db      	ldr	r3, [r3, #28]
 800e800:	4619      	mov	r1, r3
 800e802:	69f8      	ldr	r0, [r7, #28]
 800e804:	f7fe ffd0 	bl	800d7a8 <move_window>
 800e808:	4603      	mov	r3, r0
 800e80a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800e80e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e812:	2b00      	cmp	r3, #0
 800e814:	d11b      	bne.n	800e84e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	6a1b      	ldr	r3, [r3, #32]
 800e81a:	2220      	movs	r2, #32
 800e81c:	2100      	movs	r1, #0
 800e81e:	4618      	mov	r0, r3
 800e820:	f7fe fdc0 	bl	800d3a4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	6a18      	ldr	r0, [r3, #32]
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	3324      	adds	r3, #36	@ 0x24
 800e82c:	220b      	movs	r2, #11
 800e82e:	4619      	mov	r1, r3
 800e830:	f7fe fd97 	bl	800d362 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	6a1b      	ldr	r3, [r3, #32]
 800e83e:	330c      	adds	r3, #12
 800e840:	f002 0218 	and.w	r2, r2, #24
 800e844:	b2d2      	uxtb	r2, r2
 800e846:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800e848:	69fb      	ldr	r3, [r7, #28]
 800e84a:	2201      	movs	r2, #1
 800e84c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e84e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800e852:	4618      	mov	r0, r3
 800e854:	3730      	adds	r7, #48	@ 0x30
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}
 800e85a:	bf00      	nop
 800e85c:	4ec4ec4f 	.word	0x4ec4ec4f

0800e860 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b08a      	sub	sp, #40	@ 0x28
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
 800e868:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	613b      	str	r3, [r7, #16]
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	691b      	ldr	r3, [r3, #16]
 800e876:	60fb      	str	r3, [r7, #12]
 800e878:	2300      	movs	r3, #0
 800e87a:	617b      	str	r3, [r7, #20]
 800e87c:	697b      	ldr	r3, [r7, #20]
 800e87e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800e880:	69bb      	ldr	r3, [r7, #24]
 800e882:	1c5a      	adds	r2, r3, #1
 800e884:	61ba      	str	r2, [r7, #24]
 800e886:	693a      	ldr	r2, [r7, #16]
 800e888:	4413      	add	r3, r2
 800e88a:	781b      	ldrb	r3, [r3, #0]
 800e88c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800e88e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e890:	2b1f      	cmp	r3, #31
 800e892:	d940      	bls.n	800e916 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800e894:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e896:	2b2f      	cmp	r3, #47	@ 0x2f
 800e898:	d006      	beq.n	800e8a8 <create_name+0x48>
 800e89a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e89c:	2b5c      	cmp	r3, #92	@ 0x5c
 800e89e:	d110      	bne.n	800e8c2 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e8a0:	e002      	b.n	800e8a8 <create_name+0x48>
 800e8a2:	69bb      	ldr	r3, [r7, #24]
 800e8a4:	3301      	adds	r3, #1
 800e8a6:	61bb      	str	r3, [r7, #24]
 800e8a8:	693a      	ldr	r2, [r7, #16]
 800e8aa:	69bb      	ldr	r3, [r7, #24]
 800e8ac:	4413      	add	r3, r2
 800e8ae:	781b      	ldrb	r3, [r3, #0]
 800e8b0:	2b2f      	cmp	r3, #47	@ 0x2f
 800e8b2:	d0f6      	beq.n	800e8a2 <create_name+0x42>
 800e8b4:	693a      	ldr	r2, [r7, #16]
 800e8b6:	69bb      	ldr	r3, [r7, #24]
 800e8b8:	4413      	add	r3, r2
 800e8ba:	781b      	ldrb	r3, [r3, #0]
 800e8bc:	2b5c      	cmp	r3, #92	@ 0x5c
 800e8be:	d0f0      	beq.n	800e8a2 <create_name+0x42>
			break;
 800e8c0:	e02a      	b.n	800e918 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800e8c2:	697b      	ldr	r3, [r7, #20]
 800e8c4:	2bfe      	cmp	r3, #254	@ 0xfe
 800e8c6:	d901      	bls.n	800e8cc <create_name+0x6c>
 800e8c8:	2306      	movs	r3, #6
 800e8ca:	e17d      	b.n	800ebc8 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800e8cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e8ce:	b2db      	uxtb	r3, r3
 800e8d0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800e8d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e8d4:	2101      	movs	r1, #1
 800e8d6:	4618      	mov	r0, r3
 800e8d8:	f001 f89e 	bl	800fa18 <ff_convert>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800e8e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d101      	bne.n	800e8ea <create_name+0x8a>
 800e8e6:	2306      	movs	r3, #6
 800e8e8:	e16e      	b.n	800ebc8 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800e8ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e8ec:	2b7f      	cmp	r3, #127	@ 0x7f
 800e8ee:	d809      	bhi.n	800e904 <create_name+0xa4>
 800e8f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e8f2:	4619      	mov	r1, r3
 800e8f4:	488d      	ldr	r0, [pc, #564]	@ (800eb2c <create_name+0x2cc>)
 800e8f6:	f7fe fd97 	bl	800d428 <chk_chr>
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d001      	beq.n	800e904 <create_name+0xa4>
 800e900:	2306      	movs	r3, #6
 800e902:	e161      	b.n	800ebc8 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800e904:	697b      	ldr	r3, [r7, #20]
 800e906:	1c5a      	adds	r2, r3, #1
 800e908:	617a      	str	r2, [r7, #20]
 800e90a:	005b      	lsls	r3, r3, #1
 800e90c:	68fa      	ldr	r2, [r7, #12]
 800e90e:	4413      	add	r3, r2
 800e910:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800e912:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800e914:	e7b4      	b.n	800e880 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800e916:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800e918:	693a      	ldr	r2, [r7, #16]
 800e91a:	69bb      	ldr	r3, [r7, #24]
 800e91c:	441a      	add	r2, r3
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e922:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e924:	2b1f      	cmp	r3, #31
 800e926:	d801      	bhi.n	800e92c <create_name+0xcc>
 800e928:	2304      	movs	r3, #4
 800e92a:	e000      	b.n	800e92e <create_name+0xce>
 800e92c:	2300      	movs	r3, #0
 800e92e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800e932:	e011      	b.n	800e958 <create_name+0xf8>
		w = lfn[di - 1];
 800e934:	697a      	ldr	r2, [r7, #20]
 800e936:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e93a:	4413      	add	r3, r2
 800e93c:	005b      	lsls	r3, r3, #1
 800e93e:	68fa      	ldr	r2, [r7, #12]
 800e940:	4413      	add	r3, r2
 800e942:	881b      	ldrh	r3, [r3, #0]
 800e944:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800e946:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e948:	2b20      	cmp	r3, #32
 800e94a:	d002      	beq.n	800e952 <create_name+0xf2>
 800e94c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e94e:	2b2e      	cmp	r3, #46	@ 0x2e
 800e950:	d106      	bne.n	800e960 <create_name+0x100>
		di--;
 800e952:	697b      	ldr	r3, [r7, #20]
 800e954:	3b01      	subs	r3, #1
 800e956:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800e958:	697b      	ldr	r3, [r7, #20]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d1ea      	bne.n	800e934 <create_name+0xd4>
 800e95e:	e000      	b.n	800e962 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800e960:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800e962:	697b      	ldr	r3, [r7, #20]
 800e964:	005b      	lsls	r3, r3, #1
 800e966:	68fa      	ldr	r2, [r7, #12]
 800e968:	4413      	add	r3, r2
 800e96a:	2200      	movs	r2, #0
 800e96c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800e96e:	697b      	ldr	r3, [r7, #20]
 800e970:	2b00      	cmp	r3, #0
 800e972:	d101      	bne.n	800e978 <create_name+0x118>
 800e974:	2306      	movs	r3, #6
 800e976:	e127      	b.n	800ebc8 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	3324      	adds	r3, #36	@ 0x24
 800e97c:	220b      	movs	r2, #11
 800e97e:	2120      	movs	r1, #32
 800e980:	4618      	mov	r0, r3
 800e982:	f7fe fd0f 	bl	800d3a4 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800e986:	2300      	movs	r3, #0
 800e988:	61bb      	str	r3, [r7, #24]
 800e98a:	e002      	b.n	800e992 <create_name+0x132>
 800e98c:	69bb      	ldr	r3, [r7, #24]
 800e98e:	3301      	adds	r3, #1
 800e990:	61bb      	str	r3, [r7, #24]
 800e992:	69bb      	ldr	r3, [r7, #24]
 800e994:	005b      	lsls	r3, r3, #1
 800e996:	68fa      	ldr	r2, [r7, #12]
 800e998:	4413      	add	r3, r2
 800e99a:	881b      	ldrh	r3, [r3, #0]
 800e99c:	2b20      	cmp	r3, #32
 800e99e:	d0f5      	beq.n	800e98c <create_name+0x12c>
 800e9a0:	69bb      	ldr	r3, [r7, #24]
 800e9a2:	005b      	lsls	r3, r3, #1
 800e9a4:	68fa      	ldr	r2, [r7, #12]
 800e9a6:	4413      	add	r3, r2
 800e9a8:	881b      	ldrh	r3, [r3, #0]
 800e9aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800e9ac:	d0ee      	beq.n	800e98c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800e9ae:	69bb      	ldr	r3, [r7, #24]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d009      	beq.n	800e9c8 <create_name+0x168>
 800e9b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e9b8:	f043 0303 	orr.w	r3, r3, #3
 800e9bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800e9c0:	e002      	b.n	800e9c8 <create_name+0x168>
 800e9c2:	697b      	ldr	r3, [r7, #20]
 800e9c4:	3b01      	subs	r3, #1
 800e9c6:	617b      	str	r3, [r7, #20]
 800e9c8:	697b      	ldr	r3, [r7, #20]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d009      	beq.n	800e9e2 <create_name+0x182>
 800e9ce:	697a      	ldr	r2, [r7, #20]
 800e9d0:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e9d4:	4413      	add	r3, r2
 800e9d6:	005b      	lsls	r3, r3, #1
 800e9d8:	68fa      	ldr	r2, [r7, #12]
 800e9da:	4413      	add	r3, r2
 800e9dc:	881b      	ldrh	r3, [r3, #0]
 800e9de:	2b2e      	cmp	r3, #46	@ 0x2e
 800e9e0:	d1ef      	bne.n	800e9c2 <create_name+0x162>

	i = b = 0; ni = 8;
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	623b      	str	r3, [r7, #32]
 800e9ec:	2308      	movs	r3, #8
 800e9ee:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800e9f0:	69bb      	ldr	r3, [r7, #24]
 800e9f2:	1c5a      	adds	r2, r3, #1
 800e9f4:	61ba      	str	r2, [r7, #24]
 800e9f6:	005b      	lsls	r3, r3, #1
 800e9f8:	68fa      	ldr	r2, [r7, #12]
 800e9fa:	4413      	add	r3, r2
 800e9fc:	881b      	ldrh	r3, [r3, #0]
 800e9fe:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800ea00:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	f000 8090 	beq.w	800eb28 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800ea08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ea0a:	2b20      	cmp	r3, #32
 800ea0c:	d006      	beq.n	800ea1c <create_name+0x1bc>
 800ea0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ea10:	2b2e      	cmp	r3, #46	@ 0x2e
 800ea12:	d10a      	bne.n	800ea2a <create_name+0x1ca>
 800ea14:	69ba      	ldr	r2, [r7, #24]
 800ea16:	697b      	ldr	r3, [r7, #20]
 800ea18:	429a      	cmp	r2, r3
 800ea1a:	d006      	beq.n	800ea2a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800ea1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ea20:	f043 0303 	orr.w	r3, r3, #3
 800ea24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ea28:	e07d      	b.n	800eb26 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800ea2a:	6a3a      	ldr	r2, [r7, #32]
 800ea2c:	69fb      	ldr	r3, [r7, #28]
 800ea2e:	429a      	cmp	r2, r3
 800ea30:	d203      	bcs.n	800ea3a <create_name+0x1da>
 800ea32:	69ba      	ldr	r2, [r7, #24]
 800ea34:	697b      	ldr	r3, [r7, #20]
 800ea36:	429a      	cmp	r2, r3
 800ea38:	d123      	bne.n	800ea82 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800ea3a:	69fb      	ldr	r3, [r7, #28]
 800ea3c:	2b0b      	cmp	r3, #11
 800ea3e:	d106      	bne.n	800ea4e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800ea40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ea44:	f043 0303 	orr.w	r3, r3, #3
 800ea48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ea4c:	e075      	b.n	800eb3a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800ea4e:	69ba      	ldr	r2, [r7, #24]
 800ea50:	697b      	ldr	r3, [r7, #20]
 800ea52:	429a      	cmp	r2, r3
 800ea54:	d005      	beq.n	800ea62 <create_name+0x202>
 800ea56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ea5a:	f043 0303 	orr.w	r3, r3, #3
 800ea5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800ea62:	69ba      	ldr	r2, [r7, #24]
 800ea64:	697b      	ldr	r3, [r7, #20]
 800ea66:	429a      	cmp	r2, r3
 800ea68:	d866      	bhi.n	800eb38 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800ea6a:	697b      	ldr	r3, [r7, #20]
 800ea6c:	61bb      	str	r3, [r7, #24]
 800ea6e:	2308      	movs	r3, #8
 800ea70:	623b      	str	r3, [r7, #32]
 800ea72:	230b      	movs	r3, #11
 800ea74:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800ea76:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ea7a:	009b      	lsls	r3, r3, #2
 800ea7c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ea80:	e051      	b.n	800eb26 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800ea82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ea84:	2b7f      	cmp	r3, #127	@ 0x7f
 800ea86:	d914      	bls.n	800eab2 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800ea88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ea8a:	2100      	movs	r1, #0
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	f000 ffc3 	bl	800fa18 <ff_convert>
 800ea92:	4603      	mov	r3, r0
 800ea94:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800ea96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d004      	beq.n	800eaa6 <create_name+0x246>
 800ea9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ea9e:	3b80      	subs	r3, #128	@ 0x80
 800eaa0:	4a23      	ldr	r2, [pc, #140]	@ (800eb30 <create_name+0x2d0>)
 800eaa2:	5cd3      	ldrb	r3, [r2, r3]
 800eaa4:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800eaa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eaaa:	f043 0302 	orr.w	r3, r3, #2
 800eaae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800eab2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d007      	beq.n	800eac8 <create_name+0x268>
 800eab8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eaba:	4619      	mov	r1, r3
 800eabc:	481d      	ldr	r0, [pc, #116]	@ (800eb34 <create_name+0x2d4>)
 800eabe:	f7fe fcb3 	bl	800d428 <chk_chr>
 800eac2:	4603      	mov	r3, r0
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d008      	beq.n	800eada <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800eac8:	235f      	movs	r3, #95	@ 0x5f
 800eaca:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800eacc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ead0:	f043 0303 	orr.w	r3, r3, #3
 800ead4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ead8:	e01b      	b.n	800eb12 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800eada:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eadc:	2b40      	cmp	r3, #64	@ 0x40
 800eade:	d909      	bls.n	800eaf4 <create_name+0x294>
 800eae0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eae2:	2b5a      	cmp	r3, #90	@ 0x5a
 800eae4:	d806      	bhi.n	800eaf4 <create_name+0x294>
					b |= 2;
 800eae6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eaea:	f043 0302 	orr.w	r3, r3, #2
 800eaee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800eaf2:	e00e      	b.n	800eb12 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800eaf4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eaf6:	2b60      	cmp	r3, #96	@ 0x60
 800eaf8:	d90b      	bls.n	800eb12 <create_name+0x2b2>
 800eafa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eafc:	2b7a      	cmp	r3, #122	@ 0x7a
 800eafe:	d808      	bhi.n	800eb12 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800eb00:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eb04:	f043 0301 	orr.w	r3, r3, #1
 800eb08:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800eb0c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800eb0e:	3b20      	subs	r3, #32
 800eb10:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800eb12:	6a3b      	ldr	r3, [r7, #32]
 800eb14:	1c5a      	adds	r2, r3, #1
 800eb16:	623a      	str	r2, [r7, #32]
 800eb18:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800eb1a:	b2d1      	uxtb	r1, r2
 800eb1c:	687a      	ldr	r2, [r7, #4]
 800eb1e:	4413      	add	r3, r2
 800eb20:	460a      	mov	r2, r1
 800eb22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800eb26:	e763      	b.n	800e9f0 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800eb28:	bf00      	nop
 800eb2a:	e006      	b.n	800eb3a <create_name+0x2da>
 800eb2c:	080139c0 	.word	0x080139c0
 800eb30:	08013ac4 	.word	0x08013ac4
 800eb34:	080139cc 	.word	0x080139cc
			if (si > di) break;			/* No extension */
 800eb38:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800eb40:	2be5      	cmp	r3, #229	@ 0xe5
 800eb42:	d103      	bne.n	800eb4c <create_name+0x2ec>
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	2205      	movs	r2, #5
 800eb48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800eb4c:	69fb      	ldr	r3, [r7, #28]
 800eb4e:	2b08      	cmp	r3, #8
 800eb50:	d104      	bne.n	800eb5c <create_name+0x2fc>
 800eb52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eb56:	009b      	lsls	r3, r3, #2
 800eb58:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800eb5c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eb60:	f003 030c 	and.w	r3, r3, #12
 800eb64:	2b0c      	cmp	r3, #12
 800eb66:	d005      	beq.n	800eb74 <create_name+0x314>
 800eb68:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eb6c:	f003 0303 	and.w	r3, r3, #3
 800eb70:	2b03      	cmp	r3, #3
 800eb72:	d105      	bne.n	800eb80 <create_name+0x320>
 800eb74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb78:	f043 0302 	orr.w	r3, r3, #2
 800eb7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800eb80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb84:	f003 0302 	and.w	r3, r3, #2
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d117      	bne.n	800ebbc <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800eb8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eb90:	f003 0303 	and.w	r3, r3, #3
 800eb94:	2b01      	cmp	r3, #1
 800eb96:	d105      	bne.n	800eba4 <create_name+0x344>
 800eb98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb9c:	f043 0310 	orr.w	r3, r3, #16
 800eba0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800eba4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800eba8:	f003 030c 	and.w	r3, r3, #12
 800ebac:	2b04      	cmp	r3, #4
 800ebae:	d105      	bne.n	800ebbc <create_name+0x35c>
 800ebb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ebb4:	f043 0308 	orr.w	r3, r3, #8
 800ebb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ebc2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800ebc6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800ebc8:	4618      	mov	r0, r3
 800ebca:	3728      	adds	r7, #40	@ 0x28
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	bd80      	pop	{r7, pc}

0800ebd0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b086      	sub	sp, #24
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
 800ebd8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ebde:	693b      	ldr	r3, [r7, #16]
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ebe4:	e002      	b.n	800ebec <follow_path+0x1c>
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	3301      	adds	r3, #1
 800ebea:	603b      	str	r3, [r7, #0]
 800ebec:	683b      	ldr	r3, [r7, #0]
 800ebee:	781b      	ldrb	r3, [r3, #0]
 800ebf0:	2b2f      	cmp	r3, #47	@ 0x2f
 800ebf2:	d0f8      	beq.n	800ebe6 <follow_path+0x16>
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	781b      	ldrb	r3, [r3, #0]
 800ebf8:	2b5c      	cmp	r3, #92	@ 0x5c
 800ebfa:	d0f4      	beq.n	800ebe6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ebfc:	693b      	ldr	r3, [r7, #16]
 800ebfe:	2200      	movs	r2, #0
 800ec00:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	2b1f      	cmp	r3, #31
 800ec08:	d80a      	bhi.n	800ec20 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	2280      	movs	r2, #128	@ 0x80
 800ec0e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800ec12:	2100      	movs	r1, #0
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	f7ff f8fd 	bl	800de14 <dir_sdi>
 800ec1a:	4603      	mov	r3, r0
 800ec1c:	75fb      	strb	r3, [r7, #23]
 800ec1e:	e048      	b.n	800ecb2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ec20:	463b      	mov	r3, r7
 800ec22:	4619      	mov	r1, r3
 800ec24:	6878      	ldr	r0, [r7, #4]
 800ec26:	f7ff fe1b 	bl	800e860 <create_name>
 800ec2a:	4603      	mov	r3, r0
 800ec2c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ec2e:	7dfb      	ldrb	r3, [r7, #23]
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d139      	bne.n	800eca8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ec34:	6878      	ldr	r0, [r7, #4]
 800ec36:	f7ff fc5a 	bl	800e4ee <dir_find>
 800ec3a:	4603      	mov	r3, r0
 800ec3c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800ec44:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ec46:	7dfb      	ldrb	r3, [r7, #23]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d00a      	beq.n	800ec62 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ec4c:	7dfb      	ldrb	r3, [r7, #23]
 800ec4e:	2b04      	cmp	r3, #4
 800ec50:	d12c      	bne.n	800ecac <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ec52:	7afb      	ldrb	r3, [r7, #11]
 800ec54:	f003 0304 	and.w	r3, r3, #4
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d127      	bne.n	800ecac <follow_path+0xdc>
 800ec5c:	2305      	movs	r3, #5
 800ec5e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ec60:	e024      	b.n	800ecac <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ec62:	7afb      	ldrb	r3, [r7, #11]
 800ec64:	f003 0304 	and.w	r3, r3, #4
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d121      	bne.n	800ecb0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800ec6c:	693b      	ldr	r3, [r7, #16]
 800ec6e:	799b      	ldrb	r3, [r3, #6]
 800ec70:	f003 0310 	and.w	r3, r3, #16
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d102      	bne.n	800ec7e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800ec78:	2305      	movs	r3, #5
 800ec7a:	75fb      	strb	r3, [r7, #23]
 800ec7c:	e019      	b.n	800ecb2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	695b      	ldr	r3, [r3, #20]
 800ec88:	68fa      	ldr	r2, [r7, #12]
 800ec8a:	8992      	ldrh	r2, [r2, #12]
 800ec8c:	fbb3 f0f2 	udiv	r0, r3, r2
 800ec90:	fb00 f202 	mul.w	r2, r0, r2
 800ec94:	1a9b      	subs	r3, r3, r2
 800ec96:	440b      	add	r3, r1
 800ec98:	4619      	mov	r1, r3
 800ec9a:	68f8      	ldr	r0, [r7, #12]
 800ec9c:	f7ff fa60 	bl	800e160 <ld_clust>
 800eca0:	4602      	mov	r2, r0
 800eca2:	693b      	ldr	r3, [r7, #16]
 800eca4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800eca6:	e7bb      	b.n	800ec20 <follow_path+0x50>
			if (res != FR_OK) break;
 800eca8:	bf00      	nop
 800ecaa:	e002      	b.n	800ecb2 <follow_path+0xe2>
				break;
 800ecac:	bf00      	nop
 800ecae:	e000      	b.n	800ecb2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ecb0:	bf00      	nop
			}
		}
	}

	return res;
 800ecb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	3718      	adds	r7, #24
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	bd80      	pop	{r7, pc}

0800ecbc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800ecbc:	b480      	push	{r7}
 800ecbe:	b087      	sub	sp, #28
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800ecc4:	f04f 33ff 	mov.w	r3, #4294967295
 800ecc8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d031      	beq.n	800ed36 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	617b      	str	r3, [r7, #20]
 800ecd8:	e002      	b.n	800ece0 <get_ldnumber+0x24>
 800ecda:	697b      	ldr	r3, [r7, #20]
 800ecdc:	3301      	adds	r3, #1
 800ecde:	617b      	str	r3, [r7, #20]
 800ece0:	697b      	ldr	r3, [r7, #20]
 800ece2:	781b      	ldrb	r3, [r3, #0]
 800ece4:	2b1f      	cmp	r3, #31
 800ece6:	d903      	bls.n	800ecf0 <get_ldnumber+0x34>
 800ece8:	697b      	ldr	r3, [r7, #20]
 800ecea:	781b      	ldrb	r3, [r3, #0]
 800ecec:	2b3a      	cmp	r3, #58	@ 0x3a
 800ecee:	d1f4      	bne.n	800ecda <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ecf0:	697b      	ldr	r3, [r7, #20]
 800ecf2:	781b      	ldrb	r3, [r3, #0]
 800ecf4:	2b3a      	cmp	r3, #58	@ 0x3a
 800ecf6:	d11c      	bne.n	800ed32 <get_ldnumber+0x76>
			tp = *path;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	1c5a      	adds	r2, r3, #1
 800ed02:	60fa      	str	r2, [r7, #12]
 800ed04:	781b      	ldrb	r3, [r3, #0]
 800ed06:	3b30      	subs	r3, #48	@ 0x30
 800ed08:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ed0a:	68bb      	ldr	r3, [r7, #8]
 800ed0c:	2b09      	cmp	r3, #9
 800ed0e:	d80e      	bhi.n	800ed2e <get_ldnumber+0x72>
 800ed10:	68fa      	ldr	r2, [r7, #12]
 800ed12:	697b      	ldr	r3, [r7, #20]
 800ed14:	429a      	cmp	r2, r3
 800ed16:	d10a      	bne.n	800ed2e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ed18:	68bb      	ldr	r3, [r7, #8]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d107      	bne.n	800ed2e <get_ldnumber+0x72>
					vol = (int)i;
 800ed1e:	68bb      	ldr	r3, [r7, #8]
 800ed20:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ed22:	697b      	ldr	r3, [r7, #20]
 800ed24:	3301      	adds	r3, #1
 800ed26:	617b      	str	r3, [r7, #20]
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	697a      	ldr	r2, [r7, #20]
 800ed2c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ed2e:	693b      	ldr	r3, [r7, #16]
 800ed30:	e002      	b.n	800ed38 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ed32:	2300      	movs	r3, #0
 800ed34:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ed36:	693b      	ldr	r3, [r7, #16]
}
 800ed38:	4618      	mov	r0, r3
 800ed3a:	371c      	adds	r7, #28
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed42:	4770      	bx	lr

0800ed44 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ed44:	b580      	push	{r7, lr}
 800ed46:	b082      	sub	sp, #8
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
 800ed4c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2200      	movs	r2, #0
 800ed52:	70da      	strb	r2, [r3, #3]
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f04f 32ff 	mov.w	r2, #4294967295
 800ed5a:	639a      	str	r2, [r3, #56]	@ 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ed5c:	6839      	ldr	r1, [r7, #0]
 800ed5e:	6878      	ldr	r0, [r7, #4]
 800ed60:	f7fe fd22 	bl	800d7a8 <move_window>
 800ed64:	4603      	mov	r3, r0
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d001      	beq.n	800ed6e <check_fs+0x2a>
 800ed6a:	2304      	movs	r3, #4
 800ed6c:	e038      	b.n	800ede0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	333c      	adds	r3, #60	@ 0x3c
 800ed72:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ed76:	4618      	mov	r0, r3
 800ed78:	f7fe fa70 	bl	800d25c <ld_word>
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	461a      	mov	r2, r3
 800ed80:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ed84:	429a      	cmp	r2, r3
 800ed86:	d001      	beq.n	800ed8c <check_fs+0x48>
 800ed88:	2303      	movs	r3, #3
 800ed8a:	e029      	b.n	800ede0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ed92:	2be9      	cmp	r3, #233	@ 0xe9
 800ed94:	d009      	beq.n	800edaa <check_fs+0x66>
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ed9c:	2beb      	cmp	r3, #235	@ 0xeb
 800ed9e:	d11e      	bne.n	800edde <check_fs+0x9a>
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800eda6:	2b90      	cmp	r3, #144	@ 0x90
 800eda8:	d119      	bne.n	800edde <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	333c      	adds	r3, #60	@ 0x3c
 800edae:	3336      	adds	r3, #54	@ 0x36
 800edb0:	4618      	mov	r0, r3
 800edb2:	f7fe fa6c 	bl	800d28e <ld_dword>
 800edb6:	4603      	mov	r3, r0
 800edb8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800edbc:	4a0a      	ldr	r2, [pc, #40]	@ (800ede8 <check_fs+0xa4>)
 800edbe:	4293      	cmp	r3, r2
 800edc0:	d101      	bne.n	800edc6 <check_fs+0x82>
 800edc2:	2300      	movs	r3, #0
 800edc4:	e00c      	b.n	800ede0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	333c      	adds	r3, #60	@ 0x3c
 800edca:	3352      	adds	r3, #82	@ 0x52
 800edcc:	4618      	mov	r0, r3
 800edce:	f7fe fa5e 	bl	800d28e <ld_dword>
 800edd2:	4603      	mov	r3, r0
 800edd4:	4a05      	ldr	r2, [pc, #20]	@ (800edec <check_fs+0xa8>)
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d101      	bne.n	800edde <check_fs+0x9a>
 800edda:	2300      	movs	r3, #0
 800eddc:	e000      	b.n	800ede0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800edde:	2302      	movs	r3, #2
}
 800ede0:	4618      	mov	r0, r3
 800ede2:	3708      	adds	r7, #8
 800ede4:	46bd      	mov	sp, r7
 800ede6:	bd80      	pop	{r7, pc}
 800ede8:	00544146 	.word	0x00544146
 800edec:	33544146 	.word	0x33544146

0800edf0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b096      	sub	sp, #88	@ 0x58
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	60f8      	str	r0, [r7, #12]
 800edf8:	60b9      	str	r1, [r7, #8]
 800edfa:	4613      	mov	r3, r2
 800edfc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800edfe:	68bb      	ldr	r3, [r7, #8]
 800ee00:	2200      	movs	r2, #0
 800ee02:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ee04:	68f8      	ldr	r0, [r7, #12]
 800ee06:	f7ff ff59 	bl	800ecbc <get_ldnumber>
 800ee0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ee0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	da01      	bge.n	800ee16 <find_volume+0x26>
 800ee12:	230b      	movs	r3, #11
 800ee14:	e26a      	b.n	800f2ec <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ee16:	4aa3      	ldr	r2, [pc, #652]	@ (800f0a4 <find_volume+0x2b4>)
 800ee18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ee1e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ee20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d101      	bne.n	800ee2a <find_volume+0x3a>
 800ee26:	230c      	movs	r3, #12
 800ee28:	e260      	b.n	800f2ec <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 800ee2a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ee2c:	f7fe fb17 	bl	800d45e <lock_fs>
 800ee30:	4603      	mov	r3, r0
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d101      	bne.n	800ee3a <find_volume+0x4a>
 800ee36:	230f      	movs	r3, #15
 800ee38:	e258      	b.n	800f2ec <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 800ee3a:	68bb      	ldr	r3, [r7, #8]
 800ee3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ee3e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800ee40:	79fb      	ldrb	r3, [r7, #7]
 800ee42:	f023 0301 	bic.w	r3, r3, #1
 800ee46:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800ee48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee4a:	781b      	ldrb	r3, [r3, #0]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d01a      	beq.n	800ee86 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800ee50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee52:	785b      	ldrb	r3, [r3, #1]
 800ee54:	4618      	mov	r0, r3
 800ee56:	f7fe f961 	bl	800d11c <disk_status>
 800ee5a:	4603      	mov	r3, r0
 800ee5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ee60:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ee64:	f003 0301 	and.w	r3, r3, #1
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d10c      	bne.n	800ee86 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ee6c:	79fb      	ldrb	r3, [r7, #7]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d007      	beq.n	800ee82 <find_volume+0x92>
 800ee72:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ee76:	f003 0304 	and.w	r3, r3, #4
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d001      	beq.n	800ee82 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800ee7e:	230a      	movs	r3, #10
 800ee80:	e234      	b.n	800f2ec <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 800ee82:	2300      	movs	r3, #0
 800ee84:	e232      	b.n	800f2ec <find_volume+0x4fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ee86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee88:	2200      	movs	r2, #0
 800ee8a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800ee8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee8e:	b2da      	uxtb	r2, r3
 800ee90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee92:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ee94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee96:	785b      	ldrb	r3, [r3, #1]
 800ee98:	4618      	mov	r0, r3
 800ee9a:	f7fe f959 	bl	800d150 <disk_initialize>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800eea4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eea8:	f003 0301 	and.w	r3, r3, #1
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d001      	beq.n	800eeb4 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800eeb0:	2303      	movs	r3, #3
 800eeb2:	e21b      	b.n	800f2ec <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800eeb4:	79fb      	ldrb	r3, [r7, #7]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d007      	beq.n	800eeca <find_volume+0xda>
 800eeba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eebe:	f003 0304 	and.w	r3, r3, #4
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d001      	beq.n	800eeca <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800eec6:	230a      	movs	r3, #10
 800eec8:	e210      	b.n	800f2ec <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800eeca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eecc:	7858      	ldrb	r0, [r3, #1]
 800eece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eed0:	330c      	adds	r3, #12
 800eed2:	461a      	mov	r2, r3
 800eed4:	2102      	movs	r1, #2
 800eed6:	f7fe f9a3 	bl	800d220 <disk_ioctl>
 800eeda:	4603      	mov	r3, r0
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d001      	beq.n	800eee4 <find_volume+0xf4>
 800eee0:	2301      	movs	r3, #1
 800eee2:	e203      	b.n	800f2ec <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800eee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eee6:	899b      	ldrh	r3, [r3, #12]
 800eee8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eeec:	d80d      	bhi.n	800ef0a <find_volume+0x11a>
 800eeee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eef0:	899b      	ldrh	r3, [r3, #12]
 800eef2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eef6:	d308      	bcc.n	800ef0a <find_volume+0x11a>
 800eef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eefa:	899b      	ldrh	r3, [r3, #12]
 800eefc:	461a      	mov	r2, r3
 800eefe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef00:	899b      	ldrh	r3, [r3, #12]
 800ef02:	3b01      	subs	r3, #1
 800ef04:	4013      	ands	r3, r2
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d001      	beq.n	800ef0e <find_volume+0x11e>
 800ef0a:	2301      	movs	r3, #1
 800ef0c:	e1ee      	b.n	800f2ec <find_volume+0x4fc>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ef0e:	2300      	movs	r3, #0
 800ef10:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ef12:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ef14:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ef16:	f7ff ff15 	bl	800ed44 <check_fs>
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ef20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ef24:	2b02      	cmp	r3, #2
 800ef26:	d149      	bne.n	800efbc <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ef28:	2300      	movs	r3, #0
 800ef2a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ef2c:	e01e      	b.n	800ef6c <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ef2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef30:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800ef34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ef36:	011b      	lsls	r3, r3, #4
 800ef38:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800ef3c:	4413      	add	r3, r2
 800ef3e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800ef40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef42:	3304      	adds	r3, #4
 800ef44:	781b      	ldrb	r3, [r3, #0]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d006      	beq.n	800ef58 <find_volume+0x168>
 800ef4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef4c:	3308      	adds	r3, #8
 800ef4e:	4618      	mov	r0, r3
 800ef50:	f7fe f99d 	bl	800d28e <ld_dword>
 800ef54:	4602      	mov	r2, r0
 800ef56:	e000      	b.n	800ef5a <find_volume+0x16a>
 800ef58:	2200      	movs	r2, #0
 800ef5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ef5c:	009b      	lsls	r3, r3, #2
 800ef5e:	3358      	adds	r3, #88	@ 0x58
 800ef60:	443b      	add	r3, r7
 800ef62:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ef66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ef68:	3301      	adds	r3, #1
 800ef6a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ef6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ef6e:	2b03      	cmp	r3, #3
 800ef70:	d9dd      	bls.n	800ef2e <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ef72:	2300      	movs	r3, #0
 800ef74:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800ef76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d002      	beq.n	800ef82 <find_volume+0x192>
 800ef7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ef7e:	3b01      	subs	r3, #1
 800ef80:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800ef82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ef84:	009b      	lsls	r3, r3, #2
 800ef86:	3358      	adds	r3, #88	@ 0x58
 800ef88:	443b      	add	r3, r7
 800ef8a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ef8e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800ef90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d005      	beq.n	800efa2 <find_volume+0x1b2>
 800ef96:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ef98:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ef9a:	f7ff fed3 	bl	800ed44 <check_fs>
 800ef9e:	4603      	mov	r3, r0
 800efa0:	e000      	b.n	800efa4 <find_volume+0x1b4>
 800efa2:	2303      	movs	r3, #3
 800efa4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800efa8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800efac:	2b01      	cmp	r3, #1
 800efae:	d905      	bls.n	800efbc <find_volume+0x1cc>
 800efb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800efb2:	3301      	adds	r3, #1
 800efb4:	643b      	str	r3, [r7, #64]	@ 0x40
 800efb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800efb8:	2b03      	cmp	r3, #3
 800efba:	d9e2      	bls.n	800ef82 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800efbc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800efc0:	2b04      	cmp	r3, #4
 800efc2:	d101      	bne.n	800efc8 <find_volume+0x1d8>
 800efc4:	2301      	movs	r3, #1
 800efc6:	e191      	b.n	800f2ec <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800efc8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800efcc:	2b01      	cmp	r3, #1
 800efce:	d901      	bls.n	800efd4 <find_volume+0x1e4>
 800efd0:	230d      	movs	r3, #13
 800efd2:	e18b      	b.n	800f2ec <find_volume+0x4fc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800efd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efd6:	333c      	adds	r3, #60	@ 0x3c
 800efd8:	330b      	adds	r3, #11
 800efda:	4618      	mov	r0, r3
 800efdc:	f7fe f93e 	bl	800d25c <ld_word>
 800efe0:	4603      	mov	r3, r0
 800efe2:	461a      	mov	r2, r3
 800efe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efe6:	899b      	ldrh	r3, [r3, #12]
 800efe8:	429a      	cmp	r2, r3
 800efea:	d001      	beq.n	800eff0 <find_volume+0x200>
 800efec:	230d      	movs	r3, #13
 800efee:	e17d      	b.n	800f2ec <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800eff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eff2:	333c      	adds	r3, #60	@ 0x3c
 800eff4:	3316      	adds	r3, #22
 800eff6:	4618      	mov	r0, r3
 800eff8:	f7fe f930 	bl	800d25c <ld_word>
 800effc:	4603      	mov	r3, r0
 800effe:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f000:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f002:	2b00      	cmp	r3, #0
 800f004:	d106      	bne.n	800f014 <find_volume+0x224>
 800f006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f008:	333c      	adds	r3, #60	@ 0x3c
 800f00a:	3324      	adds	r3, #36	@ 0x24
 800f00c:	4618      	mov	r0, r3
 800f00e:	f7fe f93e 	bl	800d28e <ld_dword>
 800f012:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800f014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f016:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f018:	625a      	str	r2, [r3, #36]	@ 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f01a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f01c:	f893 204c 	ldrb.w	r2, [r3, #76]	@ 0x4c
 800f020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f022:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f026:	789b      	ldrb	r3, [r3, #2]
 800f028:	2b01      	cmp	r3, #1
 800f02a:	d005      	beq.n	800f038 <find_volume+0x248>
 800f02c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f02e:	789b      	ldrb	r3, [r3, #2]
 800f030:	2b02      	cmp	r3, #2
 800f032:	d001      	beq.n	800f038 <find_volume+0x248>
 800f034:	230d      	movs	r3, #13
 800f036:	e159      	b.n	800f2ec <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f03a:	789b      	ldrb	r3, [r3, #2]
 800f03c:	461a      	mov	r2, r3
 800f03e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f040:	fb02 f303 	mul.w	r3, r2, r3
 800f044:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f048:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800f04c:	461a      	mov	r2, r3
 800f04e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f050:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f054:	895b      	ldrh	r3, [r3, #10]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d008      	beq.n	800f06c <find_volume+0x27c>
 800f05a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f05c:	895b      	ldrh	r3, [r3, #10]
 800f05e:	461a      	mov	r2, r3
 800f060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f062:	895b      	ldrh	r3, [r3, #10]
 800f064:	3b01      	subs	r3, #1
 800f066:	4013      	ands	r3, r2
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d001      	beq.n	800f070 <find_volume+0x280>
 800f06c:	230d      	movs	r3, #13
 800f06e:	e13d      	b.n	800f2ec <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f072:	333c      	adds	r3, #60	@ 0x3c
 800f074:	3311      	adds	r3, #17
 800f076:	4618      	mov	r0, r3
 800f078:	f7fe f8f0 	bl	800d25c <ld_word>
 800f07c:	4603      	mov	r3, r0
 800f07e:	461a      	mov	r2, r3
 800f080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f082:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f086:	891b      	ldrh	r3, [r3, #8]
 800f088:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f08a:	8992      	ldrh	r2, [r2, #12]
 800f08c:	0952      	lsrs	r2, r2, #5
 800f08e:	b292      	uxth	r2, r2
 800f090:	fbb3 f1f2 	udiv	r1, r3, r2
 800f094:	fb01 f202 	mul.w	r2, r1, r2
 800f098:	1a9b      	subs	r3, r3, r2
 800f09a:	b29b      	uxth	r3, r3
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d003      	beq.n	800f0a8 <find_volume+0x2b8>
 800f0a0:	230d      	movs	r3, #13
 800f0a2:	e123      	b.n	800f2ec <find_volume+0x4fc>
 800f0a4:	24002dc4 	.word	0x24002dc4

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f0a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0aa:	333c      	adds	r3, #60	@ 0x3c
 800f0ac:	3313      	adds	r3, #19
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	f7fe f8d4 	bl	800d25c <ld_word>
 800f0b4:	4603      	mov	r3, r0
 800f0b6:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f0b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d106      	bne.n	800f0cc <find_volume+0x2dc>
 800f0be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0c0:	333c      	adds	r3, #60	@ 0x3c
 800f0c2:	3320      	adds	r3, #32
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	f7fe f8e2 	bl	800d28e <ld_dword>
 800f0ca:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f0cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0ce:	333c      	adds	r3, #60	@ 0x3c
 800f0d0:	330e      	adds	r3, #14
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	f7fe f8c2 	bl	800d25c <ld_word>
 800f0d8:	4603      	mov	r3, r0
 800f0da:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f0dc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d101      	bne.n	800f0e6 <find_volume+0x2f6>
 800f0e2:	230d      	movs	r3, #13
 800f0e4:	e102      	b.n	800f2ec <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f0e6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f0e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f0ea:	4413      	add	r3, r2
 800f0ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f0ee:	8911      	ldrh	r1, [r2, #8]
 800f0f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f0f2:	8992      	ldrh	r2, [r2, #12]
 800f0f4:	0952      	lsrs	r2, r2, #5
 800f0f6:	b292      	uxth	r2, r2
 800f0f8:	fbb1 f2f2 	udiv	r2, r1, r2
 800f0fc:	b292      	uxth	r2, r2
 800f0fe:	4413      	add	r3, r2
 800f100:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f102:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f106:	429a      	cmp	r2, r3
 800f108:	d201      	bcs.n	800f10e <find_volume+0x31e>
 800f10a:	230d      	movs	r3, #13
 800f10c:	e0ee      	b.n	800f2ec <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800f10e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f112:	1ad3      	subs	r3, r2, r3
 800f114:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f116:	8952      	ldrh	r2, [r2, #10]
 800f118:	fbb3 f3f2 	udiv	r3, r3, r2
 800f11c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f11e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f120:	2b00      	cmp	r3, #0
 800f122:	d101      	bne.n	800f128 <find_volume+0x338>
 800f124:	230d      	movs	r3, #13
 800f126:	e0e1      	b.n	800f2ec <find_volume+0x4fc>
		fmt = FS_FAT32;
 800f128:	2303      	movs	r3, #3
 800f12a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800f12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f130:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800f134:	4293      	cmp	r3, r2
 800f136:	d802      	bhi.n	800f13e <find_volume+0x34e>
 800f138:	2302      	movs	r3, #2
 800f13a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800f13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f140:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800f144:	4293      	cmp	r3, r2
 800f146:	d802      	bhi.n	800f14e <find_volume+0x35e>
 800f148:	2301      	movs	r3, #1
 800f14a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800f14e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f150:	1c9a      	adds	r2, r3, #2
 800f152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f154:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 800f156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f158:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f15a:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800f15c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f15e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f160:	441a      	add	r2, r3
 800f162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f164:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 800f166:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f16a:	441a      	add	r2, r3
 800f16c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f16e:	635a      	str	r2, [r3, #52]	@ 0x34
		if (fmt == FS_FAT32) {
 800f170:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f174:	2b03      	cmp	r3, #3
 800f176:	d11e      	bne.n	800f1b6 <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800f178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f17a:	333c      	adds	r3, #60	@ 0x3c
 800f17c:	332a      	adds	r3, #42	@ 0x2a
 800f17e:	4618      	mov	r0, r3
 800f180:	f7fe f86c 	bl	800d25c <ld_word>
 800f184:	4603      	mov	r3, r0
 800f186:	2b00      	cmp	r3, #0
 800f188:	d001      	beq.n	800f18e <find_volume+0x39e>
 800f18a:	230d      	movs	r3, #13
 800f18c:	e0ae      	b.n	800f2ec <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800f18e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f190:	891b      	ldrh	r3, [r3, #8]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d001      	beq.n	800f19a <find_volume+0x3aa>
 800f196:	230d      	movs	r3, #13
 800f198:	e0a8      	b.n	800f2ec <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800f19a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f19c:	333c      	adds	r3, #60	@ 0x3c
 800f19e:	332c      	adds	r3, #44	@ 0x2c
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	f7fe f874 	bl	800d28e <ld_dword>
 800f1a6:	4602      	mov	r2, r0
 800f1a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1aa:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800f1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1ae:	6a1b      	ldr	r3, [r3, #32]
 800f1b0:	009b      	lsls	r3, r3, #2
 800f1b2:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1b4:	e01f      	b.n	800f1f6 <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800f1b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1b8:	891b      	ldrh	r3, [r3, #8]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d101      	bne.n	800f1c2 <find_volume+0x3d2>
 800f1be:	230d      	movs	r3, #13
 800f1c0:	e094      	b.n	800f2ec <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800f1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f1c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f1c8:	441a      	add	r2, r3
 800f1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1cc:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800f1ce:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f1d2:	2b02      	cmp	r3, #2
 800f1d4:	d103      	bne.n	800f1de <find_volume+0x3ee>
 800f1d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1d8:	6a1b      	ldr	r3, [r3, #32]
 800f1da:	005b      	lsls	r3, r3, #1
 800f1dc:	e00a      	b.n	800f1f4 <find_volume+0x404>
 800f1de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1e0:	6a1a      	ldr	r2, [r3, #32]
 800f1e2:	4613      	mov	r3, r2
 800f1e4:	005b      	lsls	r3, r3, #1
 800f1e6:	4413      	add	r3, r2
 800f1e8:	085a      	lsrs	r2, r3, #1
 800f1ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1ec:	6a1b      	ldr	r3, [r3, #32]
 800f1ee:	f003 0301 	and.w	r3, r3, #1
 800f1f2:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800f1f4:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800f1f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f1fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1fc:	899b      	ldrh	r3, [r3, #12]
 800f1fe:	4619      	mov	r1, r3
 800f200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f202:	440b      	add	r3, r1
 800f204:	3b01      	subs	r3, #1
 800f206:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f208:	8989      	ldrh	r1, [r1, #12]
 800f20a:	fbb3 f3f1 	udiv	r3, r3, r1
 800f20e:	429a      	cmp	r2, r3
 800f210:	d201      	bcs.n	800f216 <find_volume+0x426>
 800f212:	230d      	movs	r3, #13
 800f214:	e06a      	b.n	800f2ec <find_volume+0x4fc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f218:	f04f 32ff 	mov.w	r2, #4294967295
 800f21c:	61da      	str	r2, [r3, #28]
 800f21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f220:	69da      	ldr	r2, [r3, #28]
 800f222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f224:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 800f226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f228:	2280      	movs	r2, #128	@ 0x80
 800f22a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800f22c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f230:	2b03      	cmp	r3, #3
 800f232:	d149      	bne.n	800f2c8 <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800f234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f236:	333c      	adds	r3, #60	@ 0x3c
 800f238:	3330      	adds	r3, #48	@ 0x30
 800f23a:	4618      	mov	r0, r3
 800f23c:	f7fe f80e 	bl	800d25c <ld_word>
 800f240:	4603      	mov	r3, r0
 800f242:	2b01      	cmp	r3, #1
 800f244:	d140      	bne.n	800f2c8 <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800f246:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f248:	3301      	adds	r3, #1
 800f24a:	4619      	mov	r1, r3
 800f24c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f24e:	f7fe faab 	bl	800d7a8 <move_window>
 800f252:	4603      	mov	r3, r0
 800f254:	2b00      	cmp	r3, #0
 800f256:	d137      	bne.n	800f2c8 <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 800f258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f25a:	2200      	movs	r2, #0
 800f25c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800f25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f260:	333c      	adds	r3, #60	@ 0x3c
 800f262:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f266:	4618      	mov	r0, r3
 800f268:	f7fd fff8 	bl	800d25c <ld_word>
 800f26c:	4603      	mov	r3, r0
 800f26e:	461a      	mov	r2, r3
 800f270:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800f274:	429a      	cmp	r2, r3
 800f276:	d127      	bne.n	800f2c8 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800f278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f27a:	333c      	adds	r3, #60	@ 0x3c
 800f27c:	4618      	mov	r0, r3
 800f27e:	f7fe f806 	bl	800d28e <ld_dword>
 800f282:	4603      	mov	r3, r0
 800f284:	4a1b      	ldr	r2, [pc, #108]	@ (800f2f4 <find_volume+0x504>)
 800f286:	4293      	cmp	r3, r2
 800f288:	d11e      	bne.n	800f2c8 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800f28a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f28c:	333c      	adds	r3, #60	@ 0x3c
 800f28e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f292:	4618      	mov	r0, r3
 800f294:	f7fd fffb 	bl	800d28e <ld_dword>
 800f298:	4603      	mov	r3, r0
 800f29a:	4a17      	ldr	r2, [pc, #92]	@ (800f2f8 <find_volume+0x508>)
 800f29c:	4293      	cmp	r3, r2
 800f29e:	d113      	bne.n	800f2c8 <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800f2a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2a2:	333c      	adds	r3, #60	@ 0x3c
 800f2a4:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	f7fd fff0 	bl	800d28e <ld_dword>
 800f2ae:	4602      	mov	r2, r0
 800f2b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2b2:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800f2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2b6:	333c      	adds	r3, #60	@ 0x3c
 800f2b8:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800f2bc:	4618      	mov	r0, r3
 800f2be:	f7fd ffe6 	bl	800d28e <ld_dword>
 800f2c2:	4602      	mov	r2, r0
 800f2c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2c6:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800f2c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2ca:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800f2ce:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800f2d0:	4b0a      	ldr	r3, [pc, #40]	@ (800f2fc <find_volume+0x50c>)
 800f2d2:	881b      	ldrh	r3, [r3, #0]
 800f2d4:	3301      	adds	r3, #1
 800f2d6:	b29a      	uxth	r2, r3
 800f2d8:	4b08      	ldr	r3, [pc, #32]	@ (800f2fc <find_volume+0x50c>)
 800f2da:	801a      	strh	r2, [r3, #0]
 800f2dc:	4b07      	ldr	r3, [pc, #28]	@ (800f2fc <find_volume+0x50c>)
 800f2de:	881a      	ldrh	r2, [r3, #0]
 800f2e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2e2:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800f2e4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f2e6:	f7fe f9f7 	bl	800d6d8 <clear_lock>
#endif
	return FR_OK;
 800f2ea:	2300      	movs	r3, #0
}
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	3758      	adds	r7, #88	@ 0x58
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bd80      	pop	{r7, pc}
 800f2f4:	41615252 	.word	0x41615252
 800f2f8:	61417272 	.word	0x61417272
 800f2fc:	24002dc8 	.word	0x24002dc8

0800f300 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800f300:	b580      	push	{r7, lr}
 800f302:	b088      	sub	sp, #32
 800f304:	af00      	add	r7, sp, #0
 800f306:	60f8      	str	r0, [r7, #12]
 800f308:	60b9      	str	r1, [r7, #8]
 800f30a:	4613      	mov	r3, r2
 800f30c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800f30e:	68bb      	ldr	r3, [r7, #8]
 800f310:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800f312:	f107 0310 	add.w	r3, r7, #16
 800f316:	4618      	mov	r0, r3
 800f318:	f7ff fcd0 	bl	800ecbc <get_ldnumber>
 800f31c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800f31e:	69fb      	ldr	r3, [r7, #28]
 800f320:	2b00      	cmp	r3, #0
 800f322:	da01      	bge.n	800f328 <f_mount+0x28>
 800f324:	230b      	movs	r3, #11
 800f326:	e048      	b.n	800f3ba <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f328:	4a26      	ldr	r2, [pc, #152]	@ (800f3c4 <f_mount+0xc4>)
 800f32a:	69fb      	ldr	r3, [r7, #28]
 800f32c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f330:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800f332:	69bb      	ldr	r3, [r7, #24]
 800f334:	2b00      	cmp	r3, #0
 800f336:	d00f      	beq.n	800f358 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800f338:	69b8      	ldr	r0, [r7, #24]
 800f33a:	f7fe f9cd 	bl	800d6d8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800f33e:	69bb      	ldr	r3, [r7, #24]
 800f340:	695b      	ldr	r3, [r3, #20]
 800f342:	4618      	mov	r0, r3
 800f344:	f000 fc49 	bl	800fbda <ff_del_syncobj>
 800f348:	4603      	mov	r3, r0
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d101      	bne.n	800f352 <f_mount+0x52>
 800f34e:	2302      	movs	r3, #2
 800f350:	e033      	b.n	800f3ba <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800f352:	69bb      	ldr	r3, [r7, #24]
 800f354:	2200      	movs	r2, #0
 800f356:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d00f      	beq.n	800f37e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	2200      	movs	r2, #0
 800f362:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800f364:	69fb      	ldr	r3, [r7, #28]
 800f366:	b2da      	uxtb	r2, r3
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	3314      	adds	r3, #20
 800f36c:	4619      	mov	r1, r3
 800f36e:	4610      	mov	r0, r2
 800f370:	f000 fc18 	bl	800fba4 <ff_cre_syncobj>
 800f374:	4603      	mov	r3, r0
 800f376:	2b00      	cmp	r3, #0
 800f378:	d101      	bne.n	800f37e <f_mount+0x7e>
 800f37a:	2302      	movs	r3, #2
 800f37c:	e01d      	b.n	800f3ba <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800f37e:	68fa      	ldr	r2, [r7, #12]
 800f380:	4910      	ldr	r1, [pc, #64]	@ (800f3c4 <f_mount+0xc4>)
 800f382:	69fb      	ldr	r3, [r7, #28]
 800f384:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d002      	beq.n	800f394 <f_mount+0x94>
 800f38e:	79fb      	ldrb	r3, [r7, #7]
 800f390:	2b01      	cmp	r3, #1
 800f392:	d001      	beq.n	800f398 <f_mount+0x98>
 800f394:	2300      	movs	r3, #0
 800f396:	e010      	b.n	800f3ba <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800f398:	f107 010c 	add.w	r1, r7, #12
 800f39c:	f107 0308 	add.w	r3, r7, #8
 800f3a0:	2200      	movs	r2, #0
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	f7ff fd24 	bl	800edf0 <find_volume>
 800f3a8:	4603      	mov	r3, r0
 800f3aa:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	7dfa      	ldrb	r2, [r7, #23]
 800f3b0:	4611      	mov	r1, r2
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	f7fe f869 	bl	800d48a <unlock_fs>
 800f3b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f3ba:	4618      	mov	r0, r3
 800f3bc:	3720      	adds	r7, #32
 800f3be:	46bd      	mov	sp, r7
 800f3c0:	bd80      	pop	{r7, pc}
 800f3c2:	bf00      	nop
 800f3c4:	24002dc4 	.word	0x24002dc4

0800f3c8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f3c8:	b580      	push	{r7, lr}
 800f3ca:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 800f3ce:	af00      	add	r7, sp, #0
 800f3d0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f3d4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f3d8:	6018      	str	r0, [r3, #0]
 800f3da:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f3de:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800f3e2:	6019      	str	r1, [r3, #0]
 800f3e4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f3e8:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f3ec:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f3ee:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f3f2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d101      	bne.n	800f400 <f_open+0x38>
 800f3fc:	2309      	movs	r3, #9
 800f3fe:	e2aa      	b.n	800f956 <f_open+0x58e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800f400:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f404:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f408:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800f40c:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800f410:	7812      	ldrb	r2, [r2, #0]
 800f412:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800f416:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800f418:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f41c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f420:	781a      	ldrb	r2, [r3, #0]
 800f422:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800f426:	f107 0308 	add.w	r3, r7, #8
 800f42a:	4618      	mov	r0, r3
 800f42c:	f7ff fce0 	bl	800edf0 <find_volume>
 800f430:	4603      	mov	r3, r0
 800f432:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (res == FR_OK) {
 800f436:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	f040 8276 	bne.w	800f92c <f_open+0x564>
		dj.obj.fs = fs;
 800f440:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f444:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
		INIT_NAMBUF(fs);
 800f448:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f44c:	f107 0214 	add.w	r2, r7, #20
 800f450:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800f452:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f456:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800f45a:	681a      	ldr	r2, [r3, #0]
 800f45c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f460:	4611      	mov	r1, r2
 800f462:	4618      	mov	r0, r3
 800f464:	f7ff fbb4 	bl	800ebd0 <follow_path>
 800f468:	4603      	mov	r3, r0
 800f46a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800f46e:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f472:	2b00      	cmp	r3, #0
 800f474:	d11c      	bne.n	800f4b0 <f_open+0xe8>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800f476:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800f47a:	b25b      	sxtb	r3, r3
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	da03      	bge.n	800f488 <f_open+0xc0>
				res = FR_INVALID_NAME;
 800f480:	2306      	movs	r3, #6
 800f482:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800f486:	e013      	b.n	800f4b0 <f_open+0xe8>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f488:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f48c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f490:	781b      	ldrb	r3, [r3, #0]
 800f492:	2b01      	cmp	r3, #1
 800f494:	bf8c      	ite	hi
 800f496:	2301      	movhi	r3, #1
 800f498:	2300      	movls	r3, #0
 800f49a:	b2db      	uxtb	r3, r3
 800f49c:	461a      	mov	r2, r3
 800f49e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f4a2:	4611      	mov	r1, r2
 800f4a4:	4618      	mov	r0, r3
 800f4a6:	f7fe f80b 	bl	800d4c0 <chk_lock>
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800f4b0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f4b4:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f4b8:	781b      	ldrb	r3, [r3, #0]
 800f4ba:	f003 031c 	and.w	r3, r3, #28
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	f000 80a7 	beq.w	800f612 <f_open+0x24a>
			if (res != FR_OK) {					/* No file, create new */
 800f4c4:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d01f      	beq.n	800f50c <f_open+0x144>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800f4cc:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f4d0:	2b04      	cmp	r3, #4
 800f4d2:	d10e      	bne.n	800f4f2 <f_open+0x12a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800f4d4:	f7fe f850 	bl	800d578 <enq_lock>
 800f4d8:	4603      	mov	r3, r0
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d006      	beq.n	800f4ec <f_open+0x124>
 800f4de:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	f7ff f8c4 	bl	800e670 <dir_register>
 800f4e8:	4603      	mov	r3, r0
 800f4ea:	e000      	b.n	800f4ee <f_open+0x126>
 800f4ec:	2312      	movs	r3, #18
 800f4ee:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800f4f2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f4f6:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f4fa:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800f4fe:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800f502:	7812      	ldrb	r2, [r2, #0]
 800f504:	f042 0208 	orr.w	r2, r2, #8
 800f508:	701a      	strb	r2, [r3, #0]
 800f50a:	e015      	b.n	800f538 <f_open+0x170>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800f50c:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800f510:	f003 0311 	and.w	r3, r3, #17
 800f514:	2b00      	cmp	r3, #0
 800f516:	d003      	beq.n	800f520 <f_open+0x158>
					res = FR_DENIED;
 800f518:	2307      	movs	r3, #7
 800f51a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800f51e:	e00b      	b.n	800f538 <f_open+0x170>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800f520:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f524:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f528:	781b      	ldrb	r3, [r3, #0]
 800f52a:	f003 0304 	and.w	r3, r3, #4
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d002      	beq.n	800f538 <f_open+0x170>
 800f532:	2308      	movs	r3, #8
 800f534:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800f538:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	f040 8088 	bne.w	800f652 <f_open+0x28a>
 800f542:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f546:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f54a:	781b      	ldrb	r3, [r3, #0]
 800f54c:	f003 0308 	and.w	r3, r3, #8
 800f550:	2b00      	cmp	r3, #0
 800f552:	d07e      	beq.n	800f652 <f_open+0x28a>
				dw = GET_FATTIME();
 800f554:	f7fd fb8c 	bl	800cc70 <get_fattime>
 800f558:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800f55c:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800f560:	330e      	adds	r3, #14
 800f562:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800f566:	4618      	mov	r0, r3
 800f568:	f7fd fecf 	bl	800d30a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800f56c:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800f570:	3316      	adds	r3, #22
 800f572:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800f576:	4618      	mov	r0, r3
 800f578:	f7fd fec7 	bl	800d30a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800f57c:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800f580:	330b      	adds	r3, #11
 800f582:	2220      	movs	r2, #32
 800f584:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800f586:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f58a:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800f58e:	4611      	mov	r1, r2
 800f590:	4618      	mov	r0, r3
 800f592:	f7fe fde5 	bl	800e160 <ld_clust>
 800f596:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800f59a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f59e:	f8d7 1238 	ldr.w	r1, [r7, #568]	@ 0x238
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	4618      	mov	r0, r3
 800f5a6:	f7fe fdfa 	bl	800e19e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800f5aa:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800f5ae:	331c      	adds	r3, #28
 800f5b0:	2100      	movs	r1, #0
 800f5b2:	4618      	mov	r0, r3
 800f5b4:	f7fd fea9 	bl	800d30a <st_dword>
					fs->wflag = 1;
 800f5b8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f5bc:	2201      	movs	r2, #1
 800f5be:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800f5c0:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d044      	beq.n	800f652 <f_open+0x28a>
						dw = fs->winsect;
 800f5c8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f5cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5ce:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800f5d2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f5d6:	2200      	movs	r2, #0
 800f5d8:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 800f5dc:	4618      	mov	r0, r3
 800f5de:	f7fe fb1c 	bl	800dc1a <remove_chain>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
						if (res == FR_OK) {
 800f5e8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d130      	bne.n	800f652 <f_open+0x28a>
							res = move_window(fs, dw);
 800f5f0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f5f4:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f7fe f8d5 	bl	800d7a8 <move_window>
 800f5fe:	4603      	mov	r3, r0
 800f600:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800f604:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f608:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 800f60c:	3a01      	subs	r2, #1
 800f60e:	619a      	str	r2, [r3, #24]
 800f610:	e01f      	b.n	800f652 <f_open+0x28a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800f612:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f616:	2b00      	cmp	r3, #0
 800f618:	d11b      	bne.n	800f652 <f_open+0x28a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800f61a:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800f61e:	f003 0310 	and.w	r3, r3, #16
 800f622:	2b00      	cmp	r3, #0
 800f624:	d003      	beq.n	800f62e <f_open+0x266>
					res = FR_NO_FILE;
 800f626:	2304      	movs	r3, #4
 800f628:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800f62c:	e011      	b.n	800f652 <f_open+0x28a>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800f62e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f632:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f636:	781b      	ldrb	r3, [r3, #0]
 800f638:	f003 0302 	and.w	r3, r3, #2
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d008      	beq.n	800f652 <f_open+0x28a>
 800f640:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800f644:	f003 0301 	and.w	r3, r3, #1
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d002      	beq.n	800f652 <f_open+0x28a>
						res = FR_DENIED;
 800f64c:	2307      	movs	r3, #7
 800f64e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800f652:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f656:	2b00      	cmp	r3, #0
 800f658:	d148      	bne.n	800f6ec <f_open+0x324>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800f65a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f65e:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f662:	781b      	ldrb	r3, [r3, #0]
 800f664:	f003 0308 	and.w	r3, r3, #8
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d00b      	beq.n	800f684 <f_open+0x2bc>
				mode |= FA_MODIFIED;
 800f66c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f670:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f674:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800f678:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800f67c:	7812      	ldrb	r2, [r2, #0]
 800f67e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f682:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800f684:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f688:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f68a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f68e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800f696:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800f69a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f69e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800f6a6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f6aa:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f6ae:	781b      	ldrb	r3, [r3, #0]
 800f6b0:	2b01      	cmp	r3, #1
 800f6b2:	bf8c      	ite	hi
 800f6b4:	2301      	movhi	r3, #1
 800f6b6:	2300      	movls	r3, #0
 800f6b8:	b2db      	uxtb	r3, r3
 800f6ba:	461a      	mov	r2, r3
 800f6bc:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f6c0:	4611      	mov	r1, r2
 800f6c2:	4618      	mov	r0, r3
 800f6c4:	f7fd ff7a 	bl	800d5bc <inc_lock>
 800f6c8:	4602      	mov	r2, r0
 800f6ca:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f6ce:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800f6d6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f6da:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	691b      	ldr	r3, [r3, #16]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d102      	bne.n	800f6ec <f_open+0x324>
 800f6e6:	2302      	movs	r3, #2
 800f6e8:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800f6ec:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	f040 811b 	bne.w	800f92c <f_open+0x564>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800f6f6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f6fa:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800f6fe:	4611      	mov	r1, r2
 800f700:	4618      	mov	r0, r3
 800f702:	f7fe fd2d 	bl	800e160 <ld_clust>
 800f706:	4602      	mov	r2, r0
 800f708:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f70c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800f714:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800f718:	331c      	adds	r3, #28
 800f71a:	4618      	mov	r0, r3
 800f71c:	f7fd fdb7 	bl	800d28e <ld_dword>
 800f720:	4602      	mov	r2, r0
 800f722:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f726:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800f72e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f732:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	2200      	movs	r2, #0
 800f73a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800f73c:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800f740:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f744:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800f74c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f750:	88da      	ldrh	r2, [r3, #6]
 800f752:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f756:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800f75e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f762:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800f76c:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800f770:	7812      	ldrb	r2, [r2, #0]
 800f772:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800f774:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f778:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	2200      	movs	r2, #0
 800f780:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800f782:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f786:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	2200      	movs	r2, #0
 800f78e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800f790:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f794:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	2200      	movs	r2, #0
 800f79c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800f79e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f7a2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	3330      	adds	r3, #48	@ 0x30
 800f7aa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800f7ae:	2100      	movs	r1, #0
 800f7b0:	4618      	mov	r0, r3
 800f7b2:	f7fd fdf7 	bl	800d3a4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800f7b6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f7ba:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800f7be:	781b      	ldrb	r3, [r3, #0]
 800f7c0:	f003 0320 	and.w	r3, r3, #32
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	f000 80b1 	beq.w	800f92c <f_open+0x564>
 800f7ca:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f7ce:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	68db      	ldr	r3, [r3, #12]
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	f000 80a8 	beq.w	800f92c <f_open+0x564>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800f7dc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f7e0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	68da      	ldr	r2, [r3, #12]
 800f7e8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f7ec:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f7f4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f7f8:	895b      	ldrh	r3, [r3, #10]
 800f7fa:	461a      	mov	r2, r3
 800f7fc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f800:	899b      	ldrh	r3, [r3, #12]
 800f802:	fb02 f303 	mul.w	r3, r2, r3
 800f806:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f80a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f80e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	689b      	ldr	r3, [r3, #8]
 800f816:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f81a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f81e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	68db      	ldr	r3, [r3, #12]
 800f826:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800f82a:	e021      	b.n	800f870 <f_open+0x4a8>
					clst = get_fat(&fp->obj, clst);
 800f82c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f830:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800f83a:	4618      	mov	r0, r3
 800f83c:	f7fe f800 	bl	800d840 <get_fat>
 800f840:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800f844:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800f848:	2b01      	cmp	r3, #1
 800f84a:	d802      	bhi.n	800f852 <f_open+0x48a>
 800f84c:	2302      	movs	r3, #2
 800f84e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f852:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800f856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f85a:	d102      	bne.n	800f862 <f_open+0x49a>
 800f85c:	2301      	movs	r3, #1
 800f85e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f862:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800f866:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800f86a:	1ad3      	subs	r3, r2, r3
 800f86c:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800f870:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f874:	2b00      	cmp	r3, #0
 800f876:	d105      	bne.n	800f884 <f_open+0x4bc>
 800f878:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800f87c:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800f880:	429a      	cmp	r2, r3
 800f882:	d8d3      	bhi.n	800f82c <f_open+0x464>
				}
				fp->clust = clst;
 800f884:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f888:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 800f892:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f894:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d147      	bne.n	800f92c <f_open+0x564>
 800f89c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f8a0:	899b      	ldrh	r3, [r3, #12]
 800f8a2:	461a      	mov	r2, r3
 800f8a4:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800f8a8:	fbb3 f1f2 	udiv	r1, r3, r2
 800f8ac:	fb01 f202 	mul.w	r2, r1, r2
 800f8b0:	1a9b      	subs	r3, r3, r2
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d03a      	beq.n	800f92c <f_open+0x564>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f8b6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f8ba:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800f8be:	4618      	mov	r0, r3
 800f8c0:	f7fd ff9f 	bl	800d802 <clust2sect>
 800f8c4:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
 800f8c8:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d103      	bne.n	800f8d8 <f_open+0x510>
						res = FR_INT_ERR;
 800f8d0:	2302      	movs	r3, #2
 800f8d2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800f8d6:	e029      	b.n	800f92c <f_open+0x564>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f8d8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f8dc:	899b      	ldrh	r3, [r3, #12]
 800f8de:	461a      	mov	r2, r3
 800f8e0:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800f8e4:	fbb3 f2f2 	udiv	r2, r3, r2
 800f8e8:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800f8ec:	441a      	add	r2, r3
 800f8ee:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f8f2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f8fa:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f8fe:	7858      	ldrb	r0, [r3, #1]
 800f900:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f904:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f90e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f912:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	6a1a      	ldr	r2, [r3, #32]
 800f91a:	2301      	movs	r3, #1
 800f91c:	f7fd fc40 	bl	800d1a0 <disk_read>
 800f920:	4603      	mov	r3, r0
 800f922:	2b00      	cmp	r3, #0
 800f924:	d002      	beq.n	800f92c <f_open+0x564>
 800f926:	2301      	movs	r3, #1
 800f928:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f92c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800f930:	2b00      	cmp	r3, #0
 800f932:	d006      	beq.n	800f942 <f_open+0x57a>
 800f934:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800f938:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	2200      	movs	r2, #0
 800f940:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f942:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800f946:	f897 2267 	ldrb.w	r2, [r7, #615]	@ 0x267
 800f94a:	4611      	mov	r1, r2
 800f94c:	4618      	mov	r0, r3
 800f94e:	f7fd fd9c 	bl	800d48a <unlock_fs>
 800f952:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
}
 800f956:	4618      	mov	r0, r3
 800f958:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 800f95c:	46bd      	mov	sp, r7
 800f95e:	bd80      	pop	{r7, pc}

0800f960 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f960:	b480      	push	{r7}
 800f962:	b087      	sub	sp, #28
 800f964:	af00      	add	r7, sp, #0
 800f966:	60f8      	str	r0, [r7, #12]
 800f968:	60b9      	str	r1, [r7, #8]
 800f96a:	4613      	mov	r3, r2
 800f96c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f96e:	2301      	movs	r3, #1
 800f970:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f972:	2300      	movs	r3, #0
 800f974:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f976:	4b1f      	ldr	r3, [pc, #124]	@ (800f9f4 <FATFS_LinkDriverEx+0x94>)
 800f978:	7a5b      	ldrb	r3, [r3, #9]
 800f97a:	b2db      	uxtb	r3, r3
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d131      	bne.n	800f9e4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f980:	4b1c      	ldr	r3, [pc, #112]	@ (800f9f4 <FATFS_LinkDriverEx+0x94>)
 800f982:	7a5b      	ldrb	r3, [r3, #9]
 800f984:	b2db      	uxtb	r3, r3
 800f986:	461a      	mov	r2, r3
 800f988:	4b1a      	ldr	r3, [pc, #104]	@ (800f9f4 <FATFS_LinkDriverEx+0x94>)
 800f98a:	2100      	movs	r1, #0
 800f98c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f98e:	4b19      	ldr	r3, [pc, #100]	@ (800f9f4 <FATFS_LinkDriverEx+0x94>)
 800f990:	7a5b      	ldrb	r3, [r3, #9]
 800f992:	b2db      	uxtb	r3, r3
 800f994:	4a17      	ldr	r2, [pc, #92]	@ (800f9f4 <FATFS_LinkDriverEx+0x94>)
 800f996:	009b      	lsls	r3, r3, #2
 800f998:	4413      	add	r3, r2
 800f99a:	68fa      	ldr	r2, [r7, #12]
 800f99c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f99e:	4b15      	ldr	r3, [pc, #84]	@ (800f9f4 <FATFS_LinkDriverEx+0x94>)
 800f9a0:	7a5b      	ldrb	r3, [r3, #9]
 800f9a2:	b2db      	uxtb	r3, r3
 800f9a4:	461a      	mov	r2, r3
 800f9a6:	4b13      	ldr	r3, [pc, #76]	@ (800f9f4 <FATFS_LinkDriverEx+0x94>)
 800f9a8:	4413      	add	r3, r2
 800f9aa:	79fa      	ldrb	r2, [r7, #7]
 800f9ac:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f9ae:	4b11      	ldr	r3, [pc, #68]	@ (800f9f4 <FATFS_LinkDriverEx+0x94>)
 800f9b0:	7a5b      	ldrb	r3, [r3, #9]
 800f9b2:	b2db      	uxtb	r3, r3
 800f9b4:	1c5a      	adds	r2, r3, #1
 800f9b6:	b2d1      	uxtb	r1, r2
 800f9b8:	4a0e      	ldr	r2, [pc, #56]	@ (800f9f4 <FATFS_LinkDriverEx+0x94>)
 800f9ba:	7251      	strb	r1, [r2, #9]
 800f9bc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f9be:	7dbb      	ldrb	r3, [r7, #22]
 800f9c0:	3330      	adds	r3, #48	@ 0x30
 800f9c2:	b2da      	uxtb	r2, r3
 800f9c4:	68bb      	ldr	r3, [r7, #8]
 800f9c6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f9c8:	68bb      	ldr	r3, [r7, #8]
 800f9ca:	3301      	adds	r3, #1
 800f9cc:	223a      	movs	r2, #58	@ 0x3a
 800f9ce:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f9d0:	68bb      	ldr	r3, [r7, #8]
 800f9d2:	3302      	adds	r3, #2
 800f9d4:	222f      	movs	r2, #47	@ 0x2f
 800f9d6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	3303      	adds	r3, #3
 800f9dc:	2200      	movs	r2, #0
 800f9de:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f9e0:	2300      	movs	r3, #0
 800f9e2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f9e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800f9e6:	4618      	mov	r0, r3
 800f9e8:	371c      	adds	r7, #28
 800f9ea:	46bd      	mov	sp, r7
 800f9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9f0:	4770      	bx	lr
 800f9f2:	bf00      	nop
 800f9f4:	24002dec 	.word	0x24002dec

0800f9f8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f9f8:	b580      	push	{r7, lr}
 800f9fa:	b082      	sub	sp, #8
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	6078      	str	r0, [r7, #4]
 800fa00:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800fa02:	2200      	movs	r2, #0
 800fa04:	6839      	ldr	r1, [r7, #0]
 800fa06:	6878      	ldr	r0, [r7, #4]
 800fa08:	f7ff ffaa 	bl	800f960 <FATFS_LinkDriverEx>
 800fa0c:	4603      	mov	r3, r0
}
 800fa0e:	4618      	mov	r0, r3
 800fa10:	3708      	adds	r7, #8
 800fa12:	46bd      	mov	sp, r7
 800fa14:	bd80      	pop	{r7, pc}
	...

0800fa18 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800fa18:	b480      	push	{r7}
 800fa1a:	b085      	sub	sp, #20
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	4603      	mov	r3, r0
 800fa20:	6039      	str	r1, [r7, #0]
 800fa22:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800fa24:	88fb      	ldrh	r3, [r7, #6]
 800fa26:	2b7f      	cmp	r3, #127	@ 0x7f
 800fa28:	d802      	bhi.n	800fa30 <ff_convert+0x18>
		c = chr;
 800fa2a:	88fb      	ldrh	r3, [r7, #6]
 800fa2c:	81fb      	strh	r3, [r7, #14]
 800fa2e:	e025      	b.n	800fa7c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800fa30:	683b      	ldr	r3, [r7, #0]
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d00b      	beq.n	800fa4e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800fa36:	88fb      	ldrh	r3, [r7, #6]
 800fa38:	2bff      	cmp	r3, #255	@ 0xff
 800fa3a:	d805      	bhi.n	800fa48 <ff_convert+0x30>
 800fa3c:	88fb      	ldrh	r3, [r7, #6]
 800fa3e:	3b80      	subs	r3, #128	@ 0x80
 800fa40:	4a12      	ldr	r2, [pc, #72]	@ (800fa8c <ff_convert+0x74>)
 800fa42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa46:	e000      	b.n	800fa4a <ff_convert+0x32>
 800fa48:	2300      	movs	r3, #0
 800fa4a:	81fb      	strh	r3, [r7, #14]
 800fa4c:	e016      	b.n	800fa7c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800fa4e:	2300      	movs	r3, #0
 800fa50:	81fb      	strh	r3, [r7, #14]
 800fa52:	e009      	b.n	800fa68 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800fa54:	89fb      	ldrh	r3, [r7, #14]
 800fa56:	4a0d      	ldr	r2, [pc, #52]	@ (800fa8c <ff_convert+0x74>)
 800fa58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa5c:	88fa      	ldrh	r2, [r7, #6]
 800fa5e:	429a      	cmp	r2, r3
 800fa60:	d006      	beq.n	800fa70 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800fa62:	89fb      	ldrh	r3, [r7, #14]
 800fa64:	3301      	adds	r3, #1
 800fa66:	81fb      	strh	r3, [r7, #14]
 800fa68:	89fb      	ldrh	r3, [r7, #14]
 800fa6a:	2b7f      	cmp	r3, #127	@ 0x7f
 800fa6c:	d9f2      	bls.n	800fa54 <ff_convert+0x3c>
 800fa6e:	e000      	b.n	800fa72 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800fa70:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800fa72:	89fb      	ldrh	r3, [r7, #14]
 800fa74:	3380      	adds	r3, #128	@ 0x80
 800fa76:	b29b      	uxth	r3, r3
 800fa78:	b2db      	uxtb	r3, r3
 800fa7a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800fa7c:	89fb      	ldrh	r3, [r7, #14]
}
 800fa7e:	4618      	mov	r0, r3
 800fa80:	3714      	adds	r7, #20
 800fa82:	46bd      	mov	sp, r7
 800fa84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa88:	4770      	bx	lr
 800fa8a:	bf00      	nop
 800fa8c:	08013b54 	.word	0x08013b54

0800fa90 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800fa90:	b480      	push	{r7}
 800fa92:	b087      	sub	sp, #28
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	4603      	mov	r3, r0
 800fa98:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800fa9a:	88fb      	ldrh	r3, [r7, #6]
 800fa9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800faa0:	d201      	bcs.n	800faa6 <ff_wtoupper+0x16>
 800faa2:	4b3e      	ldr	r3, [pc, #248]	@ (800fb9c <ff_wtoupper+0x10c>)
 800faa4:	e000      	b.n	800faa8 <ff_wtoupper+0x18>
 800faa6:	4b3e      	ldr	r3, [pc, #248]	@ (800fba0 <ff_wtoupper+0x110>)
 800faa8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800faaa:	697b      	ldr	r3, [r7, #20]
 800faac:	1c9a      	adds	r2, r3, #2
 800faae:	617a      	str	r2, [r7, #20]
 800fab0:	881b      	ldrh	r3, [r3, #0]
 800fab2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800fab4:	8a7b      	ldrh	r3, [r7, #18]
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d068      	beq.n	800fb8c <ff_wtoupper+0xfc>
 800faba:	88fa      	ldrh	r2, [r7, #6]
 800fabc:	8a7b      	ldrh	r3, [r7, #18]
 800fabe:	429a      	cmp	r2, r3
 800fac0:	d364      	bcc.n	800fb8c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800fac2:	697b      	ldr	r3, [r7, #20]
 800fac4:	1c9a      	adds	r2, r3, #2
 800fac6:	617a      	str	r2, [r7, #20]
 800fac8:	881b      	ldrh	r3, [r3, #0]
 800faca:	823b      	strh	r3, [r7, #16]
 800facc:	8a3b      	ldrh	r3, [r7, #16]
 800face:	0a1b      	lsrs	r3, r3, #8
 800fad0:	81fb      	strh	r3, [r7, #14]
 800fad2:	8a3b      	ldrh	r3, [r7, #16]
 800fad4:	b2db      	uxtb	r3, r3
 800fad6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800fad8:	88fa      	ldrh	r2, [r7, #6]
 800fada:	8a79      	ldrh	r1, [r7, #18]
 800fadc:	8a3b      	ldrh	r3, [r7, #16]
 800fade:	440b      	add	r3, r1
 800fae0:	429a      	cmp	r2, r3
 800fae2:	da49      	bge.n	800fb78 <ff_wtoupper+0xe8>
			switch (cmd) {
 800fae4:	89fb      	ldrh	r3, [r7, #14]
 800fae6:	2b08      	cmp	r3, #8
 800fae8:	d84f      	bhi.n	800fb8a <ff_wtoupper+0xfa>
 800faea:	a201      	add	r2, pc, #4	@ (adr r2, 800faf0 <ff_wtoupper+0x60>)
 800faec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800faf0:	0800fb15 	.word	0x0800fb15
 800faf4:	0800fb27 	.word	0x0800fb27
 800faf8:	0800fb3d 	.word	0x0800fb3d
 800fafc:	0800fb45 	.word	0x0800fb45
 800fb00:	0800fb4d 	.word	0x0800fb4d
 800fb04:	0800fb55 	.word	0x0800fb55
 800fb08:	0800fb5d 	.word	0x0800fb5d
 800fb0c:	0800fb65 	.word	0x0800fb65
 800fb10:	0800fb6d 	.word	0x0800fb6d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800fb14:	88fa      	ldrh	r2, [r7, #6]
 800fb16:	8a7b      	ldrh	r3, [r7, #18]
 800fb18:	1ad3      	subs	r3, r2, r3
 800fb1a:	005b      	lsls	r3, r3, #1
 800fb1c:	697a      	ldr	r2, [r7, #20]
 800fb1e:	4413      	add	r3, r2
 800fb20:	881b      	ldrh	r3, [r3, #0]
 800fb22:	80fb      	strh	r3, [r7, #6]
 800fb24:	e027      	b.n	800fb76 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800fb26:	88fa      	ldrh	r2, [r7, #6]
 800fb28:	8a7b      	ldrh	r3, [r7, #18]
 800fb2a:	1ad3      	subs	r3, r2, r3
 800fb2c:	b29b      	uxth	r3, r3
 800fb2e:	f003 0301 	and.w	r3, r3, #1
 800fb32:	b29b      	uxth	r3, r3
 800fb34:	88fa      	ldrh	r2, [r7, #6]
 800fb36:	1ad3      	subs	r3, r2, r3
 800fb38:	80fb      	strh	r3, [r7, #6]
 800fb3a:	e01c      	b.n	800fb76 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800fb3c:	88fb      	ldrh	r3, [r7, #6]
 800fb3e:	3b10      	subs	r3, #16
 800fb40:	80fb      	strh	r3, [r7, #6]
 800fb42:	e018      	b.n	800fb76 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800fb44:	88fb      	ldrh	r3, [r7, #6]
 800fb46:	3b20      	subs	r3, #32
 800fb48:	80fb      	strh	r3, [r7, #6]
 800fb4a:	e014      	b.n	800fb76 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800fb4c:	88fb      	ldrh	r3, [r7, #6]
 800fb4e:	3b30      	subs	r3, #48	@ 0x30
 800fb50:	80fb      	strh	r3, [r7, #6]
 800fb52:	e010      	b.n	800fb76 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800fb54:	88fb      	ldrh	r3, [r7, #6]
 800fb56:	3b1a      	subs	r3, #26
 800fb58:	80fb      	strh	r3, [r7, #6]
 800fb5a:	e00c      	b.n	800fb76 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800fb5c:	88fb      	ldrh	r3, [r7, #6]
 800fb5e:	3308      	adds	r3, #8
 800fb60:	80fb      	strh	r3, [r7, #6]
 800fb62:	e008      	b.n	800fb76 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800fb64:	88fb      	ldrh	r3, [r7, #6]
 800fb66:	3b50      	subs	r3, #80	@ 0x50
 800fb68:	80fb      	strh	r3, [r7, #6]
 800fb6a:	e004      	b.n	800fb76 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800fb6c:	88fb      	ldrh	r3, [r7, #6]
 800fb6e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800fb72:	80fb      	strh	r3, [r7, #6]
 800fb74:	bf00      	nop
			}
			break;
 800fb76:	e008      	b.n	800fb8a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800fb78:	89fb      	ldrh	r3, [r7, #14]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d195      	bne.n	800faaa <ff_wtoupper+0x1a>
 800fb7e:	8a3b      	ldrh	r3, [r7, #16]
 800fb80:	005b      	lsls	r3, r3, #1
 800fb82:	697a      	ldr	r2, [r7, #20]
 800fb84:	4413      	add	r3, r2
 800fb86:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800fb88:	e78f      	b.n	800faaa <ff_wtoupper+0x1a>
			break;
 800fb8a:	bf00      	nop
	}

	return chr;
 800fb8c:	88fb      	ldrh	r3, [r7, #6]
}
 800fb8e:	4618      	mov	r0, r3
 800fb90:	371c      	adds	r7, #28
 800fb92:	46bd      	mov	sp, r7
 800fb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb98:	4770      	bx	lr
 800fb9a:	bf00      	nop
 800fb9c:	08013c54 	.word	0x08013c54
 800fba0:	08013e48 	.word	0x08013e48

0800fba4 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b084      	sub	sp, #16
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	4603      	mov	r3, r0
 800fbac:	6039      	str	r1, [r7, #0]
 800fbae:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	2101      	movs	r1, #1
 800fbb4:	2001      	movs	r0, #1
 800fbb6:	f000 f9dc 	bl	800ff72 <osSemaphoreNew>
 800fbba:	4602      	mov	r2, r0
 800fbbc:	683b      	ldr	r3, [r7, #0]
 800fbbe:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800fbc0:	683b      	ldr	r3, [r7, #0]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	bf14      	ite	ne
 800fbc8:	2301      	movne	r3, #1
 800fbca:	2300      	moveq	r3, #0
 800fbcc:	b2db      	uxtb	r3, r3
 800fbce:	60fb      	str	r3, [r7, #12]

    return ret;
 800fbd0:	68fb      	ldr	r3, [r7, #12]
}
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	3710      	adds	r7, #16
 800fbd6:	46bd      	mov	sp, r7
 800fbd8:	bd80      	pop	{r7, pc}

0800fbda <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800fbda:	b580      	push	{r7, lr}
 800fbdc:	b082      	sub	sp, #8
 800fbde:	af00      	add	r7, sp, #0
 800fbe0:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800fbe2:	6878      	ldr	r0, [r7, #4]
 800fbe4:	f000 fae4 	bl	80101b0 <osSemaphoreDelete>
#endif
    return 1;
 800fbe8:	2301      	movs	r3, #1
}
 800fbea:	4618      	mov	r0, r3
 800fbec:	3708      	adds	r7, #8
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	bd80      	pop	{r7, pc}

0800fbf2 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800fbf2:	b580      	push	{r7, lr}
 800fbf4:	b084      	sub	sp, #16
 800fbf6:	af00      	add	r7, sp, #0
 800fbf8:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800fbfe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800fc02:	6878      	ldr	r0, [r7, #4]
 800fc04:	f000 fa3e 	bl	8010084 <osSemaphoreAcquire>
 800fc08:	4603      	mov	r3, r0
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d101      	bne.n	800fc12 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800fc0e:	2301      	movs	r3, #1
 800fc10:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800fc12:	68fb      	ldr	r3, [r7, #12]
}
 800fc14:	4618      	mov	r0, r3
 800fc16:	3710      	adds	r7, #16
 800fc18:	46bd      	mov	sp, r7
 800fc1a:	bd80      	pop	{r7, pc}

0800fc1c <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	b082      	sub	sp, #8
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800fc24:	6878      	ldr	r0, [r7, #4]
 800fc26:	f000 fa7f 	bl	8010128 <osSemaphoreRelease>
#endif
}
 800fc2a:	bf00      	nop
 800fc2c:	3708      	adds	r7, #8
 800fc2e:	46bd      	mov	sp, r7
 800fc30:	bd80      	pop	{r7, pc}
	...

0800fc34 <__NVIC_SetPriority>:
{
 800fc34:	b480      	push	{r7}
 800fc36:	b083      	sub	sp, #12
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	4603      	mov	r3, r0
 800fc3c:	6039      	str	r1, [r7, #0]
 800fc3e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800fc40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	db0a      	blt.n	800fc5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fc48:	683b      	ldr	r3, [r7, #0]
 800fc4a:	b2da      	uxtb	r2, r3
 800fc4c:	490c      	ldr	r1, [pc, #48]	@ (800fc80 <__NVIC_SetPriority+0x4c>)
 800fc4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fc52:	0112      	lsls	r2, r2, #4
 800fc54:	b2d2      	uxtb	r2, r2
 800fc56:	440b      	add	r3, r1
 800fc58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800fc5c:	e00a      	b.n	800fc74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fc5e:	683b      	ldr	r3, [r7, #0]
 800fc60:	b2da      	uxtb	r2, r3
 800fc62:	4908      	ldr	r1, [pc, #32]	@ (800fc84 <__NVIC_SetPriority+0x50>)
 800fc64:	88fb      	ldrh	r3, [r7, #6]
 800fc66:	f003 030f 	and.w	r3, r3, #15
 800fc6a:	3b04      	subs	r3, #4
 800fc6c:	0112      	lsls	r2, r2, #4
 800fc6e:	b2d2      	uxtb	r2, r2
 800fc70:	440b      	add	r3, r1
 800fc72:	761a      	strb	r2, [r3, #24]
}
 800fc74:	bf00      	nop
 800fc76:	370c      	adds	r7, #12
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7e:	4770      	bx	lr
 800fc80:	e000e100 	.word	0xe000e100
 800fc84:	e000ed00 	.word	0xe000ed00

0800fc88 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800fc8c:	4b05      	ldr	r3, [pc, #20]	@ (800fca4 <SysTick_Handler+0x1c>)
 800fc8e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800fc90:	f002 fbe2 	bl	8012458 <xTaskGetSchedulerState>
 800fc94:	4603      	mov	r3, r0
 800fc96:	2b01      	cmp	r3, #1
 800fc98:	d001      	beq.n	800fc9e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800fc9a:	f003 fadd 	bl	8013258 <xPortSysTickHandler>
  }
}
 800fc9e:	bf00      	nop
 800fca0:	bd80      	pop	{r7, pc}
 800fca2:	bf00      	nop
 800fca4:	e000e010 	.word	0xe000e010

0800fca8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800fcac:	2100      	movs	r1, #0
 800fcae:	f06f 0004 	mvn.w	r0, #4
 800fcb2:	f7ff ffbf 	bl	800fc34 <__NVIC_SetPriority>
#endif
}
 800fcb6:	bf00      	nop
 800fcb8:	bd80      	pop	{r7, pc}
	...

0800fcbc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fcbc:	b480      	push	{r7}
 800fcbe:	b083      	sub	sp, #12
 800fcc0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fcc2:	f3ef 8305 	mrs	r3, IPSR
 800fcc6:	603b      	str	r3, [r7, #0]
  return(result);
 800fcc8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d003      	beq.n	800fcd6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800fcce:	f06f 0305 	mvn.w	r3, #5
 800fcd2:	607b      	str	r3, [r7, #4]
 800fcd4:	e00c      	b.n	800fcf0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800fcd6:	4b0a      	ldr	r3, [pc, #40]	@ (800fd00 <osKernelInitialize+0x44>)
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d105      	bne.n	800fcea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800fcde:	4b08      	ldr	r3, [pc, #32]	@ (800fd00 <osKernelInitialize+0x44>)
 800fce0:	2201      	movs	r2, #1
 800fce2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800fce4:	2300      	movs	r3, #0
 800fce6:	607b      	str	r3, [r7, #4]
 800fce8:	e002      	b.n	800fcf0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800fcea:	f04f 33ff 	mov.w	r3, #4294967295
 800fcee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fcf0:	687b      	ldr	r3, [r7, #4]
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	370c      	adds	r7, #12
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcfc:	4770      	bx	lr
 800fcfe:	bf00      	nop
 800fd00:	24002df8 	.word	0x24002df8

0800fd04 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800fd04:	b580      	push	{r7, lr}
 800fd06:	b082      	sub	sp, #8
 800fd08:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800fd0a:	f002 fba5 	bl	8012458 <xTaskGetSchedulerState>
 800fd0e:	4603      	mov	r3, r0
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d004      	beq.n	800fd1e <osKernelGetState+0x1a>
 800fd14:	2b02      	cmp	r3, #2
 800fd16:	d105      	bne.n	800fd24 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800fd18:	2302      	movs	r3, #2
 800fd1a:	607b      	str	r3, [r7, #4]
      break;
 800fd1c:	e00c      	b.n	800fd38 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 800fd1e:	2303      	movs	r3, #3
 800fd20:	607b      	str	r3, [r7, #4]
      break;
 800fd22:	e009      	b.n	800fd38 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800fd24:	4b07      	ldr	r3, [pc, #28]	@ (800fd44 <osKernelGetState+0x40>)
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	2b01      	cmp	r3, #1
 800fd2a:	d102      	bne.n	800fd32 <osKernelGetState+0x2e>
        state = osKernelReady;
 800fd2c:	2301      	movs	r3, #1
 800fd2e:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 800fd30:	e001      	b.n	800fd36 <osKernelGetState+0x32>
        state = osKernelInactive;
 800fd32:	2300      	movs	r3, #0
 800fd34:	607b      	str	r3, [r7, #4]
      break;
 800fd36:	bf00      	nop
  }

  return (state);
 800fd38:	687b      	ldr	r3, [r7, #4]
}
 800fd3a:	4618      	mov	r0, r3
 800fd3c:	3708      	adds	r7, #8
 800fd3e:	46bd      	mov	sp, r7
 800fd40:	bd80      	pop	{r7, pc}
 800fd42:	bf00      	nop
 800fd44:	24002df8 	.word	0x24002df8

0800fd48 <osKernelStart>:

osStatus_t osKernelStart (void) {
 800fd48:	b580      	push	{r7, lr}
 800fd4a:	b082      	sub	sp, #8
 800fd4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd4e:	f3ef 8305 	mrs	r3, IPSR
 800fd52:	603b      	str	r3, [r7, #0]
  return(result);
 800fd54:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d003      	beq.n	800fd62 <osKernelStart+0x1a>
    stat = osErrorISR;
 800fd5a:	f06f 0305 	mvn.w	r3, #5
 800fd5e:	607b      	str	r3, [r7, #4]
 800fd60:	e010      	b.n	800fd84 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800fd62:	4b0b      	ldr	r3, [pc, #44]	@ (800fd90 <osKernelStart+0x48>)
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	2b01      	cmp	r3, #1
 800fd68:	d109      	bne.n	800fd7e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800fd6a:	f7ff ff9d 	bl	800fca8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800fd6e:	4b08      	ldr	r3, [pc, #32]	@ (800fd90 <osKernelStart+0x48>)
 800fd70:	2202      	movs	r2, #2
 800fd72:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800fd74:	f001 fefa 	bl	8011b6c <vTaskStartScheduler>
      stat = osOK;
 800fd78:	2300      	movs	r3, #0
 800fd7a:	607b      	str	r3, [r7, #4]
 800fd7c:	e002      	b.n	800fd84 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800fd7e:	f04f 33ff 	mov.w	r3, #4294967295
 800fd82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fd84:	687b      	ldr	r3, [r7, #4]
}
 800fd86:	4618      	mov	r0, r3
 800fd88:	3708      	adds	r7, #8
 800fd8a:	46bd      	mov	sp, r7
 800fd8c:	bd80      	pop	{r7, pc}
 800fd8e:	bf00      	nop
 800fd90:	24002df8 	.word	0x24002df8

0800fd94 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800fd94:	b580      	push	{r7, lr}
 800fd96:	b082      	sub	sp, #8
 800fd98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd9a:	f3ef 8305 	mrs	r3, IPSR
 800fd9e:	603b      	str	r3, [r7, #0]
  return(result);
 800fda0:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d003      	beq.n	800fdae <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800fda6:	f002 f80d 	bl	8011dc4 <xTaskGetTickCountFromISR>
 800fdaa:	6078      	str	r0, [r7, #4]
 800fdac:	e002      	b.n	800fdb4 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800fdae:	f001 fff9 	bl	8011da4 <xTaskGetTickCount>
 800fdb2:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800fdb4:	687b      	ldr	r3, [r7, #4]
}
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	3708      	adds	r7, #8
 800fdba:	46bd      	mov	sp, r7
 800fdbc:	bd80      	pop	{r7, pc}

0800fdbe <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fdbe:	b580      	push	{r7, lr}
 800fdc0:	b08e      	sub	sp, #56	@ 0x38
 800fdc2:	af04      	add	r7, sp, #16
 800fdc4:	60f8      	str	r0, [r7, #12]
 800fdc6:	60b9      	str	r1, [r7, #8]
 800fdc8:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fdca:	2300      	movs	r3, #0
 800fdcc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdce:	f3ef 8305 	mrs	r3, IPSR
 800fdd2:	617b      	str	r3, [r7, #20]
  return(result);
 800fdd4:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d17e      	bne.n	800fed8 <osThreadNew+0x11a>
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d07b      	beq.n	800fed8 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800fde0:	2380      	movs	r3, #128	@ 0x80
 800fde2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800fde4:	2318      	movs	r3, #24
 800fde6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800fde8:	2300      	movs	r3, #0
 800fdea:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800fdec:	f04f 33ff 	mov.w	r3, #4294967295
 800fdf0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d045      	beq.n	800fe84 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d002      	beq.n	800fe06 <osThreadNew+0x48>
        name = attr->name;
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	699b      	ldr	r3, [r3, #24]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d002      	beq.n	800fe14 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	699b      	ldr	r3, [r3, #24]
 800fe12:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fe14:	69fb      	ldr	r3, [r7, #28]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d008      	beq.n	800fe2c <osThreadNew+0x6e>
 800fe1a:	69fb      	ldr	r3, [r7, #28]
 800fe1c:	2b38      	cmp	r3, #56	@ 0x38
 800fe1e:	d805      	bhi.n	800fe2c <osThreadNew+0x6e>
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	685b      	ldr	r3, [r3, #4]
 800fe24:	f003 0301 	and.w	r3, r3, #1
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d001      	beq.n	800fe30 <osThreadNew+0x72>
        return (NULL);
 800fe2c:	2300      	movs	r3, #0
 800fe2e:	e054      	b.n	800feda <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	695b      	ldr	r3, [r3, #20]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d003      	beq.n	800fe40 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	695b      	ldr	r3, [r3, #20]
 800fe3c:	089b      	lsrs	r3, r3, #2
 800fe3e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	689b      	ldr	r3, [r3, #8]
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d00e      	beq.n	800fe66 <osThreadNew+0xa8>
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	68db      	ldr	r3, [r3, #12]
 800fe4c:	2ba7      	cmp	r3, #167	@ 0xa7
 800fe4e:	d90a      	bls.n	800fe66 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d006      	beq.n	800fe66 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	695b      	ldr	r3, [r3, #20]
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d002      	beq.n	800fe66 <osThreadNew+0xa8>
        mem = 1;
 800fe60:	2301      	movs	r3, #1
 800fe62:	61bb      	str	r3, [r7, #24]
 800fe64:	e010      	b.n	800fe88 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	689b      	ldr	r3, [r3, #8]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d10c      	bne.n	800fe88 <osThreadNew+0xca>
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	68db      	ldr	r3, [r3, #12]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d108      	bne.n	800fe88 <osThreadNew+0xca>
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	691b      	ldr	r3, [r3, #16]
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d104      	bne.n	800fe88 <osThreadNew+0xca>
          mem = 0;
 800fe7e:	2300      	movs	r3, #0
 800fe80:	61bb      	str	r3, [r7, #24]
 800fe82:	e001      	b.n	800fe88 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800fe84:	2300      	movs	r3, #0
 800fe86:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800fe88:	69bb      	ldr	r3, [r7, #24]
 800fe8a:	2b01      	cmp	r3, #1
 800fe8c:	d110      	bne.n	800feb0 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800fe92:	687a      	ldr	r2, [r7, #4]
 800fe94:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fe96:	9202      	str	r2, [sp, #8]
 800fe98:	9301      	str	r3, [sp, #4]
 800fe9a:	69fb      	ldr	r3, [r7, #28]
 800fe9c:	9300      	str	r3, [sp, #0]
 800fe9e:	68bb      	ldr	r3, [r7, #8]
 800fea0:	6a3a      	ldr	r2, [r7, #32]
 800fea2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fea4:	68f8      	ldr	r0, [r7, #12]
 800fea6:	f001 fbed 	bl	8011684 <xTaskCreateStatic>
 800feaa:	4603      	mov	r3, r0
 800feac:	613b      	str	r3, [r7, #16]
 800feae:	e013      	b.n	800fed8 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800feb0:	69bb      	ldr	r3, [r7, #24]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d110      	bne.n	800fed8 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800feb6:	6a3b      	ldr	r3, [r7, #32]
 800feb8:	b29a      	uxth	r2, r3
 800feba:	f107 0310 	add.w	r3, r7, #16
 800febe:	9301      	str	r3, [sp, #4]
 800fec0:	69fb      	ldr	r3, [r7, #28]
 800fec2:	9300      	str	r3, [sp, #0]
 800fec4:	68bb      	ldr	r3, [r7, #8]
 800fec6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fec8:	68f8      	ldr	r0, [r7, #12]
 800feca:	f001 fc3b 	bl	8011744 <xTaskCreate>
 800fece:	4603      	mov	r3, r0
 800fed0:	2b01      	cmp	r3, #1
 800fed2:	d001      	beq.n	800fed8 <osThreadNew+0x11a>
            hTask = NULL;
 800fed4:	2300      	movs	r3, #0
 800fed6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800fed8:	693b      	ldr	r3, [r7, #16]
}
 800feda:	4618      	mov	r0, r3
 800fedc:	3728      	adds	r7, #40	@ 0x28
 800fede:	46bd      	mov	sp, r7
 800fee0:	bd80      	pop	{r7, pc}

0800fee2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800fee2:	b580      	push	{r7, lr}
 800fee4:	b084      	sub	sp, #16
 800fee6:	af00      	add	r7, sp, #0
 800fee8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800feea:	f3ef 8305 	mrs	r3, IPSR
 800feee:	60bb      	str	r3, [r7, #8]
  return(result);
 800fef0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d003      	beq.n	800fefe <osDelay+0x1c>
    stat = osErrorISR;
 800fef6:	f06f 0305 	mvn.w	r3, #5
 800fefa:	60fb      	str	r3, [r7, #12]
 800fefc:	e007      	b.n	800ff0e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800fefe:	2300      	movs	r3, #0
 800ff00:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d002      	beq.n	800ff0e <osDelay+0x2c>
      vTaskDelay(ticks);
 800ff08:	6878      	ldr	r0, [r7, #4]
 800ff0a:	f001 fdf9 	bl	8011b00 <vTaskDelay>
    }
  }

  return (stat);
 800ff0e:	68fb      	ldr	r3, [r7, #12]
}
 800ff10:	4618      	mov	r0, r3
 800ff12:	3710      	adds	r7, #16
 800ff14:	46bd      	mov	sp, r7
 800ff16:	bd80      	pop	{r7, pc}

0800ff18 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b086      	sub	sp, #24
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ff20:	f3ef 8305 	mrs	r3, IPSR
 800ff24:	60fb      	str	r3, [r7, #12]
  return(result);
 800ff26:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d003      	beq.n	800ff34 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800ff2c:	f06f 0305 	mvn.w	r3, #5
 800ff30:	617b      	str	r3, [r7, #20]
 800ff32:	e019      	b.n	800ff68 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800ff34:	2300      	movs	r3, #0
 800ff36:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800ff38:	f001 ff34 	bl	8011da4 <xTaskGetTickCount>
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800ff40:	68bb      	ldr	r3, [r7, #8]
 800ff42:	687a      	ldr	r2, [r7, #4]
 800ff44:	1ad3      	subs	r3, r2, r3
 800ff46:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800ff48:	693b      	ldr	r3, [r7, #16]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d009      	beq.n	800ff62 <osDelayUntil+0x4a>
 800ff4e:	693b      	ldr	r3, [r7, #16]
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	db06      	blt.n	800ff62 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800ff54:	f107 0308 	add.w	r3, r7, #8
 800ff58:	6939      	ldr	r1, [r7, #16]
 800ff5a:	4618      	mov	r0, r3
 800ff5c:	f001 fd50 	bl	8011a00 <vTaskDelayUntil>
 800ff60:	e002      	b.n	800ff68 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800ff62:	f06f 0303 	mvn.w	r3, #3
 800ff66:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800ff68:	697b      	ldr	r3, [r7, #20]
}
 800ff6a:	4618      	mov	r0, r3
 800ff6c:	3718      	adds	r7, #24
 800ff6e:	46bd      	mov	sp, r7
 800ff70:	bd80      	pop	{r7, pc}

0800ff72 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ff72:	b580      	push	{r7, lr}
 800ff74:	b08a      	sub	sp, #40	@ 0x28
 800ff76:	af02      	add	r7, sp, #8
 800ff78:	60f8      	str	r0, [r7, #12]
 800ff7a:	60b9      	str	r1, [r7, #8]
 800ff7c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800ff7e:	2300      	movs	r3, #0
 800ff80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ff82:	f3ef 8305 	mrs	r3, IPSR
 800ff86:	613b      	str	r3, [r7, #16]
  return(result);
 800ff88:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d175      	bne.n	801007a <osSemaphoreNew+0x108>
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d072      	beq.n	801007a <osSemaphoreNew+0x108>
 800ff94:	68ba      	ldr	r2, [r7, #8]
 800ff96:	68fb      	ldr	r3, [r7, #12]
 800ff98:	429a      	cmp	r2, r3
 800ff9a:	d86e      	bhi.n	801007a <osSemaphoreNew+0x108>
    mem = -1;
 800ff9c:	f04f 33ff 	mov.w	r3, #4294967295
 800ffa0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d015      	beq.n	800ffd4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	689b      	ldr	r3, [r3, #8]
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d006      	beq.n	800ffbe <osSemaphoreNew+0x4c>
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	68db      	ldr	r3, [r3, #12]
 800ffb4:	2b4f      	cmp	r3, #79	@ 0x4f
 800ffb6:	d902      	bls.n	800ffbe <osSemaphoreNew+0x4c>
        mem = 1;
 800ffb8:	2301      	movs	r3, #1
 800ffba:	61bb      	str	r3, [r7, #24]
 800ffbc:	e00c      	b.n	800ffd8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	689b      	ldr	r3, [r3, #8]
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d108      	bne.n	800ffd8 <osSemaphoreNew+0x66>
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	68db      	ldr	r3, [r3, #12]
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d104      	bne.n	800ffd8 <osSemaphoreNew+0x66>
          mem = 0;
 800ffce:	2300      	movs	r3, #0
 800ffd0:	61bb      	str	r3, [r7, #24]
 800ffd2:	e001      	b.n	800ffd8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800ffd4:	2300      	movs	r3, #0
 800ffd6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800ffd8:	69bb      	ldr	r3, [r7, #24]
 800ffda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffde:	d04c      	beq.n	801007a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	2b01      	cmp	r3, #1
 800ffe4:	d128      	bne.n	8010038 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800ffe6:	69bb      	ldr	r3, [r7, #24]
 800ffe8:	2b01      	cmp	r3, #1
 800ffea:	d10a      	bne.n	8010002 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	689b      	ldr	r3, [r3, #8]
 800fff0:	2203      	movs	r2, #3
 800fff2:	9200      	str	r2, [sp, #0]
 800fff4:	2200      	movs	r2, #0
 800fff6:	2100      	movs	r1, #0
 800fff8:	2001      	movs	r0, #1
 800fffa:	f000 fb81 	bl	8010700 <xQueueGenericCreateStatic>
 800fffe:	61f8      	str	r0, [r7, #28]
 8010000:	e005      	b.n	801000e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8010002:	2203      	movs	r2, #3
 8010004:	2100      	movs	r1, #0
 8010006:	2001      	movs	r0, #1
 8010008:	f000 fbf7 	bl	80107fa <xQueueGenericCreate>
 801000c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 801000e:	69fb      	ldr	r3, [r7, #28]
 8010010:	2b00      	cmp	r3, #0
 8010012:	d022      	beq.n	801005a <osSemaphoreNew+0xe8>
 8010014:	68bb      	ldr	r3, [r7, #8]
 8010016:	2b00      	cmp	r3, #0
 8010018:	d01f      	beq.n	801005a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 801001a:	2300      	movs	r3, #0
 801001c:	2200      	movs	r2, #0
 801001e:	2100      	movs	r1, #0
 8010020:	69f8      	ldr	r0, [r7, #28]
 8010022:	f000 fcb7 	bl	8010994 <xQueueGenericSend>
 8010026:	4603      	mov	r3, r0
 8010028:	2b01      	cmp	r3, #1
 801002a:	d016      	beq.n	801005a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 801002c:	69f8      	ldr	r0, [r7, #28]
 801002e:	f001 f955 	bl	80112dc <vQueueDelete>
            hSemaphore = NULL;
 8010032:	2300      	movs	r3, #0
 8010034:	61fb      	str	r3, [r7, #28]
 8010036:	e010      	b.n	801005a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8010038:	69bb      	ldr	r3, [r7, #24]
 801003a:	2b01      	cmp	r3, #1
 801003c:	d108      	bne.n	8010050 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	689b      	ldr	r3, [r3, #8]
 8010042:	461a      	mov	r2, r3
 8010044:	68b9      	ldr	r1, [r7, #8]
 8010046:	68f8      	ldr	r0, [r7, #12]
 8010048:	f000 fc35 	bl	80108b6 <xQueueCreateCountingSemaphoreStatic>
 801004c:	61f8      	str	r0, [r7, #28]
 801004e:	e004      	b.n	801005a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8010050:	68b9      	ldr	r1, [r7, #8]
 8010052:	68f8      	ldr	r0, [r7, #12]
 8010054:	f000 fc68 	bl	8010928 <xQueueCreateCountingSemaphore>
 8010058:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 801005a:	69fb      	ldr	r3, [r7, #28]
 801005c:	2b00      	cmp	r3, #0
 801005e:	d00c      	beq.n	801007a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d003      	beq.n	801006e <osSemaphoreNew+0xfc>
          name = attr->name;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	617b      	str	r3, [r7, #20]
 801006c:	e001      	b.n	8010072 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 801006e:	2300      	movs	r3, #0
 8010070:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8010072:	6979      	ldr	r1, [r7, #20]
 8010074:	69f8      	ldr	r0, [r7, #28]
 8010076:	f001 fa7d 	bl	8011574 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 801007a:	69fb      	ldr	r3, [r7, #28]
}
 801007c:	4618      	mov	r0, r3
 801007e:	3720      	adds	r7, #32
 8010080:	46bd      	mov	sp, r7
 8010082:	bd80      	pop	{r7, pc}

08010084 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8010084:	b580      	push	{r7, lr}
 8010086:	b086      	sub	sp, #24
 8010088:	af00      	add	r7, sp, #0
 801008a:	6078      	str	r0, [r7, #4]
 801008c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8010092:	2300      	movs	r3, #0
 8010094:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8010096:	693b      	ldr	r3, [r7, #16]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d103      	bne.n	80100a4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 801009c:	f06f 0303 	mvn.w	r3, #3
 80100a0:	617b      	str	r3, [r7, #20]
 80100a2:	e039      	b.n	8010118 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80100a4:	f3ef 8305 	mrs	r3, IPSR
 80100a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80100aa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d022      	beq.n	80100f6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80100b0:	683b      	ldr	r3, [r7, #0]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d003      	beq.n	80100be <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80100b6:	f06f 0303 	mvn.w	r3, #3
 80100ba:	617b      	str	r3, [r7, #20]
 80100bc:	e02c      	b.n	8010118 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80100be:	2300      	movs	r3, #0
 80100c0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80100c2:	f107 0308 	add.w	r3, r7, #8
 80100c6:	461a      	mov	r2, r3
 80100c8:	2100      	movs	r1, #0
 80100ca:	6938      	ldr	r0, [r7, #16]
 80100cc:	f001 f884 	bl	80111d8 <xQueueReceiveFromISR>
 80100d0:	4603      	mov	r3, r0
 80100d2:	2b01      	cmp	r3, #1
 80100d4:	d003      	beq.n	80100de <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80100d6:	f06f 0302 	mvn.w	r3, #2
 80100da:	617b      	str	r3, [r7, #20]
 80100dc:	e01c      	b.n	8010118 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80100de:	68bb      	ldr	r3, [r7, #8]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d019      	beq.n	8010118 <osSemaphoreAcquire+0x94>
 80100e4:	4b0f      	ldr	r3, [pc, #60]	@ (8010124 <osSemaphoreAcquire+0xa0>)
 80100e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80100ea:	601a      	str	r2, [r3, #0]
 80100ec:	f3bf 8f4f 	dsb	sy
 80100f0:	f3bf 8f6f 	isb	sy
 80100f4:	e010      	b.n	8010118 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80100f6:	6839      	ldr	r1, [r7, #0]
 80100f8:	6938      	ldr	r0, [r7, #16]
 80100fa:	f000 ff5d 	bl	8010fb8 <xQueueSemaphoreTake>
 80100fe:	4603      	mov	r3, r0
 8010100:	2b01      	cmp	r3, #1
 8010102:	d009      	beq.n	8010118 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8010104:	683b      	ldr	r3, [r7, #0]
 8010106:	2b00      	cmp	r3, #0
 8010108:	d003      	beq.n	8010112 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 801010a:	f06f 0301 	mvn.w	r3, #1
 801010e:	617b      	str	r3, [r7, #20]
 8010110:	e002      	b.n	8010118 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8010112:	f06f 0302 	mvn.w	r3, #2
 8010116:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8010118:	697b      	ldr	r3, [r7, #20]
}
 801011a:	4618      	mov	r0, r3
 801011c:	3718      	adds	r7, #24
 801011e:	46bd      	mov	sp, r7
 8010120:	bd80      	pop	{r7, pc}
 8010122:	bf00      	nop
 8010124:	e000ed04 	.word	0xe000ed04

08010128 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8010128:	b580      	push	{r7, lr}
 801012a:	b086      	sub	sp, #24
 801012c:	af00      	add	r7, sp, #0
 801012e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8010134:	2300      	movs	r3, #0
 8010136:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8010138:	693b      	ldr	r3, [r7, #16]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d103      	bne.n	8010146 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 801013e:	f06f 0303 	mvn.w	r3, #3
 8010142:	617b      	str	r3, [r7, #20]
 8010144:	e02c      	b.n	80101a0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010146:	f3ef 8305 	mrs	r3, IPSR
 801014a:	60fb      	str	r3, [r7, #12]
  return(result);
 801014c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801014e:	2b00      	cmp	r3, #0
 8010150:	d01a      	beq.n	8010188 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8010152:	2300      	movs	r3, #0
 8010154:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8010156:	f107 0308 	add.w	r3, r7, #8
 801015a:	4619      	mov	r1, r3
 801015c:	6938      	ldr	r0, [r7, #16]
 801015e:	f000 fdb9 	bl	8010cd4 <xQueueGiveFromISR>
 8010162:	4603      	mov	r3, r0
 8010164:	2b01      	cmp	r3, #1
 8010166:	d003      	beq.n	8010170 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8010168:	f06f 0302 	mvn.w	r3, #2
 801016c:	617b      	str	r3, [r7, #20]
 801016e:	e017      	b.n	80101a0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8010170:	68bb      	ldr	r3, [r7, #8]
 8010172:	2b00      	cmp	r3, #0
 8010174:	d014      	beq.n	80101a0 <osSemaphoreRelease+0x78>
 8010176:	4b0d      	ldr	r3, [pc, #52]	@ (80101ac <osSemaphoreRelease+0x84>)
 8010178:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801017c:	601a      	str	r2, [r3, #0]
 801017e:	f3bf 8f4f 	dsb	sy
 8010182:	f3bf 8f6f 	isb	sy
 8010186:	e00b      	b.n	80101a0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8010188:	2300      	movs	r3, #0
 801018a:	2200      	movs	r2, #0
 801018c:	2100      	movs	r1, #0
 801018e:	6938      	ldr	r0, [r7, #16]
 8010190:	f000 fc00 	bl	8010994 <xQueueGenericSend>
 8010194:	4603      	mov	r3, r0
 8010196:	2b01      	cmp	r3, #1
 8010198:	d002      	beq.n	80101a0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 801019a:	f06f 0302 	mvn.w	r3, #2
 801019e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80101a0:	697b      	ldr	r3, [r7, #20]
}
 80101a2:	4618      	mov	r0, r3
 80101a4:	3718      	adds	r7, #24
 80101a6:	46bd      	mov	sp, r7
 80101a8:	bd80      	pop	{r7, pc}
 80101aa:	bf00      	nop
 80101ac:	e000ed04 	.word	0xe000ed04

080101b0 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 80101b0:	b580      	push	{r7, lr}
 80101b2:	b086      	sub	sp, #24
 80101b4:	af00      	add	r7, sp, #0
 80101b6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80101bc:	f3ef 8305 	mrs	r3, IPSR
 80101c0:	60fb      	str	r3, [r7, #12]
  return(result);
 80101c2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	d003      	beq.n	80101d0 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 80101c8:	f06f 0305 	mvn.w	r3, #5
 80101cc:	617b      	str	r3, [r7, #20]
 80101ce:	e00e      	b.n	80101ee <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 80101d0:	693b      	ldr	r3, [r7, #16]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d103      	bne.n	80101de <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80101d6:	f06f 0303 	mvn.w	r3, #3
 80101da:	617b      	str	r3, [r7, #20]
 80101dc:	e007      	b.n	80101ee <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80101de:	6938      	ldr	r0, [r7, #16]
 80101e0:	f001 f9f2 	bl	80115c8 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80101e4:	2300      	movs	r3, #0
 80101e6:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 80101e8:	6938      	ldr	r0, [r7, #16]
 80101ea:	f001 f877 	bl	80112dc <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80101ee:	697b      	ldr	r3, [r7, #20]
}
 80101f0:	4618      	mov	r0, r3
 80101f2:	3718      	adds	r7, #24
 80101f4:	46bd      	mov	sp, r7
 80101f6:	bd80      	pop	{r7, pc}

080101f8 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80101f8:	b580      	push	{r7, lr}
 80101fa:	b08a      	sub	sp, #40	@ 0x28
 80101fc:	af02      	add	r7, sp, #8
 80101fe:	60f8      	str	r0, [r7, #12]
 8010200:	60b9      	str	r1, [r7, #8]
 8010202:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8010204:	2300      	movs	r3, #0
 8010206:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010208:	f3ef 8305 	mrs	r3, IPSR
 801020c:	613b      	str	r3, [r7, #16]
  return(result);
 801020e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8010210:	2b00      	cmp	r3, #0
 8010212:	d15f      	bne.n	80102d4 <osMessageQueueNew+0xdc>
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	2b00      	cmp	r3, #0
 8010218:	d05c      	beq.n	80102d4 <osMessageQueueNew+0xdc>
 801021a:	68bb      	ldr	r3, [r7, #8]
 801021c:	2b00      	cmp	r3, #0
 801021e:	d059      	beq.n	80102d4 <osMessageQueueNew+0xdc>
    mem = -1;
 8010220:	f04f 33ff 	mov.w	r3, #4294967295
 8010224:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	2b00      	cmp	r3, #0
 801022a:	d029      	beq.n	8010280 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	689b      	ldr	r3, [r3, #8]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d012      	beq.n	801025a <osMessageQueueNew+0x62>
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	68db      	ldr	r3, [r3, #12]
 8010238:	2b4f      	cmp	r3, #79	@ 0x4f
 801023a:	d90e      	bls.n	801025a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010240:	2b00      	cmp	r3, #0
 8010242:	d00a      	beq.n	801025a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	695a      	ldr	r2, [r3, #20]
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	68b9      	ldr	r1, [r7, #8]
 801024c:	fb01 f303 	mul.w	r3, r1, r3
 8010250:	429a      	cmp	r2, r3
 8010252:	d302      	bcc.n	801025a <osMessageQueueNew+0x62>
        mem = 1;
 8010254:	2301      	movs	r3, #1
 8010256:	61bb      	str	r3, [r7, #24]
 8010258:	e014      	b.n	8010284 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	689b      	ldr	r3, [r3, #8]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d110      	bne.n	8010284 <osMessageQueueNew+0x8c>
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	68db      	ldr	r3, [r3, #12]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d10c      	bne.n	8010284 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801026e:	2b00      	cmp	r3, #0
 8010270:	d108      	bne.n	8010284 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	695b      	ldr	r3, [r3, #20]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d104      	bne.n	8010284 <osMessageQueueNew+0x8c>
          mem = 0;
 801027a:	2300      	movs	r3, #0
 801027c:	61bb      	str	r3, [r7, #24]
 801027e:	e001      	b.n	8010284 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8010280:	2300      	movs	r3, #0
 8010282:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010284:	69bb      	ldr	r3, [r7, #24]
 8010286:	2b01      	cmp	r3, #1
 8010288:	d10b      	bne.n	80102a2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	691a      	ldr	r2, [r3, #16]
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	689b      	ldr	r3, [r3, #8]
 8010292:	2100      	movs	r1, #0
 8010294:	9100      	str	r1, [sp, #0]
 8010296:	68b9      	ldr	r1, [r7, #8]
 8010298:	68f8      	ldr	r0, [r7, #12]
 801029a:	f000 fa31 	bl	8010700 <xQueueGenericCreateStatic>
 801029e:	61f8      	str	r0, [r7, #28]
 80102a0:	e008      	b.n	80102b4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80102a2:	69bb      	ldr	r3, [r7, #24]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d105      	bne.n	80102b4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80102a8:	2200      	movs	r2, #0
 80102aa:	68b9      	ldr	r1, [r7, #8]
 80102ac:	68f8      	ldr	r0, [r7, #12]
 80102ae:	f000 faa4 	bl	80107fa <xQueueGenericCreate>
 80102b2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80102b4:	69fb      	ldr	r3, [r7, #28]
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d00c      	beq.n	80102d4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d003      	beq.n	80102c8 <osMessageQueueNew+0xd0>
        name = attr->name;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	617b      	str	r3, [r7, #20]
 80102c6:	e001      	b.n	80102cc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80102c8:	2300      	movs	r3, #0
 80102ca:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80102cc:	6979      	ldr	r1, [r7, #20]
 80102ce:	69f8      	ldr	r0, [r7, #28]
 80102d0:	f001 f950 	bl	8011574 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80102d4:	69fb      	ldr	r3, [r7, #28]
}
 80102d6:	4618      	mov	r0, r3
 80102d8:	3720      	adds	r7, #32
 80102da:	46bd      	mov	sp, r7
 80102dc:	bd80      	pop	{r7, pc}
	...

080102e0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80102e0:	b580      	push	{r7, lr}
 80102e2:	b088      	sub	sp, #32
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	60f8      	str	r0, [r7, #12]
 80102e8:	60b9      	str	r1, [r7, #8]
 80102ea:	603b      	str	r3, [r7, #0]
 80102ec:	4613      	mov	r3, r2
 80102ee:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80102f4:	2300      	movs	r3, #0
 80102f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80102f8:	f3ef 8305 	mrs	r3, IPSR
 80102fc:	617b      	str	r3, [r7, #20]
  return(result);
 80102fe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010300:	2b00      	cmp	r3, #0
 8010302:	d028      	beq.n	8010356 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010304:	69bb      	ldr	r3, [r7, #24]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d005      	beq.n	8010316 <osMessageQueuePut+0x36>
 801030a:	68bb      	ldr	r3, [r7, #8]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d002      	beq.n	8010316 <osMessageQueuePut+0x36>
 8010310:	683b      	ldr	r3, [r7, #0]
 8010312:	2b00      	cmp	r3, #0
 8010314:	d003      	beq.n	801031e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8010316:	f06f 0303 	mvn.w	r3, #3
 801031a:	61fb      	str	r3, [r7, #28]
 801031c:	e038      	b.n	8010390 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 801031e:	2300      	movs	r3, #0
 8010320:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8010322:	f107 0210 	add.w	r2, r7, #16
 8010326:	2300      	movs	r3, #0
 8010328:	68b9      	ldr	r1, [r7, #8]
 801032a:	69b8      	ldr	r0, [r7, #24]
 801032c:	f000 fc34 	bl	8010b98 <xQueueGenericSendFromISR>
 8010330:	4603      	mov	r3, r0
 8010332:	2b01      	cmp	r3, #1
 8010334:	d003      	beq.n	801033e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8010336:	f06f 0302 	mvn.w	r3, #2
 801033a:	61fb      	str	r3, [r7, #28]
 801033c:	e028      	b.n	8010390 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 801033e:	693b      	ldr	r3, [r7, #16]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d025      	beq.n	8010390 <osMessageQueuePut+0xb0>
 8010344:	4b15      	ldr	r3, [pc, #84]	@ (801039c <osMessageQueuePut+0xbc>)
 8010346:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801034a:	601a      	str	r2, [r3, #0]
 801034c:	f3bf 8f4f 	dsb	sy
 8010350:	f3bf 8f6f 	isb	sy
 8010354:	e01c      	b.n	8010390 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010356:	69bb      	ldr	r3, [r7, #24]
 8010358:	2b00      	cmp	r3, #0
 801035a:	d002      	beq.n	8010362 <osMessageQueuePut+0x82>
 801035c:	68bb      	ldr	r3, [r7, #8]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d103      	bne.n	801036a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8010362:	f06f 0303 	mvn.w	r3, #3
 8010366:	61fb      	str	r3, [r7, #28]
 8010368:	e012      	b.n	8010390 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801036a:	2300      	movs	r3, #0
 801036c:	683a      	ldr	r2, [r7, #0]
 801036e:	68b9      	ldr	r1, [r7, #8]
 8010370:	69b8      	ldr	r0, [r7, #24]
 8010372:	f000 fb0f 	bl	8010994 <xQueueGenericSend>
 8010376:	4603      	mov	r3, r0
 8010378:	2b01      	cmp	r3, #1
 801037a:	d009      	beq.n	8010390 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 801037c:	683b      	ldr	r3, [r7, #0]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d003      	beq.n	801038a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8010382:	f06f 0301 	mvn.w	r3, #1
 8010386:	61fb      	str	r3, [r7, #28]
 8010388:	e002      	b.n	8010390 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801038a:	f06f 0302 	mvn.w	r3, #2
 801038e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010390:	69fb      	ldr	r3, [r7, #28]
}
 8010392:	4618      	mov	r0, r3
 8010394:	3720      	adds	r7, #32
 8010396:	46bd      	mov	sp, r7
 8010398:	bd80      	pop	{r7, pc}
 801039a:	bf00      	nop
 801039c:	e000ed04 	.word	0xe000ed04

080103a0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b088      	sub	sp, #32
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	60f8      	str	r0, [r7, #12]
 80103a8:	60b9      	str	r1, [r7, #8]
 80103aa:	607a      	str	r2, [r7, #4]
 80103ac:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80103b2:	2300      	movs	r3, #0
 80103b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80103b6:	f3ef 8305 	mrs	r3, IPSR
 80103ba:	617b      	str	r3, [r7, #20]
  return(result);
 80103bc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d028      	beq.n	8010414 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80103c2:	69bb      	ldr	r3, [r7, #24]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d005      	beq.n	80103d4 <osMessageQueueGet+0x34>
 80103c8:	68bb      	ldr	r3, [r7, #8]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d002      	beq.n	80103d4 <osMessageQueueGet+0x34>
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d003      	beq.n	80103dc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80103d4:	f06f 0303 	mvn.w	r3, #3
 80103d8:	61fb      	str	r3, [r7, #28]
 80103da:	e037      	b.n	801044c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80103dc:	2300      	movs	r3, #0
 80103de:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80103e0:	f107 0310 	add.w	r3, r7, #16
 80103e4:	461a      	mov	r2, r3
 80103e6:	68b9      	ldr	r1, [r7, #8]
 80103e8:	69b8      	ldr	r0, [r7, #24]
 80103ea:	f000 fef5 	bl	80111d8 <xQueueReceiveFromISR>
 80103ee:	4603      	mov	r3, r0
 80103f0:	2b01      	cmp	r3, #1
 80103f2:	d003      	beq.n	80103fc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80103f4:	f06f 0302 	mvn.w	r3, #2
 80103f8:	61fb      	str	r3, [r7, #28]
 80103fa:	e027      	b.n	801044c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80103fc:	693b      	ldr	r3, [r7, #16]
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d024      	beq.n	801044c <osMessageQueueGet+0xac>
 8010402:	4b15      	ldr	r3, [pc, #84]	@ (8010458 <osMessageQueueGet+0xb8>)
 8010404:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010408:	601a      	str	r2, [r3, #0]
 801040a:	f3bf 8f4f 	dsb	sy
 801040e:	f3bf 8f6f 	isb	sy
 8010412:	e01b      	b.n	801044c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8010414:	69bb      	ldr	r3, [r7, #24]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d002      	beq.n	8010420 <osMessageQueueGet+0x80>
 801041a:	68bb      	ldr	r3, [r7, #8]
 801041c:	2b00      	cmp	r3, #0
 801041e:	d103      	bne.n	8010428 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8010420:	f06f 0303 	mvn.w	r3, #3
 8010424:	61fb      	str	r3, [r7, #28]
 8010426:	e011      	b.n	801044c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010428:	683a      	ldr	r2, [r7, #0]
 801042a:	68b9      	ldr	r1, [r7, #8]
 801042c:	69b8      	ldr	r0, [r7, #24]
 801042e:	f000 fce1 	bl	8010df4 <xQueueReceive>
 8010432:	4603      	mov	r3, r0
 8010434:	2b01      	cmp	r3, #1
 8010436:	d009      	beq.n	801044c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8010438:	683b      	ldr	r3, [r7, #0]
 801043a:	2b00      	cmp	r3, #0
 801043c:	d003      	beq.n	8010446 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 801043e:	f06f 0301 	mvn.w	r3, #1
 8010442:	61fb      	str	r3, [r7, #28]
 8010444:	e002      	b.n	801044c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8010446:	f06f 0302 	mvn.w	r3, #2
 801044a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 801044c:	69fb      	ldr	r3, [r7, #28]
}
 801044e:	4618      	mov	r0, r3
 8010450:	3720      	adds	r7, #32
 8010452:	46bd      	mov	sp, r7
 8010454:	bd80      	pop	{r7, pc}
 8010456:	bf00      	nop
 8010458:	e000ed04 	.word	0xe000ed04

0801045c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801045c:	b480      	push	{r7}
 801045e:	b085      	sub	sp, #20
 8010460:	af00      	add	r7, sp, #0
 8010462:	60f8      	str	r0, [r7, #12]
 8010464:	60b9      	str	r1, [r7, #8]
 8010466:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	4a07      	ldr	r2, [pc, #28]	@ (8010488 <vApplicationGetIdleTaskMemory+0x2c>)
 801046c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	4a06      	ldr	r2, [pc, #24]	@ (801048c <vApplicationGetIdleTaskMemory+0x30>)
 8010472:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2280      	movs	r2, #128	@ 0x80
 8010478:	601a      	str	r2, [r3, #0]
}
 801047a:	bf00      	nop
 801047c:	3714      	adds	r7, #20
 801047e:	46bd      	mov	sp, r7
 8010480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010484:	4770      	bx	lr
 8010486:	bf00      	nop
 8010488:	24002dfc 	.word	0x24002dfc
 801048c:	24002ea4 	.word	0x24002ea4

08010490 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010490:	b480      	push	{r7}
 8010492:	b085      	sub	sp, #20
 8010494:	af00      	add	r7, sp, #0
 8010496:	60f8      	str	r0, [r7, #12]
 8010498:	60b9      	str	r1, [r7, #8]
 801049a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	4a07      	ldr	r2, [pc, #28]	@ (80104bc <vApplicationGetTimerTaskMemory+0x2c>)
 80104a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80104a2:	68bb      	ldr	r3, [r7, #8]
 80104a4:	4a06      	ldr	r2, [pc, #24]	@ (80104c0 <vApplicationGetTimerTaskMemory+0x30>)
 80104a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80104ae:	601a      	str	r2, [r3, #0]
}
 80104b0:	bf00      	nop
 80104b2:	3714      	adds	r7, #20
 80104b4:	46bd      	mov	sp, r7
 80104b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ba:	4770      	bx	lr
 80104bc:	240030a4 	.word	0x240030a4
 80104c0:	2400314c 	.word	0x2400314c

080104c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80104c4:	b480      	push	{r7}
 80104c6:	b083      	sub	sp, #12
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	f103 0208 	add.w	r2, r3, #8
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	f04f 32ff 	mov.w	r2, #4294967295
 80104dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	f103 0208 	add.w	r2, r3, #8
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	f103 0208 	add.w	r2, r3, #8
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	2200      	movs	r2, #0
 80104f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80104f8:	bf00      	nop
 80104fa:	370c      	adds	r7, #12
 80104fc:	46bd      	mov	sp, r7
 80104fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010502:	4770      	bx	lr

08010504 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010504:	b480      	push	{r7}
 8010506:	b083      	sub	sp, #12
 8010508:	af00      	add	r7, sp, #0
 801050a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	2200      	movs	r2, #0
 8010510:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010512:	bf00      	nop
 8010514:	370c      	adds	r7, #12
 8010516:	46bd      	mov	sp, r7
 8010518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051c:	4770      	bx	lr

0801051e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801051e:	b480      	push	{r7}
 8010520:	b085      	sub	sp, #20
 8010522:	af00      	add	r7, sp, #0
 8010524:	6078      	str	r0, [r7, #4]
 8010526:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	685b      	ldr	r3, [r3, #4]
 801052c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801052e:	683b      	ldr	r3, [r7, #0]
 8010530:	68fa      	ldr	r2, [r7, #12]
 8010532:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	689a      	ldr	r2, [r3, #8]
 8010538:	683b      	ldr	r3, [r7, #0]
 801053a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	689b      	ldr	r3, [r3, #8]
 8010540:	683a      	ldr	r2, [r7, #0]
 8010542:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010544:	68fb      	ldr	r3, [r7, #12]
 8010546:	683a      	ldr	r2, [r7, #0]
 8010548:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801054a:	683b      	ldr	r3, [r7, #0]
 801054c:	687a      	ldr	r2, [r7, #4]
 801054e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	1c5a      	adds	r2, r3, #1
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	601a      	str	r2, [r3, #0]
}
 801055a:	bf00      	nop
 801055c:	3714      	adds	r7, #20
 801055e:	46bd      	mov	sp, r7
 8010560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010564:	4770      	bx	lr

08010566 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010566:	b480      	push	{r7}
 8010568:	b085      	sub	sp, #20
 801056a:	af00      	add	r7, sp, #0
 801056c:	6078      	str	r0, [r7, #4]
 801056e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010570:	683b      	ldr	r3, [r7, #0]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010576:	68bb      	ldr	r3, [r7, #8]
 8010578:	f1b3 3fff 	cmp.w	r3, #4294967295
 801057c:	d103      	bne.n	8010586 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	691b      	ldr	r3, [r3, #16]
 8010582:	60fb      	str	r3, [r7, #12]
 8010584:	e00c      	b.n	80105a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	3308      	adds	r3, #8
 801058a:	60fb      	str	r3, [r7, #12]
 801058c:	e002      	b.n	8010594 <vListInsert+0x2e>
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	685b      	ldr	r3, [r3, #4]
 8010592:	60fb      	str	r3, [r7, #12]
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	685b      	ldr	r3, [r3, #4]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	68ba      	ldr	r2, [r7, #8]
 801059c:	429a      	cmp	r2, r3
 801059e:	d2f6      	bcs.n	801058e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	685a      	ldr	r2, [r3, #4]
 80105a4:	683b      	ldr	r3, [r7, #0]
 80105a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80105a8:	683b      	ldr	r3, [r7, #0]
 80105aa:	685b      	ldr	r3, [r3, #4]
 80105ac:	683a      	ldr	r2, [r7, #0]
 80105ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80105b0:	683b      	ldr	r3, [r7, #0]
 80105b2:	68fa      	ldr	r2, [r7, #12]
 80105b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	683a      	ldr	r2, [r7, #0]
 80105ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80105bc:	683b      	ldr	r3, [r7, #0]
 80105be:	687a      	ldr	r2, [r7, #4]
 80105c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	1c5a      	adds	r2, r3, #1
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	601a      	str	r2, [r3, #0]
}
 80105cc:	bf00      	nop
 80105ce:	3714      	adds	r7, #20
 80105d0:	46bd      	mov	sp, r7
 80105d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d6:	4770      	bx	lr

080105d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80105d8:	b480      	push	{r7}
 80105da:	b085      	sub	sp, #20
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	691b      	ldr	r3, [r3, #16]
 80105e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	685b      	ldr	r3, [r3, #4]
 80105ea:	687a      	ldr	r2, [r7, #4]
 80105ec:	6892      	ldr	r2, [r2, #8]
 80105ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	689b      	ldr	r3, [r3, #8]
 80105f4:	687a      	ldr	r2, [r7, #4]
 80105f6:	6852      	ldr	r2, [r2, #4]
 80105f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	685b      	ldr	r3, [r3, #4]
 80105fe:	687a      	ldr	r2, [r7, #4]
 8010600:	429a      	cmp	r2, r3
 8010602:	d103      	bne.n	801060c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	689a      	ldr	r2, [r3, #8]
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	2200      	movs	r2, #0
 8010610:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	1e5a      	subs	r2, r3, #1
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	681b      	ldr	r3, [r3, #0]
}
 8010620:	4618      	mov	r0, r3
 8010622:	3714      	adds	r7, #20
 8010624:	46bd      	mov	sp, r7
 8010626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801062a:	4770      	bx	lr

0801062c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801062c:	b580      	push	{r7, lr}
 801062e:	b084      	sub	sp, #16
 8010630:	af00      	add	r7, sp, #0
 8010632:	6078      	str	r0, [r7, #4]
 8010634:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	2b00      	cmp	r3, #0
 801063e:	d10b      	bne.n	8010658 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010644:	f383 8811 	msr	BASEPRI, r3
 8010648:	f3bf 8f6f 	isb	sy
 801064c:	f3bf 8f4f 	dsb	sy
 8010650:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010652:	bf00      	nop
 8010654:	bf00      	nop
 8010656:	e7fd      	b.n	8010654 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010658:	f002 fd6e 	bl	8013138 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	681a      	ldr	r2, [r3, #0]
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010664:	68f9      	ldr	r1, [r7, #12]
 8010666:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010668:	fb01 f303 	mul.w	r3, r1, r3
 801066c:	441a      	add	r2, r3
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	2200      	movs	r2, #0
 8010676:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	681a      	ldr	r2, [r3, #0]
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	681a      	ldr	r2, [r3, #0]
 8010684:	68fb      	ldr	r3, [r7, #12]
 8010686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010688:	3b01      	subs	r3, #1
 801068a:	68f9      	ldr	r1, [r7, #12]
 801068c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801068e:	fb01 f303 	mul.w	r3, r1, r3
 8010692:	441a      	add	r2, r3
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	22ff      	movs	r2, #255	@ 0xff
 801069c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	22ff      	movs	r2, #255	@ 0xff
 80106a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80106a8:	683b      	ldr	r3, [r7, #0]
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d114      	bne.n	80106d8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	691b      	ldr	r3, [r3, #16]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d01a      	beq.n	80106ec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	3310      	adds	r3, #16
 80106ba:	4618      	mov	r0, r3
 80106bc:	f001 fd06 	bl	80120cc <xTaskRemoveFromEventList>
 80106c0:	4603      	mov	r3, r0
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d012      	beq.n	80106ec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80106c6:	4b0d      	ldr	r3, [pc, #52]	@ (80106fc <xQueueGenericReset+0xd0>)
 80106c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80106cc:	601a      	str	r2, [r3, #0]
 80106ce:	f3bf 8f4f 	dsb	sy
 80106d2:	f3bf 8f6f 	isb	sy
 80106d6:	e009      	b.n	80106ec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	3310      	adds	r3, #16
 80106dc:	4618      	mov	r0, r3
 80106de:	f7ff fef1 	bl	80104c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80106e2:	68fb      	ldr	r3, [r7, #12]
 80106e4:	3324      	adds	r3, #36	@ 0x24
 80106e6:	4618      	mov	r0, r3
 80106e8:	f7ff feec 	bl	80104c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80106ec:	f002 fd56 	bl	801319c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80106f0:	2301      	movs	r3, #1
}
 80106f2:	4618      	mov	r0, r3
 80106f4:	3710      	adds	r7, #16
 80106f6:	46bd      	mov	sp, r7
 80106f8:	bd80      	pop	{r7, pc}
 80106fa:	bf00      	nop
 80106fc:	e000ed04 	.word	0xe000ed04

08010700 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010700:	b580      	push	{r7, lr}
 8010702:	b08e      	sub	sp, #56	@ 0x38
 8010704:	af02      	add	r7, sp, #8
 8010706:	60f8      	str	r0, [r7, #12]
 8010708:	60b9      	str	r1, [r7, #8]
 801070a:	607a      	str	r2, [r7, #4]
 801070c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d10b      	bne.n	801072c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8010714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010718:	f383 8811 	msr	BASEPRI, r3
 801071c:	f3bf 8f6f 	isb	sy
 8010720:	f3bf 8f4f 	dsb	sy
 8010724:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010726:	bf00      	nop
 8010728:	bf00      	nop
 801072a:	e7fd      	b.n	8010728 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801072c:	683b      	ldr	r3, [r7, #0]
 801072e:	2b00      	cmp	r3, #0
 8010730:	d10b      	bne.n	801074a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8010732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010736:	f383 8811 	msr	BASEPRI, r3
 801073a:	f3bf 8f6f 	isb	sy
 801073e:	f3bf 8f4f 	dsb	sy
 8010742:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010744:	bf00      	nop
 8010746:	bf00      	nop
 8010748:	e7fd      	b.n	8010746 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d002      	beq.n	8010756 <xQueueGenericCreateStatic+0x56>
 8010750:	68bb      	ldr	r3, [r7, #8]
 8010752:	2b00      	cmp	r3, #0
 8010754:	d001      	beq.n	801075a <xQueueGenericCreateStatic+0x5a>
 8010756:	2301      	movs	r3, #1
 8010758:	e000      	b.n	801075c <xQueueGenericCreateStatic+0x5c>
 801075a:	2300      	movs	r3, #0
 801075c:	2b00      	cmp	r3, #0
 801075e:	d10b      	bne.n	8010778 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8010760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010764:	f383 8811 	msr	BASEPRI, r3
 8010768:	f3bf 8f6f 	isb	sy
 801076c:	f3bf 8f4f 	dsb	sy
 8010770:	623b      	str	r3, [r7, #32]
}
 8010772:	bf00      	nop
 8010774:	bf00      	nop
 8010776:	e7fd      	b.n	8010774 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	2b00      	cmp	r3, #0
 801077c:	d102      	bne.n	8010784 <xQueueGenericCreateStatic+0x84>
 801077e:	68bb      	ldr	r3, [r7, #8]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d101      	bne.n	8010788 <xQueueGenericCreateStatic+0x88>
 8010784:	2301      	movs	r3, #1
 8010786:	e000      	b.n	801078a <xQueueGenericCreateStatic+0x8a>
 8010788:	2300      	movs	r3, #0
 801078a:	2b00      	cmp	r3, #0
 801078c:	d10b      	bne.n	80107a6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801078e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010792:	f383 8811 	msr	BASEPRI, r3
 8010796:	f3bf 8f6f 	isb	sy
 801079a:	f3bf 8f4f 	dsb	sy
 801079e:	61fb      	str	r3, [r7, #28]
}
 80107a0:	bf00      	nop
 80107a2:	bf00      	nop
 80107a4:	e7fd      	b.n	80107a2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80107a6:	2350      	movs	r3, #80	@ 0x50
 80107a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80107aa:	697b      	ldr	r3, [r7, #20]
 80107ac:	2b50      	cmp	r3, #80	@ 0x50
 80107ae:	d00b      	beq.n	80107c8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80107b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107b4:	f383 8811 	msr	BASEPRI, r3
 80107b8:	f3bf 8f6f 	isb	sy
 80107bc:	f3bf 8f4f 	dsb	sy
 80107c0:	61bb      	str	r3, [r7, #24]
}
 80107c2:	bf00      	nop
 80107c4:	bf00      	nop
 80107c6:	e7fd      	b.n	80107c4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80107c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80107ca:	683b      	ldr	r3, [r7, #0]
 80107cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80107ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d00d      	beq.n	80107f0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80107d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107d6:	2201      	movs	r2, #1
 80107d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80107dc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80107e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107e2:	9300      	str	r3, [sp, #0]
 80107e4:	4613      	mov	r3, r2
 80107e6:	687a      	ldr	r2, [r7, #4]
 80107e8:	68b9      	ldr	r1, [r7, #8]
 80107ea:	68f8      	ldr	r0, [r7, #12]
 80107ec:	f000 f840 	bl	8010870 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80107f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80107f2:	4618      	mov	r0, r3
 80107f4:	3730      	adds	r7, #48	@ 0x30
 80107f6:	46bd      	mov	sp, r7
 80107f8:	bd80      	pop	{r7, pc}

080107fa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80107fa:	b580      	push	{r7, lr}
 80107fc:	b08a      	sub	sp, #40	@ 0x28
 80107fe:	af02      	add	r7, sp, #8
 8010800:	60f8      	str	r0, [r7, #12]
 8010802:	60b9      	str	r1, [r7, #8]
 8010804:	4613      	mov	r3, r2
 8010806:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d10b      	bne.n	8010826 <xQueueGenericCreate+0x2c>
	__asm volatile
 801080e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010812:	f383 8811 	msr	BASEPRI, r3
 8010816:	f3bf 8f6f 	isb	sy
 801081a:	f3bf 8f4f 	dsb	sy
 801081e:	613b      	str	r3, [r7, #16]
}
 8010820:	bf00      	nop
 8010822:	bf00      	nop
 8010824:	e7fd      	b.n	8010822 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	68ba      	ldr	r2, [r7, #8]
 801082a:	fb02 f303 	mul.w	r3, r2, r3
 801082e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010830:	69fb      	ldr	r3, [r7, #28]
 8010832:	3350      	adds	r3, #80	@ 0x50
 8010834:	4618      	mov	r0, r3
 8010836:	f002 fda1 	bl	801337c <pvPortMalloc>
 801083a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801083c:	69bb      	ldr	r3, [r7, #24]
 801083e:	2b00      	cmp	r3, #0
 8010840:	d011      	beq.n	8010866 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010842:	69bb      	ldr	r3, [r7, #24]
 8010844:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010846:	697b      	ldr	r3, [r7, #20]
 8010848:	3350      	adds	r3, #80	@ 0x50
 801084a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801084c:	69bb      	ldr	r3, [r7, #24]
 801084e:	2200      	movs	r2, #0
 8010850:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010854:	79fa      	ldrb	r2, [r7, #7]
 8010856:	69bb      	ldr	r3, [r7, #24]
 8010858:	9300      	str	r3, [sp, #0]
 801085a:	4613      	mov	r3, r2
 801085c:	697a      	ldr	r2, [r7, #20]
 801085e:	68b9      	ldr	r1, [r7, #8]
 8010860:	68f8      	ldr	r0, [r7, #12]
 8010862:	f000 f805 	bl	8010870 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010866:	69bb      	ldr	r3, [r7, #24]
	}
 8010868:	4618      	mov	r0, r3
 801086a:	3720      	adds	r7, #32
 801086c:	46bd      	mov	sp, r7
 801086e:	bd80      	pop	{r7, pc}

08010870 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010870:	b580      	push	{r7, lr}
 8010872:	b084      	sub	sp, #16
 8010874:	af00      	add	r7, sp, #0
 8010876:	60f8      	str	r0, [r7, #12]
 8010878:	60b9      	str	r1, [r7, #8]
 801087a:	607a      	str	r2, [r7, #4]
 801087c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801087e:	68bb      	ldr	r3, [r7, #8]
 8010880:	2b00      	cmp	r3, #0
 8010882:	d103      	bne.n	801088c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010884:	69bb      	ldr	r3, [r7, #24]
 8010886:	69ba      	ldr	r2, [r7, #24]
 8010888:	601a      	str	r2, [r3, #0]
 801088a:	e002      	b.n	8010892 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801088c:	69bb      	ldr	r3, [r7, #24]
 801088e:	687a      	ldr	r2, [r7, #4]
 8010890:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010892:	69bb      	ldr	r3, [r7, #24]
 8010894:	68fa      	ldr	r2, [r7, #12]
 8010896:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010898:	69bb      	ldr	r3, [r7, #24]
 801089a:	68ba      	ldr	r2, [r7, #8]
 801089c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801089e:	2101      	movs	r1, #1
 80108a0:	69b8      	ldr	r0, [r7, #24]
 80108a2:	f7ff fec3 	bl	801062c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80108a6:	69bb      	ldr	r3, [r7, #24]
 80108a8:	78fa      	ldrb	r2, [r7, #3]
 80108aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80108ae:	bf00      	nop
 80108b0:	3710      	adds	r7, #16
 80108b2:	46bd      	mov	sp, r7
 80108b4:	bd80      	pop	{r7, pc}

080108b6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80108b6:	b580      	push	{r7, lr}
 80108b8:	b08a      	sub	sp, #40	@ 0x28
 80108ba:	af02      	add	r7, sp, #8
 80108bc:	60f8      	str	r0, [r7, #12]
 80108be:	60b9      	str	r1, [r7, #8]
 80108c0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d10b      	bne.n	80108e0 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80108c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108cc:	f383 8811 	msr	BASEPRI, r3
 80108d0:	f3bf 8f6f 	isb	sy
 80108d4:	f3bf 8f4f 	dsb	sy
 80108d8:	61bb      	str	r3, [r7, #24]
}
 80108da:	bf00      	nop
 80108dc:	bf00      	nop
 80108de:	e7fd      	b.n	80108dc <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80108e0:	68ba      	ldr	r2, [r7, #8]
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	429a      	cmp	r2, r3
 80108e6:	d90b      	bls.n	8010900 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80108e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108ec:	f383 8811 	msr	BASEPRI, r3
 80108f0:	f3bf 8f6f 	isb	sy
 80108f4:	f3bf 8f4f 	dsb	sy
 80108f8:	617b      	str	r3, [r7, #20]
}
 80108fa:	bf00      	nop
 80108fc:	bf00      	nop
 80108fe:	e7fd      	b.n	80108fc <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010900:	2302      	movs	r3, #2
 8010902:	9300      	str	r3, [sp, #0]
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	2200      	movs	r2, #0
 8010908:	2100      	movs	r1, #0
 801090a:	68f8      	ldr	r0, [r7, #12]
 801090c:	f7ff fef8 	bl	8010700 <xQueueGenericCreateStatic>
 8010910:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8010912:	69fb      	ldr	r3, [r7, #28]
 8010914:	2b00      	cmp	r3, #0
 8010916:	d002      	beq.n	801091e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010918:	69fb      	ldr	r3, [r7, #28]
 801091a:	68ba      	ldr	r2, [r7, #8]
 801091c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801091e:	69fb      	ldr	r3, [r7, #28]
	}
 8010920:	4618      	mov	r0, r3
 8010922:	3720      	adds	r7, #32
 8010924:	46bd      	mov	sp, r7
 8010926:	bd80      	pop	{r7, pc}

08010928 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8010928:	b580      	push	{r7, lr}
 801092a:	b086      	sub	sp, #24
 801092c:	af00      	add	r7, sp, #0
 801092e:	6078      	str	r0, [r7, #4]
 8010930:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	2b00      	cmp	r3, #0
 8010936:	d10b      	bne.n	8010950 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8010938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801093c:	f383 8811 	msr	BASEPRI, r3
 8010940:	f3bf 8f6f 	isb	sy
 8010944:	f3bf 8f4f 	dsb	sy
 8010948:	613b      	str	r3, [r7, #16]
}
 801094a:	bf00      	nop
 801094c:	bf00      	nop
 801094e:	e7fd      	b.n	801094c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010950:	683a      	ldr	r2, [r7, #0]
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	429a      	cmp	r2, r3
 8010956:	d90b      	bls.n	8010970 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8010958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801095c:	f383 8811 	msr	BASEPRI, r3
 8010960:	f3bf 8f6f 	isb	sy
 8010964:	f3bf 8f4f 	dsb	sy
 8010968:	60fb      	str	r3, [r7, #12]
}
 801096a:	bf00      	nop
 801096c:	bf00      	nop
 801096e:	e7fd      	b.n	801096c <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010970:	2202      	movs	r2, #2
 8010972:	2100      	movs	r1, #0
 8010974:	6878      	ldr	r0, [r7, #4]
 8010976:	f7ff ff40 	bl	80107fa <xQueueGenericCreate>
 801097a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 801097c:	697b      	ldr	r3, [r7, #20]
 801097e:	2b00      	cmp	r3, #0
 8010980:	d002      	beq.n	8010988 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010982:	697b      	ldr	r3, [r7, #20]
 8010984:	683a      	ldr	r2, [r7, #0]
 8010986:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8010988:	697b      	ldr	r3, [r7, #20]
	}
 801098a:	4618      	mov	r0, r3
 801098c:	3718      	adds	r7, #24
 801098e:	46bd      	mov	sp, r7
 8010990:	bd80      	pop	{r7, pc}
	...

08010994 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010994:	b580      	push	{r7, lr}
 8010996:	b08e      	sub	sp, #56	@ 0x38
 8010998:	af00      	add	r7, sp, #0
 801099a:	60f8      	str	r0, [r7, #12]
 801099c:	60b9      	str	r1, [r7, #8]
 801099e:	607a      	str	r2, [r7, #4]
 80109a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80109a2:	2300      	movs	r3, #0
 80109a4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80109aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d10b      	bne.n	80109c8 <xQueueGenericSend+0x34>
	__asm volatile
 80109b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109b4:	f383 8811 	msr	BASEPRI, r3
 80109b8:	f3bf 8f6f 	isb	sy
 80109bc:	f3bf 8f4f 	dsb	sy
 80109c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80109c2:	bf00      	nop
 80109c4:	bf00      	nop
 80109c6:	e7fd      	b.n	80109c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80109c8:	68bb      	ldr	r3, [r7, #8]
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d103      	bne.n	80109d6 <xQueueGenericSend+0x42>
 80109ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d101      	bne.n	80109da <xQueueGenericSend+0x46>
 80109d6:	2301      	movs	r3, #1
 80109d8:	e000      	b.n	80109dc <xQueueGenericSend+0x48>
 80109da:	2300      	movs	r3, #0
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d10b      	bne.n	80109f8 <xQueueGenericSend+0x64>
	__asm volatile
 80109e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109e4:	f383 8811 	msr	BASEPRI, r3
 80109e8:	f3bf 8f6f 	isb	sy
 80109ec:	f3bf 8f4f 	dsb	sy
 80109f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80109f2:	bf00      	nop
 80109f4:	bf00      	nop
 80109f6:	e7fd      	b.n	80109f4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80109f8:	683b      	ldr	r3, [r7, #0]
 80109fa:	2b02      	cmp	r3, #2
 80109fc:	d103      	bne.n	8010a06 <xQueueGenericSend+0x72>
 80109fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a02:	2b01      	cmp	r3, #1
 8010a04:	d101      	bne.n	8010a0a <xQueueGenericSend+0x76>
 8010a06:	2301      	movs	r3, #1
 8010a08:	e000      	b.n	8010a0c <xQueueGenericSend+0x78>
 8010a0a:	2300      	movs	r3, #0
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d10b      	bne.n	8010a28 <xQueueGenericSend+0x94>
	__asm volatile
 8010a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a14:	f383 8811 	msr	BASEPRI, r3
 8010a18:	f3bf 8f6f 	isb	sy
 8010a1c:	f3bf 8f4f 	dsb	sy
 8010a20:	623b      	str	r3, [r7, #32]
}
 8010a22:	bf00      	nop
 8010a24:	bf00      	nop
 8010a26:	e7fd      	b.n	8010a24 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010a28:	f001 fd16 	bl	8012458 <xTaskGetSchedulerState>
 8010a2c:	4603      	mov	r3, r0
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d102      	bne.n	8010a38 <xQueueGenericSend+0xa4>
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d101      	bne.n	8010a3c <xQueueGenericSend+0xa8>
 8010a38:	2301      	movs	r3, #1
 8010a3a:	e000      	b.n	8010a3e <xQueueGenericSend+0xaa>
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d10b      	bne.n	8010a5a <xQueueGenericSend+0xc6>
	__asm volatile
 8010a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a46:	f383 8811 	msr	BASEPRI, r3
 8010a4a:	f3bf 8f6f 	isb	sy
 8010a4e:	f3bf 8f4f 	dsb	sy
 8010a52:	61fb      	str	r3, [r7, #28]
}
 8010a54:	bf00      	nop
 8010a56:	bf00      	nop
 8010a58:	e7fd      	b.n	8010a56 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010a5a:	f002 fb6d 	bl	8013138 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a66:	429a      	cmp	r2, r3
 8010a68:	d302      	bcc.n	8010a70 <xQueueGenericSend+0xdc>
 8010a6a:	683b      	ldr	r3, [r7, #0]
 8010a6c:	2b02      	cmp	r3, #2
 8010a6e:	d129      	bne.n	8010ac4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010a70:	683a      	ldr	r2, [r7, #0]
 8010a72:	68b9      	ldr	r1, [r7, #8]
 8010a74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010a76:	f000 fc6d 	bl	8011354 <prvCopyDataToQueue>
 8010a7a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d010      	beq.n	8010aa6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a86:	3324      	adds	r3, #36	@ 0x24
 8010a88:	4618      	mov	r0, r3
 8010a8a:	f001 fb1f 	bl	80120cc <xTaskRemoveFromEventList>
 8010a8e:	4603      	mov	r3, r0
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d013      	beq.n	8010abc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010a94:	4b3f      	ldr	r3, [pc, #252]	@ (8010b94 <xQueueGenericSend+0x200>)
 8010a96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a9a:	601a      	str	r2, [r3, #0]
 8010a9c:	f3bf 8f4f 	dsb	sy
 8010aa0:	f3bf 8f6f 	isb	sy
 8010aa4:	e00a      	b.n	8010abc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d007      	beq.n	8010abc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010aac:	4b39      	ldr	r3, [pc, #228]	@ (8010b94 <xQueueGenericSend+0x200>)
 8010aae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010ab2:	601a      	str	r2, [r3, #0]
 8010ab4:	f3bf 8f4f 	dsb	sy
 8010ab8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010abc:	f002 fb6e 	bl	801319c <vPortExitCritical>
				return pdPASS;
 8010ac0:	2301      	movs	r3, #1
 8010ac2:	e063      	b.n	8010b8c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d103      	bne.n	8010ad2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010aca:	f002 fb67 	bl	801319c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010ace:	2300      	movs	r3, #0
 8010ad0:	e05c      	b.n	8010b8c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d106      	bne.n	8010ae6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010ad8:	f107 0314 	add.w	r3, r7, #20
 8010adc:	4618      	mov	r0, r3
 8010ade:	f001 fb59 	bl	8012194 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010ae2:	2301      	movs	r3, #1
 8010ae4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010ae6:	f002 fb59 	bl	801319c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010aea:	f001 f8af 	bl	8011c4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010aee:	f002 fb23 	bl	8013138 <vPortEnterCritical>
 8010af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010af4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010af8:	b25b      	sxtb	r3, r3
 8010afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010afe:	d103      	bne.n	8010b08 <xQueueGenericSend+0x174>
 8010b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b02:	2200      	movs	r2, #0
 8010b04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010b0e:	b25b      	sxtb	r3, r3
 8010b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b14:	d103      	bne.n	8010b1e <xQueueGenericSend+0x18a>
 8010b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b18:	2200      	movs	r2, #0
 8010b1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010b1e:	f002 fb3d 	bl	801319c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010b22:	1d3a      	adds	r2, r7, #4
 8010b24:	f107 0314 	add.w	r3, r7, #20
 8010b28:	4611      	mov	r1, r2
 8010b2a:	4618      	mov	r0, r3
 8010b2c:	f001 fb48 	bl	80121c0 <xTaskCheckForTimeOut>
 8010b30:	4603      	mov	r3, r0
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d124      	bne.n	8010b80 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010b36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010b38:	f000 fd04 	bl	8011544 <prvIsQueueFull>
 8010b3c:	4603      	mov	r3, r0
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d018      	beq.n	8010b74 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b44:	3310      	adds	r3, #16
 8010b46:	687a      	ldr	r2, [r7, #4]
 8010b48:	4611      	mov	r1, r2
 8010b4a:	4618      	mov	r0, r3
 8010b4c:	f001 fa6c 	bl	8012028 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010b50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010b52:	f000 fc8f 	bl	8011474 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010b56:	f001 f887 	bl	8011c68 <xTaskResumeAll>
 8010b5a:	4603      	mov	r3, r0
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	f47f af7c 	bne.w	8010a5a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8010b62:	4b0c      	ldr	r3, [pc, #48]	@ (8010b94 <xQueueGenericSend+0x200>)
 8010b64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b68:	601a      	str	r2, [r3, #0]
 8010b6a:	f3bf 8f4f 	dsb	sy
 8010b6e:	f3bf 8f6f 	isb	sy
 8010b72:	e772      	b.n	8010a5a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010b74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010b76:	f000 fc7d 	bl	8011474 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010b7a:	f001 f875 	bl	8011c68 <xTaskResumeAll>
 8010b7e:	e76c      	b.n	8010a5a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010b80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010b82:	f000 fc77 	bl	8011474 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010b86:	f001 f86f 	bl	8011c68 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010b8a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	3738      	adds	r7, #56	@ 0x38
 8010b90:	46bd      	mov	sp, r7
 8010b92:	bd80      	pop	{r7, pc}
 8010b94:	e000ed04 	.word	0xe000ed04

08010b98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b090      	sub	sp, #64	@ 0x40
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	60f8      	str	r0, [r7, #12]
 8010ba0:	60b9      	str	r1, [r7, #8]
 8010ba2:	607a      	str	r2, [r7, #4]
 8010ba4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8010baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d10b      	bne.n	8010bc8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8010bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bb4:	f383 8811 	msr	BASEPRI, r3
 8010bb8:	f3bf 8f6f 	isb	sy
 8010bbc:	f3bf 8f4f 	dsb	sy
 8010bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010bc2:	bf00      	nop
 8010bc4:	bf00      	nop
 8010bc6:	e7fd      	b.n	8010bc4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010bc8:	68bb      	ldr	r3, [r7, #8]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d103      	bne.n	8010bd6 <xQueueGenericSendFromISR+0x3e>
 8010bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d101      	bne.n	8010bda <xQueueGenericSendFromISR+0x42>
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	e000      	b.n	8010bdc <xQueueGenericSendFromISR+0x44>
 8010bda:	2300      	movs	r3, #0
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d10b      	bne.n	8010bf8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8010be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010be4:	f383 8811 	msr	BASEPRI, r3
 8010be8:	f3bf 8f6f 	isb	sy
 8010bec:	f3bf 8f4f 	dsb	sy
 8010bf0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010bf2:	bf00      	nop
 8010bf4:	bf00      	nop
 8010bf6:	e7fd      	b.n	8010bf4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010bf8:	683b      	ldr	r3, [r7, #0]
 8010bfa:	2b02      	cmp	r3, #2
 8010bfc:	d103      	bne.n	8010c06 <xQueueGenericSendFromISR+0x6e>
 8010bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c02:	2b01      	cmp	r3, #1
 8010c04:	d101      	bne.n	8010c0a <xQueueGenericSendFromISR+0x72>
 8010c06:	2301      	movs	r3, #1
 8010c08:	e000      	b.n	8010c0c <xQueueGenericSendFromISR+0x74>
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d10b      	bne.n	8010c28 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8010c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c14:	f383 8811 	msr	BASEPRI, r3
 8010c18:	f3bf 8f6f 	isb	sy
 8010c1c:	f3bf 8f4f 	dsb	sy
 8010c20:	623b      	str	r3, [r7, #32]
}
 8010c22:	bf00      	nop
 8010c24:	bf00      	nop
 8010c26:	e7fd      	b.n	8010c24 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010c28:	f002 fb66 	bl	80132f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010c2c:	f3ef 8211 	mrs	r2, BASEPRI
 8010c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c34:	f383 8811 	msr	BASEPRI, r3
 8010c38:	f3bf 8f6f 	isb	sy
 8010c3c:	f3bf 8f4f 	dsb	sy
 8010c40:	61fa      	str	r2, [r7, #28]
 8010c42:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010c44:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010c46:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c50:	429a      	cmp	r2, r3
 8010c52:	d302      	bcc.n	8010c5a <xQueueGenericSendFromISR+0xc2>
 8010c54:	683b      	ldr	r3, [r7, #0]
 8010c56:	2b02      	cmp	r3, #2
 8010c58:	d12f      	bne.n	8010cba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010c60:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010c6a:	683a      	ldr	r2, [r7, #0]
 8010c6c:	68b9      	ldr	r1, [r7, #8]
 8010c6e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010c70:	f000 fb70 	bl	8011354 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010c74:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8010c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c7c:	d112      	bne.n	8010ca4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d016      	beq.n	8010cb4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c88:	3324      	adds	r3, #36	@ 0x24
 8010c8a:	4618      	mov	r0, r3
 8010c8c:	f001 fa1e 	bl	80120cc <xTaskRemoveFromEventList>
 8010c90:	4603      	mov	r3, r0
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d00e      	beq.n	8010cb4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d00b      	beq.n	8010cb4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	2201      	movs	r2, #1
 8010ca0:	601a      	str	r2, [r3, #0]
 8010ca2:	e007      	b.n	8010cb4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010ca4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010ca8:	3301      	adds	r3, #1
 8010caa:	b2db      	uxtb	r3, r3
 8010cac:	b25a      	sxtb	r2, r3
 8010cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010cb4:	2301      	movs	r3, #1
 8010cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8010cb8:	e001      	b.n	8010cbe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010cba:	2300      	movs	r3, #0
 8010cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cc0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010cc2:	697b      	ldr	r3, [r7, #20]
 8010cc4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010cc8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010cca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010ccc:	4618      	mov	r0, r3
 8010cce:	3740      	adds	r7, #64	@ 0x40
 8010cd0:	46bd      	mov	sp, r7
 8010cd2:	bd80      	pop	{r7, pc}

08010cd4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010cd4:	b580      	push	{r7, lr}
 8010cd6:	b08e      	sub	sp, #56	@ 0x38
 8010cd8:	af00      	add	r7, sp, #0
 8010cda:	6078      	str	r0, [r7, #4]
 8010cdc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d10b      	bne.n	8010d00 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8010ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cec:	f383 8811 	msr	BASEPRI, r3
 8010cf0:	f3bf 8f6f 	isb	sy
 8010cf4:	f3bf 8f4f 	dsb	sy
 8010cf8:	623b      	str	r3, [r7, #32]
}
 8010cfa:	bf00      	nop
 8010cfc:	bf00      	nop
 8010cfe:	e7fd      	b.n	8010cfc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d00b      	beq.n	8010d20 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8010d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d0c:	f383 8811 	msr	BASEPRI, r3
 8010d10:	f3bf 8f6f 	isb	sy
 8010d14:	f3bf 8f4f 	dsb	sy
 8010d18:	61fb      	str	r3, [r7, #28]
}
 8010d1a:	bf00      	nop
 8010d1c:	bf00      	nop
 8010d1e:	e7fd      	b.n	8010d1c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d103      	bne.n	8010d30 <xQueueGiveFromISR+0x5c>
 8010d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d2a:	689b      	ldr	r3, [r3, #8]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d101      	bne.n	8010d34 <xQueueGiveFromISR+0x60>
 8010d30:	2301      	movs	r3, #1
 8010d32:	e000      	b.n	8010d36 <xQueueGiveFromISR+0x62>
 8010d34:	2300      	movs	r3, #0
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d10b      	bne.n	8010d52 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8010d3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d3e:	f383 8811 	msr	BASEPRI, r3
 8010d42:	f3bf 8f6f 	isb	sy
 8010d46:	f3bf 8f4f 	dsb	sy
 8010d4a:	61bb      	str	r3, [r7, #24]
}
 8010d4c:	bf00      	nop
 8010d4e:	bf00      	nop
 8010d50:	e7fd      	b.n	8010d4e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010d52:	f002 fad1 	bl	80132f8 <vPortValidateInterruptPriority>
	__asm volatile
 8010d56:	f3ef 8211 	mrs	r2, BASEPRI
 8010d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d5e:	f383 8811 	msr	BASEPRI, r3
 8010d62:	f3bf 8f6f 	isb	sy
 8010d66:	f3bf 8f4f 	dsb	sy
 8010d6a:	617a      	str	r2, [r7, #20]
 8010d6c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010d6e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d76:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010d7e:	429a      	cmp	r2, r3
 8010d80:	d22b      	bcs.n	8010dda <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d84:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010d88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d8e:	1c5a      	adds	r2, r3, #1
 8010d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d92:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010d94:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d9c:	d112      	bne.n	8010dc4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d016      	beq.n	8010dd4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010da8:	3324      	adds	r3, #36	@ 0x24
 8010daa:	4618      	mov	r0, r3
 8010dac:	f001 f98e 	bl	80120cc <xTaskRemoveFromEventList>
 8010db0:	4603      	mov	r3, r0
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d00e      	beq.n	8010dd4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010db6:	683b      	ldr	r3, [r7, #0]
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d00b      	beq.n	8010dd4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010dbc:	683b      	ldr	r3, [r7, #0]
 8010dbe:	2201      	movs	r2, #1
 8010dc0:	601a      	str	r2, [r3, #0]
 8010dc2:	e007      	b.n	8010dd4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010dc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010dc8:	3301      	adds	r3, #1
 8010dca:	b2db      	uxtb	r3, r3
 8010dcc:	b25a      	sxtb	r2, r3
 8010dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010dd4:	2301      	movs	r3, #1
 8010dd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8010dd8:	e001      	b.n	8010dde <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	637b      	str	r3, [r7, #52]	@ 0x34
 8010dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010de0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	f383 8811 	msr	BASEPRI, r3
}
 8010de8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010dec:	4618      	mov	r0, r3
 8010dee:	3738      	adds	r7, #56	@ 0x38
 8010df0:	46bd      	mov	sp, r7
 8010df2:	bd80      	pop	{r7, pc}

08010df4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010df4:	b580      	push	{r7, lr}
 8010df6:	b08c      	sub	sp, #48	@ 0x30
 8010df8:	af00      	add	r7, sp, #0
 8010dfa:	60f8      	str	r0, [r7, #12]
 8010dfc:	60b9      	str	r1, [r7, #8]
 8010dfe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010e00:	2300      	movs	r3, #0
 8010e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d10b      	bne.n	8010e26 <xQueueReceive+0x32>
	__asm volatile
 8010e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e12:	f383 8811 	msr	BASEPRI, r3
 8010e16:	f3bf 8f6f 	isb	sy
 8010e1a:	f3bf 8f4f 	dsb	sy
 8010e1e:	623b      	str	r3, [r7, #32]
}
 8010e20:	bf00      	nop
 8010e22:	bf00      	nop
 8010e24:	e7fd      	b.n	8010e22 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010e26:	68bb      	ldr	r3, [r7, #8]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d103      	bne.n	8010e34 <xQueueReceive+0x40>
 8010e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d101      	bne.n	8010e38 <xQueueReceive+0x44>
 8010e34:	2301      	movs	r3, #1
 8010e36:	e000      	b.n	8010e3a <xQueueReceive+0x46>
 8010e38:	2300      	movs	r3, #0
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d10b      	bne.n	8010e56 <xQueueReceive+0x62>
	__asm volatile
 8010e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e42:	f383 8811 	msr	BASEPRI, r3
 8010e46:	f3bf 8f6f 	isb	sy
 8010e4a:	f3bf 8f4f 	dsb	sy
 8010e4e:	61fb      	str	r3, [r7, #28]
}
 8010e50:	bf00      	nop
 8010e52:	bf00      	nop
 8010e54:	e7fd      	b.n	8010e52 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010e56:	f001 faff 	bl	8012458 <xTaskGetSchedulerState>
 8010e5a:	4603      	mov	r3, r0
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d102      	bne.n	8010e66 <xQueueReceive+0x72>
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d101      	bne.n	8010e6a <xQueueReceive+0x76>
 8010e66:	2301      	movs	r3, #1
 8010e68:	e000      	b.n	8010e6c <xQueueReceive+0x78>
 8010e6a:	2300      	movs	r3, #0
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d10b      	bne.n	8010e88 <xQueueReceive+0x94>
	__asm volatile
 8010e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e74:	f383 8811 	msr	BASEPRI, r3
 8010e78:	f3bf 8f6f 	isb	sy
 8010e7c:	f3bf 8f4f 	dsb	sy
 8010e80:	61bb      	str	r3, [r7, #24]
}
 8010e82:	bf00      	nop
 8010e84:	bf00      	nop
 8010e86:	e7fd      	b.n	8010e84 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010e88:	f002 f956 	bl	8013138 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e90:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d01f      	beq.n	8010ed8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010e98:	68b9      	ldr	r1, [r7, #8]
 8010e9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e9c:	f000 fac4 	bl	8011428 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ea2:	1e5a      	subs	r2, r3, #1
 8010ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ea6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eaa:	691b      	ldr	r3, [r3, #16]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d00f      	beq.n	8010ed0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eb2:	3310      	adds	r3, #16
 8010eb4:	4618      	mov	r0, r3
 8010eb6:	f001 f909 	bl	80120cc <xTaskRemoveFromEventList>
 8010eba:	4603      	mov	r3, r0
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d007      	beq.n	8010ed0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010ec0:	4b3c      	ldr	r3, [pc, #240]	@ (8010fb4 <xQueueReceive+0x1c0>)
 8010ec2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010ec6:	601a      	str	r2, [r3, #0]
 8010ec8:	f3bf 8f4f 	dsb	sy
 8010ecc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010ed0:	f002 f964 	bl	801319c <vPortExitCritical>
				return pdPASS;
 8010ed4:	2301      	movs	r3, #1
 8010ed6:	e069      	b.n	8010fac <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d103      	bne.n	8010ee6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010ede:	f002 f95d 	bl	801319c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	e062      	b.n	8010fac <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d106      	bne.n	8010efa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010eec:	f107 0310 	add.w	r3, r7, #16
 8010ef0:	4618      	mov	r0, r3
 8010ef2:	f001 f94f 	bl	8012194 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010ef6:	2301      	movs	r3, #1
 8010ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010efa:	f002 f94f 	bl	801319c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010efe:	f000 fea5 	bl	8011c4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010f02:	f002 f919 	bl	8013138 <vPortEnterCritical>
 8010f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010f0c:	b25b      	sxtb	r3, r3
 8010f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f12:	d103      	bne.n	8010f1c <xQueueReceive+0x128>
 8010f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f16:	2200      	movs	r2, #0
 8010f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010f22:	b25b      	sxtb	r3, r3
 8010f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f28:	d103      	bne.n	8010f32 <xQueueReceive+0x13e>
 8010f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f2c:	2200      	movs	r2, #0
 8010f2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010f32:	f002 f933 	bl	801319c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010f36:	1d3a      	adds	r2, r7, #4
 8010f38:	f107 0310 	add.w	r3, r7, #16
 8010f3c:	4611      	mov	r1, r2
 8010f3e:	4618      	mov	r0, r3
 8010f40:	f001 f93e 	bl	80121c0 <xTaskCheckForTimeOut>
 8010f44:	4603      	mov	r3, r0
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d123      	bne.n	8010f92 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010f4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f4c:	f000 fae4 	bl	8011518 <prvIsQueueEmpty>
 8010f50:	4603      	mov	r3, r0
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d017      	beq.n	8010f86 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f58:	3324      	adds	r3, #36	@ 0x24
 8010f5a:	687a      	ldr	r2, [r7, #4]
 8010f5c:	4611      	mov	r1, r2
 8010f5e:	4618      	mov	r0, r3
 8010f60:	f001 f862 	bl	8012028 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010f64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f66:	f000 fa85 	bl	8011474 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010f6a:	f000 fe7d 	bl	8011c68 <xTaskResumeAll>
 8010f6e:	4603      	mov	r3, r0
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d189      	bne.n	8010e88 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010f74:	4b0f      	ldr	r3, [pc, #60]	@ (8010fb4 <xQueueReceive+0x1c0>)
 8010f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f7a:	601a      	str	r2, [r3, #0]
 8010f7c:	f3bf 8f4f 	dsb	sy
 8010f80:	f3bf 8f6f 	isb	sy
 8010f84:	e780      	b.n	8010e88 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010f86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f88:	f000 fa74 	bl	8011474 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010f8c:	f000 fe6c 	bl	8011c68 <xTaskResumeAll>
 8010f90:	e77a      	b.n	8010e88 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010f92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f94:	f000 fa6e 	bl	8011474 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010f98:	f000 fe66 	bl	8011c68 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010f9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f9e:	f000 fabb 	bl	8011518 <prvIsQueueEmpty>
 8010fa2:	4603      	mov	r3, r0
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	f43f af6f 	beq.w	8010e88 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010faa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010fac:	4618      	mov	r0, r3
 8010fae:	3730      	adds	r7, #48	@ 0x30
 8010fb0:	46bd      	mov	sp, r7
 8010fb2:	bd80      	pop	{r7, pc}
 8010fb4:	e000ed04 	.word	0xe000ed04

08010fb8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b08e      	sub	sp, #56	@ 0x38
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	6078      	str	r0, [r7, #4]
 8010fc0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010fca:	2300      	movs	r3, #0
 8010fcc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d10b      	bne.n	8010fec <xQueueSemaphoreTake+0x34>
	__asm volatile
 8010fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fd8:	f383 8811 	msr	BASEPRI, r3
 8010fdc:	f3bf 8f6f 	isb	sy
 8010fe0:	f3bf 8f4f 	dsb	sy
 8010fe4:	623b      	str	r3, [r7, #32]
}
 8010fe6:	bf00      	nop
 8010fe8:	bf00      	nop
 8010fea:	e7fd      	b.n	8010fe8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d00b      	beq.n	801100c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8010ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ff8:	f383 8811 	msr	BASEPRI, r3
 8010ffc:	f3bf 8f6f 	isb	sy
 8011000:	f3bf 8f4f 	dsb	sy
 8011004:	61fb      	str	r3, [r7, #28]
}
 8011006:	bf00      	nop
 8011008:	bf00      	nop
 801100a:	e7fd      	b.n	8011008 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801100c:	f001 fa24 	bl	8012458 <xTaskGetSchedulerState>
 8011010:	4603      	mov	r3, r0
 8011012:	2b00      	cmp	r3, #0
 8011014:	d102      	bne.n	801101c <xQueueSemaphoreTake+0x64>
 8011016:	683b      	ldr	r3, [r7, #0]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d101      	bne.n	8011020 <xQueueSemaphoreTake+0x68>
 801101c:	2301      	movs	r3, #1
 801101e:	e000      	b.n	8011022 <xQueueSemaphoreTake+0x6a>
 8011020:	2300      	movs	r3, #0
 8011022:	2b00      	cmp	r3, #0
 8011024:	d10b      	bne.n	801103e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8011026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801102a:	f383 8811 	msr	BASEPRI, r3
 801102e:	f3bf 8f6f 	isb	sy
 8011032:	f3bf 8f4f 	dsb	sy
 8011036:	61bb      	str	r3, [r7, #24]
}
 8011038:	bf00      	nop
 801103a:	bf00      	nop
 801103c:	e7fd      	b.n	801103a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801103e:	f002 f87b 	bl	8013138 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011046:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801104a:	2b00      	cmp	r3, #0
 801104c:	d024      	beq.n	8011098 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801104e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011050:	1e5a      	subs	r2, r3, #1
 8011052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011054:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	2b00      	cmp	r3, #0
 801105c:	d104      	bne.n	8011068 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801105e:	f001 fb75 	bl	801274c <pvTaskIncrementMutexHeldCount>
 8011062:	4602      	mov	r2, r0
 8011064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011066:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801106a:	691b      	ldr	r3, [r3, #16]
 801106c:	2b00      	cmp	r3, #0
 801106e:	d00f      	beq.n	8011090 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011072:	3310      	adds	r3, #16
 8011074:	4618      	mov	r0, r3
 8011076:	f001 f829 	bl	80120cc <xTaskRemoveFromEventList>
 801107a:	4603      	mov	r3, r0
 801107c:	2b00      	cmp	r3, #0
 801107e:	d007      	beq.n	8011090 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011080:	4b54      	ldr	r3, [pc, #336]	@ (80111d4 <xQueueSemaphoreTake+0x21c>)
 8011082:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011086:	601a      	str	r2, [r3, #0]
 8011088:	f3bf 8f4f 	dsb	sy
 801108c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011090:	f002 f884 	bl	801319c <vPortExitCritical>
				return pdPASS;
 8011094:	2301      	movs	r3, #1
 8011096:	e098      	b.n	80111ca <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011098:	683b      	ldr	r3, [r7, #0]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d112      	bne.n	80110c4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801109e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d00b      	beq.n	80110bc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80110a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110a8:	f383 8811 	msr	BASEPRI, r3
 80110ac:	f3bf 8f6f 	isb	sy
 80110b0:	f3bf 8f4f 	dsb	sy
 80110b4:	617b      	str	r3, [r7, #20]
}
 80110b6:	bf00      	nop
 80110b8:	bf00      	nop
 80110ba:	e7fd      	b.n	80110b8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80110bc:	f002 f86e 	bl	801319c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80110c0:	2300      	movs	r3, #0
 80110c2:	e082      	b.n	80111ca <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80110c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d106      	bne.n	80110d8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80110ca:	f107 030c 	add.w	r3, r7, #12
 80110ce:	4618      	mov	r0, r3
 80110d0:	f001 f860 	bl	8012194 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80110d4:	2301      	movs	r3, #1
 80110d6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80110d8:	f002 f860 	bl	801319c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80110dc:	f000 fdb6 	bl	8011c4c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80110e0:	f002 f82a 	bl	8013138 <vPortEnterCritical>
 80110e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80110ea:	b25b      	sxtb	r3, r3
 80110ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110f0:	d103      	bne.n	80110fa <xQueueSemaphoreTake+0x142>
 80110f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110f4:	2200      	movs	r2, #0
 80110f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80110fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011100:	b25b      	sxtb	r3, r3
 8011102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011106:	d103      	bne.n	8011110 <xQueueSemaphoreTake+0x158>
 8011108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801110a:	2200      	movs	r2, #0
 801110c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011110:	f002 f844 	bl	801319c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011114:	463a      	mov	r2, r7
 8011116:	f107 030c 	add.w	r3, r7, #12
 801111a:	4611      	mov	r1, r2
 801111c:	4618      	mov	r0, r3
 801111e:	f001 f84f 	bl	80121c0 <xTaskCheckForTimeOut>
 8011122:	4603      	mov	r3, r0
 8011124:	2b00      	cmp	r3, #0
 8011126:	d132      	bne.n	801118e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011128:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801112a:	f000 f9f5 	bl	8011518 <prvIsQueueEmpty>
 801112e:	4603      	mov	r3, r0
 8011130:	2b00      	cmp	r3, #0
 8011132:	d026      	beq.n	8011182 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	2b00      	cmp	r3, #0
 801113a:	d109      	bne.n	8011150 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 801113c:	f001 fffc 	bl	8013138 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011142:	689b      	ldr	r3, [r3, #8]
 8011144:	4618      	mov	r0, r3
 8011146:	f001 f9a5 	bl	8012494 <xTaskPriorityInherit>
 801114a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 801114c:	f002 f826 	bl	801319c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011152:	3324      	adds	r3, #36	@ 0x24
 8011154:	683a      	ldr	r2, [r7, #0]
 8011156:	4611      	mov	r1, r2
 8011158:	4618      	mov	r0, r3
 801115a:	f000 ff65 	bl	8012028 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801115e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011160:	f000 f988 	bl	8011474 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011164:	f000 fd80 	bl	8011c68 <xTaskResumeAll>
 8011168:	4603      	mov	r3, r0
 801116a:	2b00      	cmp	r3, #0
 801116c:	f47f af67 	bne.w	801103e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8011170:	4b18      	ldr	r3, [pc, #96]	@ (80111d4 <xQueueSemaphoreTake+0x21c>)
 8011172:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011176:	601a      	str	r2, [r3, #0]
 8011178:	f3bf 8f4f 	dsb	sy
 801117c:	f3bf 8f6f 	isb	sy
 8011180:	e75d      	b.n	801103e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8011182:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011184:	f000 f976 	bl	8011474 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011188:	f000 fd6e 	bl	8011c68 <xTaskResumeAll>
 801118c:	e757      	b.n	801103e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801118e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011190:	f000 f970 	bl	8011474 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011194:	f000 fd68 	bl	8011c68 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011198:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801119a:	f000 f9bd 	bl	8011518 <prvIsQueueEmpty>
 801119e:	4603      	mov	r3, r0
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	f43f af4c 	beq.w	801103e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80111a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d00d      	beq.n	80111c8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80111ac:	f001 ffc4 	bl	8013138 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80111b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80111b2:	f000 f8b7 	bl	8011324 <prvGetDisinheritPriorityAfterTimeout>
 80111b6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80111b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111ba:	689b      	ldr	r3, [r3, #8]
 80111bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80111be:	4618      	mov	r0, r3
 80111c0:	f001 fa40 	bl	8012644 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80111c4:	f001 ffea 	bl	801319c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80111c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80111ca:	4618      	mov	r0, r3
 80111cc:	3738      	adds	r7, #56	@ 0x38
 80111ce:	46bd      	mov	sp, r7
 80111d0:	bd80      	pop	{r7, pc}
 80111d2:	bf00      	nop
 80111d4:	e000ed04 	.word	0xe000ed04

080111d8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80111d8:	b580      	push	{r7, lr}
 80111da:	b08e      	sub	sp, #56	@ 0x38
 80111dc:	af00      	add	r7, sp, #0
 80111de:	60f8      	str	r0, [r7, #12]
 80111e0:	60b9      	str	r1, [r7, #8]
 80111e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80111e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d10b      	bne.n	8011206 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80111ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111f2:	f383 8811 	msr	BASEPRI, r3
 80111f6:	f3bf 8f6f 	isb	sy
 80111fa:	f3bf 8f4f 	dsb	sy
 80111fe:	623b      	str	r3, [r7, #32]
}
 8011200:	bf00      	nop
 8011202:	bf00      	nop
 8011204:	e7fd      	b.n	8011202 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011206:	68bb      	ldr	r3, [r7, #8]
 8011208:	2b00      	cmp	r3, #0
 801120a:	d103      	bne.n	8011214 <xQueueReceiveFromISR+0x3c>
 801120c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801120e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011210:	2b00      	cmp	r3, #0
 8011212:	d101      	bne.n	8011218 <xQueueReceiveFromISR+0x40>
 8011214:	2301      	movs	r3, #1
 8011216:	e000      	b.n	801121a <xQueueReceiveFromISR+0x42>
 8011218:	2300      	movs	r3, #0
 801121a:	2b00      	cmp	r3, #0
 801121c:	d10b      	bne.n	8011236 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801121e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011222:	f383 8811 	msr	BASEPRI, r3
 8011226:	f3bf 8f6f 	isb	sy
 801122a:	f3bf 8f4f 	dsb	sy
 801122e:	61fb      	str	r3, [r7, #28]
}
 8011230:	bf00      	nop
 8011232:	bf00      	nop
 8011234:	e7fd      	b.n	8011232 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011236:	f002 f85f 	bl	80132f8 <vPortValidateInterruptPriority>
	__asm volatile
 801123a:	f3ef 8211 	mrs	r2, BASEPRI
 801123e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011242:	f383 8811 	msr	BASEPRI, r3
 8011246:	f3bf 8f6f 	isb	sy
 801124a:	f3bf 8f4f 	dsb	sy
 801124e:	61ba      	str	r2, [r7, #24]
 8011250:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8011252:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011254:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801125a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801125c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801125e:	2b00      	cmp	r3, #0
 8011260:	d02f      	beq.n	80112c2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8011262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011264:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011268:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801126c:	68b9      	ldr	r1, [r7, #8]
 801126e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011270:	f000 f8da 	bl	8011428 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011276:	1e5a      	subs	r2, r3, #1
 8011278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801127a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801127c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011284:	d112      	bne.n	80112ac <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011288:	691b      	ldr	r3, [r3, #16]
 801128a:	2b00      	cmp	r3, #0
 801128c:	d016      	beq.n	80112bc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801128e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011290:	3310      	adds	r3, #16
 8011292:	4618      	mov	r0, r3
 8011294:	f000 ff1a 	bl	80120cc <xTaskRemoveFromEventList>
 8011298:	4603      	mov	r3, r0
 801129a:	2b00      	cmp	r3, #0
 801129c:	d00e      	beq.n	80112bc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d00b      	beq.n	80112bc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	2201      	movs	r2, #1
 80112a8:	601a      	str	r2, [r3, #0]
 80112aa:	e007      	b.n	80112bc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80112ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80112b0:	3301      	adds	r3, #1
 80112b2:	b2db      	uxtb	r3, r3
 80112b4:	b25a      	sxtb	r2, r3
 80112b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80112bc:	2301      	movs	r3, #1
 80112be:	637b      	str	r3, [r7, #52]	@ 0x34
 80112c0:	e001      	b.n	80112c6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80112c2:	2300      	movs	r3, #0
 80112c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80112c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112c8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80112ca:	693b      	ldr	r3, [r7, #16]
 80112cc:	f383 8811 	msr	BASEPRI, r3
}
 80112d0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80112d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80112d4:	4618      	mov	r0, r3
 80112d6:	3738      	adds	r7, #56	@ 0x38
 80112d8:	46bd      	mov	sp, r7
 80112da:	bd80      	pop	{r7, pc}

080112dc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80112dc:	b580      	push	{r7, lr}
 80112de:	b084      	sub	sp, #16
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d10b      	bne.n	8011306 <vQueueDelete+0x2a>
	__asm volatile
 80112ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112f2:	f383 8811 	msr	BASEPRI, r3
 80112f6:	f3bf 8f6f 	isb	sy
 80112fa:	f3bf 8f4f 	dsb	sy
 80112fe:	60bb      	str	r3, [r7, #8]
}
 8011300:	bf00      	nop
 8011302:	bf00      	nop
 8011304:	e7fd      	b.n	8011302 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8011306:	68f8      	ldr	r0, [r7, #12]
 8011308:	f000 f95e 	bl	80115c8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801130c:	68fb      	ldr	r3, [r7, #12]
 801130e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8011312:	2b00      	cmp	r3, #0
 8011314:	d102      	bne.n	801131c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8011316:	68f8      	ldr	r0, [r7, #12]
 8011318:	f002 f8fe 	bl	8013518 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801131c:	bf00      	nop
 801131e:	3710      	adds	r7, #16
 8011320:	46bd      	mov	sp, r7
 8011322:	bd80      	pop	{r7, pc}

08011324 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8011324:	b480      	push	{r7}
 8011326:	b085      	sub	sp, #20
 8011328:	af00      	add	r7, sp, #0
 801132a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011330:	2b00      	cmp	r3, #0
 8011332:	d006      	beq.n	8011342 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 801133e:	60fb      	str	r3, [r7, #12]
 8011340:	e001      	b.n	8011346 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011342:	2300      	movs	r3, #0
 8011344:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011346:	68fb      	ldr	r3, [r7, #12]
	}
 8011348:	4618      	mov	r0, r3
 801134a:	3714      	adds	r7, #20
 801134c:	46bd      	mov	sp, r7
 801134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011352:	4770      	bx	lr

08011354 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011354:	b580      	push	{r7, lr}
 8011356:	b086      	sub	sp, #24
 8011358:	af00      	add	r7, sp, #0
 801135a:	60f8      	str	r0, [r7, #12]
 801135c:	60b9      	str	r1, [r7, #8]
 801135e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011360:	2300      	movs	r3, #0
 8011362:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011368:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801136a:	68fb      	ldr	r3, [r7, #12]
 801136c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801136e:	2b00      	cmp	r3, #0
 8011370:	d10d      	bne.n	801138e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d14d      	bne.n	8011416 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	689b      	ldr	r3, [r3, #8]
 801137e:	4618      	mov	r0, r3
 8011380:	f001 f8f0 	bl	8012564 <xTaskPriorityDisinherit>
 8011384:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	2200      	movs	r2, #0
 801138a:	609a      	str	r2, [r3, #8]
 801138c:	e043      	b.n	8011416 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	2b00      	cmp	r3, #0
 8011392:	d119      	bne.n	80113c8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	6858      	ldr	r0, [r3, #4]
 8011398:	68fb      	ldr	r3, [r7, #12]
 801139a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801139c:	461a      	mov	r2, r3
 801139e:	68b9      	ldr	r1, [r7, #8]
 80113a0:	f002 fa66 	bl	8013870 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	685a      	ldr	r2, [r3, #4]
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80113ac:	441a      	add	r2, r3
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	685a      	ldr	r2, [r3, #4]
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	689b      	ldr	r3, [r3, #8]
 80113ba:	429a      	cmp	r2, r3
 80113bc:	d32b      	bcc.n	8011416 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	681a      	ldr	r2, [r3, #0]
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	605a      	str	r2, [r3, #4]
 80113c6:	e026      	b.n	8011416 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	68d8      	ldr	r0, [r3, #12]
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80113d0:	461a      	mov	r2, r3
 80113d2:	68b9      	ldr	r1, [r7, #8]
 80113d4:	f002 fa4c 	bl	8013870 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	68da      	ldr	r2, [r3, #12]
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80113e0:	425b      	negs	r3, r3
 80113e2:	441a      	add	r2, r3
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	68da      	ldr	r2, [r3, #12]
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	429a      	cmp	r2, r3
 80113f2:	d207      	bcs.n	8011404 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	689a      	ldr	r2, [r3, #8]
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80113fc:	425b      	negs	r3, r3
 80113fe:	441a      	add	r2, r3
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	2b02      	cmp	r3, #2
 8011408:	d105      	bne.n	8011416 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801140a:	693b      	ldr	r3, [r7, #16]
 801140c:	2b00      	cmp	r3, #0
 801140e:	d002      	beq.n	8011416 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011410:	693b      	ldr	r3, [r7, #16]
 8011412:	3b01      	subs	r3, #1
 8011414:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011416:	693b      	ldr	r3, [r7, #16]
 8011418:	1c5a      	adds	r2, r3, #1
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801141e:	697b      	ldr	r3, [r7, #20]
}
 8011420:	4618      	mov	r0, r3
 8011422:	3718      	adds	r7, #24
 8011424:	46bd      	mov	sp, r7
 8011426:	bd80      	pop	{r7, pc}

08011428 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011428:	b580      	push	{r7, lr}
 801142a:	b082      	sub	sp, #8
 801142c:	af00      	add	r7, sp, #0
 801142e:	6078      	str	r0, [r7, #4]
 8011430:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011436:	2b00      	cmp	r3, #0
 8011438:	d018      	beq.n	801146c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	68da      	ldr	r2, [r3, #12]
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011442:	441a      	add	r2, r3
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	68da      	ldr	r2, [r3, #12]
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	689b      	ldr	r3, [r3, #8]
 8011450:	429a      	cmp	r2, r3
 8011452:	d303      	bcc.n	801145c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	681a      	ldr	r2, [r3, #0]
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	68d9      	ldr	r1, [r3, #12]
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011464:	461a      	mov	r2, r3
 8011466:	6838      	ldr	r0, [r7, #0]
 8011468:	f002 fa02 	bl	8013870 <memcpy>
	}
}
 801146c:	bf00      	nop
 801146e:	3708      	adds	r7, #8
 8011470:	46bd      	mov	sp, r7
 8011472:	bd80      	pop	{r7, pc}

08011474 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011474:	b580      	push	{r7, lr}
 8011476:	b084      	sub	sp, #16
 8011478:	af00      	add	r7, sp, #0
 801147a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801147c:	f001 fe5c 	bl	8013138 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011486:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011488:	e011      	b.n	80114ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801148e:	2b00      	cmp	r3, #0
 8011490:	d012      	beq.n	80114b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	3324      	adds	r3, #36	@ 0x24
 8011496:	4618      	mov	r0, r3
 8011498:	f000 fe18 	bl	80120cc <xTaskRemoveFromEventList>
 801149c:	4603      	mov	r3, r0
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d001      	beq.n	80114a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80114a2:	f000 fef1 	bl	8012288 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80114a6:	7bfb      	ldrb	r3, [r7, #15]
 80114a8:	3b01      	subs	r3, #1
 80114aa:	b2db      	uxtb	r3, r3
 80114ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80114ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	dce9      	bgt.n	801148a <prvUnlockQueue+0x16>
 80114b6:	e000      	b.n	80114ba <prvUnlockQueue+0x46>
					break;
 80114b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	22ff      	movs	r2, #255	@ 0xff
 80114be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80114c2:	f001 fe6b 	bl	801319c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80114c6:	f001 fe37 	bl	8013138 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80114d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80114d2:	e011      	b.n	80114f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	691b      	ldr	r3, [r3, #16]
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d012      	beq.n	8011502 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	3310      	adds	r3, #16
 80114e0:	4618      	mov	r0, r3
 80114e2:	f000 fdf3 	bl	80120cc <xTaskRemoveFromEventList>
 80114e6:	4603      	mov	r3, r0
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d001      	beq.n	80114f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80114ec:	f000 fecc 	bl	8012288 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80114f0:	7bbb      	ldrb	r3, [r7, #14]
 80114f2:	3b01      	subs	r3, #1
 80114f4:	b2db      	uxtb	r3, r3
 80114f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80114f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	dce9      	bgt.n	80114d4 <prvUnlockQueue+0x60>
 8011500:	e000      	b.n	8011504 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011502:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	22ff      	movs	r2, #255	@ 0xff
 8011508:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801150c:	f001 fe46 	bl	801319c <vPortExitCritical>
}
 8011510:	bf00      	nop
 8011512:	3710      	adds	r7, #16
 8011514:	46bd      	mov	sp, r7
 8011516:	bd80      	pop	{r7, pc}

08011518 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b084      	sub	sp, #16
 801151c:	af00      	add	r7, sp, #0
 801151e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011520:	f001 fe0a 	bl	8013138 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011528:	2b00      	cmp	r3, #0
 801152a:	d102      	bne.n	8011532 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801152c:	2301      	movs	r3, #1
 801152e:	60fb      	str	r3, [r7, #12]
 8011530:	e001      	b.n	8011536 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011532:	2300      	movs	r3, #0
 8011534:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011536:	f001 fe31 	bl	801319c <vPortExitCritical>

	return xReturn;
 801153a:	68fb      	ldr	r3, [r7, #12]
}
 801153c:	4618      	mov	r0, r3
 801153e:	3710      	adds	r7, #16
 8011540:	46bd      	mov	sp, r7
 8011542:	bd80      	pop	{r7, pc}

08011544 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011544:	b580      	push	{r7, lr}
 8011546:	b084      	sub	sp, #16
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801154c:	f001 fdf4 	bl	8013138 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011558:	429a      	cmp	r2, r3
 801155a:	d102      	bne.n	8011562 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801155c:	2301      	movs	r3, #1
 801155e:	60fb      	str	r3, [r7, #12]
 8011560:	e001      	b.n	8011566 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011562:	2300      	movs	r3, #0
 8011564:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011566:	f001 fe19 	bl	801319c <vPortExitCritical>

	return xReturn;
 801156a:	68fb      	ldr	r3, [r7, #12]
}
 801156c:	4618      	mov	r0, r3
 801156e:	3710      	adds	r7, #16
 8011570:	46bd      	mov	sp, r7
 8011572:	bd80      	pop	{r7, pc}

08011574 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011574:	b480      	push	{r7}
 8011576:	b085      	sub	sp, #20
 8011578:	af00      	add	r7, sp, #0
 801157a:	6078      	str	r0, [r7, #4]
 801157c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801157e:	2300      	movs	r3, #0
 8011580:	60fb      	str	r3, [r7, #12]
 8011582:	e014      	b.n	80115ae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011584:	4a0f      	ldr	r2, [pc, #60]	@ (80115c4 <vQueueAddToRegistry+0x50>)
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801158c:	2b00      	cmp	r3, #0
 801158e:	d10b      	bne.n	80115a8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011590:	490c      	ldr	r1, [pc, #48]	@ (80115c4 <vQueueAddToRegistry+0x50>)
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	683a      	ldr	r2, [r7, #0]
 8011596:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801159a:	4a0a      	ldr	r2, [pc, #40]	@ (80115c4 <vQueueAddToRegistry+0x50>)
 801159c:	68fb      	ldr	r3, [r7, #12]
 801159e:	00db      	lsls	r3, r3, #3
 80115a0:	4413      	add	r3, r2
 80115a2:	687a      	ldr	r2, [r7, #4]
 80115a4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80115a6:	e006      	b.n	80115b6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	3301      	adds	r3, #1
 80115ac:	60fb      	str	r3, [r7, #12]
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	2b07      	cmp	r3, #7
 80115b2:	d9e7      	bls.n	8011584 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80115b4:	bf00      	nop
 80115b6:	bf00      	nop
 80115b8:	3714      	adds	r7, #20
 80115ba:	46bd      	mov	sp, r7
 80115bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c0:	4770      	bx	lr
 80115c2:	bf00      	nop
 80115c4:	2400354c 	.word	0x2400354c

080115c8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80115c8:	b480      	push	{r7}
 80115ca:	b085      	sub	sp, #20
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80115d0:	2300      	movs	r3, #0
 80115d2:	60fb      	str	r3, [r7, #12]
 80115d4:	e016      	b.n	8011604 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80115d6:	4a10      	ldr	r2, [pc, #64]	@ (8011618 <vQueueUnregisterQueue+0x50>)
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	00db      	lsls	r3, r3, #3
 80115dc:	4413      	add	r3, r2
 80115de:	685b      	ldr	r3, [r3, #4]
 80115e0:	687a      	ldr	r2, [r7, #4]
 80115e2:	429a      	cmp	r2, r3
 80115e4:	d10b      	bne.n	80115fe <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80115e6:	4a0c      	ldr	r2, [pc, #48]	@ (8011618 <vQueueUnregisterQueue+0x50>)
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	2100      	movs	r1, #0
 80115ec:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80115f0:	4a09      	ldr	r2, [pc, #36]	@ (8011618 <vQueueUnregisterQueue+0x50>)
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	00db      	lsls	r3, r3, #3
 80115f6:	4413      	add	r3, r2
 80115f8:	2200      	movs	r2, #0
 80115fa:	605a      	str	r2, [r3, #4]
				break;
 80115fc:	e006      	b.n	801160c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	3301      	adds	r3, #1
 8011602:	60fb      	str	r3, [r7, #12]
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	2b07      	cmp	r3, #7
 8011608:	d9e5      	bls.n	80115d6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801160a:	bf00      	nop
 801160c:	bf00      	nop
 801160e:	3714      	adds	r7, #20
 8011610:	46bd      	mov	sp, r7
 8011612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011616:	4770      	bx	lr
 8011618:	2400354c 	.word	0x2400354c

0801161c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801161c:	b580      	push	{r7, lr}
 801161e:	b086      	sub	sp, #24
 8011620:	af00      	add	r7, sp, #0
 8011622:	60f8      	str	r0, [r7, #12]
 8011624:	60b9      	str	r1, [r7, #8]
 8011626:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 801162c:	f001 fd84 	bl	8013138 <vPortEnterCritical>
 8011630:	697b      	ldr	r3, [r7, #20]
 8011632:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011636:	b25b      	sxtb	r3, r3
 8011638:	f1b3 3fff 	cmp.w	r3, #4294967295
 801163c:	d103      	bne.n	8011646 <vQueueWaitForMessageRestricted+0x2a>
 801163e:	697b      	ldr	r3, [r7, #20]
 8011640:	2200      	movs	r2, #0
 8011642:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011646:	697b      	ldr	r3, [r7, #20]
 8011648:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801164c:	b25b      	sxtb	r3, r3
 801164e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011652:	d103      	bne.n	801165c <vQueueWaitForMessageRestricted+0x40>
 8011654:	697b      	ldr	r3, [r7, #20]
 8011656:	2200      	movs	r2, #0
 8011658:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801165c:	f001 fd9e 	bl	801319c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011660:	697b      	ldr	r3, [r7, #20]
 8011662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011664:	2b00      	cmp	r3, #0
 8011666:	d106      	bne.n	8011676 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011668:	697b      	ldr	r3, [r7, #20]
 801166a:	3324      	adds	r3, #36	@ 0x24
 801166c:	687a      	ldr	r2, [r7, #4]
 801166e:	68b9      	ldr	r1, [r7, #8]
 8011670:	4618      	mov	r0, r3
 8011672:	f000 fcff 	bl	8012074 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011676:	6978      	ldr	r0, [r7, #20]
 8011678:	f7ff fefc 	bl	8011474 <prvUnlockQueue>
	}
 801167c:	bf00      	nop
 801167e:	3718      	adds	r7, #24
 8011680:	46bd      	mov	sp, r7
 8011682:	bd80      	pop	{r7, pc}

08011684 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011684:	b580      	push	{r7, lr}
 8011686:	b08e      	sub	sp, #56	@ 0x38
 8011688:	af04      	add	r7, sp, #16
 801168a:	60f8      	str	r0, [r7, #12]
 801168c:	60b9      	str	r1, [r7, #8]
 801168e:	607a      	str	r2, [r7, #4]
 8011690:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011694:	2b00      	cmp	r3, #0
 8011696:	d10b      	bne.n	80116b0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8011698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801169c:	f383 8811 	msr	BASEPRI, r3
 80116a0:	f3bf 8f6f 	isb	sy
 80116a4:	f3bf 8f4f 	dsb	sy
 80116a8:	623b      	str	r3, [r7, #32]
}
 80116aa:	bf00      	nop
 80116ac:	bf00      	nop
 80116ae:	e7fd      	b.n	80116ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80116b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d10b      	bne.n	80116ce <xTaskCreateStatic+0x4a>
	__asm volatile
 80116b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116ba:	f383 8811 	msr	BASEPRI, r3
 80116be:	f3bf 8f6f 	isb	sy
 80116c2:	f3bf 8f4f 	dsb	sy
 80116c6:	61fb      	str	r3, [r7, #28]
}
 80116c8:	bf00      	nop
 80116ca:	bf00      	nop
 80116cc:	e7fd      	b.n	80116ca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80116ce:	23a8      	movs	r3, #168	@ 0xa8
 80116d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80116d2:	693b      	ldr	r3, [r7, #16]
 80116d4:	2ba8      	cmp	r3, #168	@ 0xa8
 80116d6:	d00b      	beq.n	80116f0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80116d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116dc:	f383 8811 	msr	BASEPRI, r3
 80116e0:	f3bf 8f6f 	isb	sy
 80116e4:	f3bf 8f4f 	dsb	sy
 80116e8:	61bb      	str	r3, [r7, #24]
}
 80116ea:	bf00      	nop
 80116ec:	bf00      	nop
 80116ee:	e7fd      	b.n	80116ec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80116f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80116f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d01e      	beq.n	8011736 <xTaskCreateStatic+0xb2>
 80116f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d01b      	beq.n	8011736 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80116fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011700:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011704:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011706:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801170a:	2202      	movs	r2, #2
 801170c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011710:	2300      	movs	r3, #0
 8011712:	9303      	str	r3, [sp, #12]
 8011714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011716:	9302      	str	r3, [sp, #8]
 8011718:	f107 0314 	add.w	r3, r7, #20
 801171c:	9301      	str	r3, [sp, #4]
 801171e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011720:	9300      	str	r3, [sp, #0]
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	687a      	ldr	r2, [r7, #4]
 8011726:	68b9      	ldr	r1, [r7, #8]
 8011728:	68f8      	ldr	r0, [r7, #12]
 801172a:	f000 f851 	bl	80117d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801172e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011730:	f000 f8f6 	bl	8011920 <prvAddNewTaskToReadyList>
 8011734:	e001      	b.n	801173a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8011736:	2300      	movs	r3, #0
 8011738:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801173a:	697b      	ldr	r3, [r7, #20]
	}
 801173c:	4618      	mov	r0, r3
 801173e:	3728      	adds	r7, #40	@ 0x28
 8011740:	46bd      	mov	sp, r7
 8011742:	bd80      	pop	{r7, pc}

08011744 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011744:	b580      	push	{r7, lr}
 8011746:	b08c      	sub	sp, #48	@ 0x30
 8011748:	af04      	add	r7, sp, #16
 801174a:	60f8      	str	r0, [r7, #12]
 801174c:	60b9      	str	r1, [r7, #8]
 801174e:	603b      	str	r3, [r7, #0]
 8011750:	4613      	mov	r3, r2
 8011752:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011754:	88fb      	ldrh	r3, [r7, #6]
 8011756:	009b      	lsls	r3, r3, #2
 8011758:	4618      	mov	r0, r3
 801175a:	f001 fe0f 	bl	801337c <pvPortMalloc>
 801175e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8011760:	697b      	ldr	r3, [r7, #20]
 8011762:	2b00      	cmp	r3, #0
 8011764:	d00e      	beq.n	8011784 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011766:	20a8      	movs	r0, #168	@ 0xa8
 8011768:	f001 fe08 	bl	801337c <pvPortMalloc>
 801176c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801176e:	69fb      	ldr	r3, [r7, #28]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d003      	beq.n	801177c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011774:	69fb      	ldr	r3, [r7, #28]
 8011776:	697a      	ldr	r2, [r7, #20]
 8011778:	631a      	str	r2, [r3, #48]	@ 0x30
 801177a:	e005      	b.n	8011788 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801177c:	6978      	ldr	r0, [r7, #20]
 801177e:	f001 fecb 	bl	8013518 <vPortFree>
 8011782:	e001      	b.n	8011788 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011784:	2300      	movs	r3, #0
 8011786:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011788:	69fb      	ldr	r3, [r7, #28]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d017      	beq.n	80117be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801178e:	69fb      	ldr	r3, [r7, #28]
 8011790:	2200      	movs	r2, #0
 8011792:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011796:	88fa      	ldrh	r2, [r7, #6]
 8011798:	2300      	movs	r3, #0
 801179a:	9303      	str	r3, [sp, #12]
 801179c:	69fb      	ldr	r3, [r7, #28]
 801179e:	9302      	str	r3, [sp, #8]
 80117a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80117a2:	9301      	str	r3, [sp, #4]
 80117a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117a6:	9300      	str	r3, [sp, #0]
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	68b9      	ldr	r1, [r7, #8]
 80117ac:	68f8      	ldr	r0, [r7, #12]
 80117ae:	f000 f80f 	bl	80117d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80117b2:	69f8      	ldr	r0, [r7, #28]
 80117b4:	f000 f8b4 	bl	8011920 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80117b8:	2301      	movs	r3, #1
 80117ba:	61bb      	str	r3, [r7, #24]
 80117bc:	e002      	b.n	80117c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80117be:	f04f 33ff 	mov.w	r3, #4294967295
 80117c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80117c4:	69bb      	ldr	r3, [r7, #24]
	}
 80117c6:	4618      	mov	r0, r3
 80117c8:	3720      	adds	r7, #32
 80117ca:	46bd      	mov	sp, r7
 80117cc:	bd80      	pop	{r7, pc}
	...

080117d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b088      	sub	sp, #32
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	60f8      	str	r0, [r7, #12]
 80117d8:	60b9      	str	r1, [r7, #8]
 80117da:	607a      	str	r2, [r7, #4]
 80117dc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80117de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117e0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	009b      	lsls	r3, r3, #2
 80117e6:	461a      	mov	r2, r3
 80117e8:	21a5      	movs	r1, #165	@ 0xa5
 80117ea:	f001 ffb5 	bl	8013758 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80117ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80117f2:	6879      	ldr	r1, [r7, #4]
 80117f4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80117f8:	440b      	add	r3, r1
 80117fa:	009b      	lsls	r3, r3, #2
 80117fc:	4413      	add	r3, r2
 80117fe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011800:	69bb      	ldr	r3, [r7, #24]
 8011802:	f023 0307 	bic.w	r3, r3, #7
 8011806:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011808:	69bb      	ldr	r3, [r7, #24]
 801180a:	f003 0307 	and.w	r3, r3, #7
 801180e:	2b00      	cmp	r3, #0
 8011810:	d00b      	beq.n	801182a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8011812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011816:	f383 8811 	msr	BASEPRI, r3
 801181a:	f3bf 8f6f 	isb	sy
 801181e:	f3bf 8f4f 	dsb	sy
 8011822:	617b      	str	r3, [r7, #20]
}
 8011824:	bf00      	nop
 8011826:	bf00      	nop
 8011828:	e7fd      	b.n	8011826 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801182a:	68bb      	ldr	r3, [r7, #8]
 801182c:	2b00      	cmp	r3, #0
 801182e:	d01f      	beq.n	8011870 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011830:	2300      	movs	r3, #0
 8011832:	61fb      	str	r3, [r7, #28]
 8011834:	e012      	b.n	801185c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011836:	68ba      	ldr	r2, [r7, #8]
 8011838:	69fb      	ldr	r3, [r7, #28]
 801183a:	4413      	add	r3, r2
 801183c:	7819      	ldrb	r1, [r3, #0]
 801183e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011840:	69fb      	ldr	r3, [r7, #28]
 8011842:	4413      	add	r3, r2
 8011844:	3334      	adds	r3, #52	@ 0x34
 8011846:	460a      	mov	r2, r1
 8011848:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801184a:	68ba      	ldr	r2, [r7, #8]
 801184c:	69fb      	ldr	r3, [r7, #28]
 801184e:	4413      	add	r3, r2
 8011850:	781b      	ldrb	r3, [r3, #0]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d006      	beq.n	8011864 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011856:	69fb      	ldr	r3, [r7, #28]
 8011858:	3301      	adds	r3, #1
 801185a:	61fb      	str	r3, [r7, #28]
 801185c:	69fb      	ldr	r3, [r7, #28]
 801185e:	2b0f      	cmp	r3, #15
 8011860:	d9e9      	bls.n	8011836 <prvInitialiseNewTask+0x66>
 8011862:	e000      	b.n	8011866 <prvInitialiseNewTask+0x96>
			{
				break;
 8011864:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011868:	2200      	movs	r2, #0
 801186a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801186e:	e003      	b.n	8011878 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011872:	2200      	movs	r2, #0
 8011874:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801187a:	2b37      	cmp	r3, #55	@ 0x37
 801187c:	d901      	bls.n	8011882 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801187e:	2337      	movs	r3, #55	@ 0x37
 8011880:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8011882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011884:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011886:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801188a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801188c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801188e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011890:	2200      	movs	r2, #0
 8011892:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011896:	3304      	adds	r3, #4
 8011898:	4618      	mov	r0, r3
 801189a:	f7fe fe33 	bl	8010504 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801189e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118a0:	3318      	adds	r3, #24
 80118a2:	4618      	mov	r0, r3
 80118a4:	f7fe fe2e 	bl	8010504 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80118a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118ac:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80118ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80118b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118b6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80118b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118bc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80118be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118c0:	2200      	movs	r2, #0
 80118c2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80118c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118c8:	2200      	movs	r2, #0
 80118ca:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80118ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118d0:	3354      	adds	r3, #84	@ 0x54
 80118d2:	224c      	movs	r2, #76	@ 0x4c
 80118d4:	2100      	movs	r1, #0
 80118d6:	4618      	mov	r0, r3
 80118d8:	f001 ff3e 	bl	8013758 <memset>
 80118dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118de:	4a0d      	ldr	r2, [pc, #52]	@ (8011914 <prvInitialiseNewTask+0x144>)
 80118e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80118e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118e4:	4a0c      	ldr	r2, [pc, #48]	@ (8011918 <prvInitialiseNewTask+0x148>)
 80118e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80118e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118ea:	4a0c      	ldr	r2, [pc, #48]	@ (801191c <prvInitialiseNewTask+0x14c>)
 80118ec:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80118ee:	683a      	ldr	r2, [r7, #0]
 80118f0:	68f9      	ldr	r1, [r7, #12]
 80118f2:	69b8      	ldr	r0, [r7, #24]
 80118f4:	f001 faec 	bl	8012ed0 <pxPortInitialiseStack>
 80118f8:	4602      	mov	r2, r0
 80118fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80118fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011900:	2b00      	cmp	r3, #0
 8011902:	d002      	beq.n	801190a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011906:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011908:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801190a:	bf00      	nop
 801190c:	3720      	adds	r7, #32
 801190e:	46bd      	mov	sp, r7
 8011910:	bd80      	pop	{r7, pc}
 8011912:	bf00      	nop
 8011914:	240077e0 	.word	0x240077e0
 8011918:	24007848 	.word	0x24007848
 801191c:	240078b0 	.word	0x240078b0

08011920 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011920:	b580      	push	{r7, lr}
 8011922:	b082      	sub	sp, #8
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011928:	f001 fc06 	bl	8013138 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801192c:	4b2d      	ldr	r3, [pc, #180]	@ (80119e4 <prvAddNewTaskToReadyList+0xc4>)
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	3301      	adds	r3, #1
 8011932:	4a2c      	ldr	r2, [pc, #176]	@ (80119e4 <prvAddNewTaskToReadyList+0xc4>)
 8011934:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011936:	4b2c      	ldr	r3, [pc, #176]	@ (80119e8 <prvAddNewTaskToReadyList+0xc8>)
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	2b00      	cmp	r3, #0
 801193c:	d109      	bne.n	8011952 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801193e:	4a2a      	ldr	r2, [pc, #168]	@ (80119e8 <prvAddNewTaskToReadyList+0xc8>)
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011944:	4b27      	ldr	r3, [pc, #156]	@ (80119e4 <prvAddNewTaskToReadyList+0xc4>)
 8011946:	681b      	ldr	r3, [r3, #0]
 8011948:	2b01      	cmp	r3, #1
 801194a:	d110      	bne.n	801196e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801194c:	f000 fcc0 	bl	80122d0 <prvInitialiseTaskLists>
 8011950:	e00d      	b.n	801196e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011952:	4b26      	ldr	r3, [pc, #152]	@ (80119ec <prvAddNewTaskToReadyList+0xcc>)
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	2b00      	cmp	r3, #0
 8011958:	d109      	bne.n	801196e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801195a:	4b23      	ldr	r3, [pc, #140]	@ (80119e8 <prvAddNewTaskToReadyList+0xc8>)
 801195c:	681b      	ldr	r3, [r3, #0]
 801195e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011964:	429a      	cmp	r2, r3
 8011966:	d802      	bhi.n	801196e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011968:	4a1f      	ldr	r2, [pc, #124]	@ (80119e8 <prvAddNewTaskToReadyList+0xc8>)
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801196e:	4b20      	ldr	r3, [pc, #128]	@ (80119f0 <prvAddNewTaskToReadyList+0xd0>)
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	3301      	adds	r3, #1
 8011974:	4a1e      	ldr	r2, [pc, #120]	@ (80119f0 <prvAddNewTaskToReadyList+0xd0>)
 8011976:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011978:	4b1d      	ldr	r3, [pc, #116]	@ (80119f0 <prvAddNewTaskToReadyList+0xd0>)
 801197a:	681a      	ldr	r2, [r3, #0]
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011984:	4b1b      	ldr	r3, [pc, #108]	@ (80119f4 <prvAddNewTaskToReadyList+0xd4>)
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	429a      	cmp	r2, r3
 801198a:	d903      	bls.n	8011994 <prvAddNewTaskToReadyList+0x74>
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011990:	4a18      	ldr	r2, [pc, #96]	@ (80119f4 <prvAddNewTaskToReadyList+0xd4>)
 8011992:	6013      	str	r3, [r2, #0]
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011998:	4613      	mov	r3, r2
 801199a:	009b      	lsls	r3, r3, #2
 801199c:	4413      	add	r3, r2
 801199e:	009b      	lsls	r3, r3, #2
 80119a0:	4a15      	ldr	r2, [pc, #84]	@ (80119f8 <prvAddNewTaskToReadyList+0xd8>)
 80119a2:	441a      	add	r2, r3
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	3304      	adds	r3, #4
 80119a8:	4619      	mov	r1, r3
 80119aa:	4610      	mov	r0, r2
 80119ac:	f7fe fdb7 	bl	801051e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80119b0:	f001 fbf4 	bl	801319c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80119b4:	4b0d      	ldr	r3, [pc, #52]	@ (80119ec <prvAddNewTaskToReadyList+0xcc>)
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d00e      	beq.n	80119da <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80119bc:	4b0a      	ldr	r3, [pc, #40]	@ (80119e8 <prvAddNewTaskToReadyList+0xc8>)
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119c6:	429a      	cmp	r2, r3
 80119c8:	d207      	bcs.n	80119da <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80119ca:	4b0c      	ldr	r3, [pc, #48]	@ (80119fc <prvAddNewTaskToReadyList+0xdc>)
 80119cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80119d0:	601a      	str	r2, [r3, #0]
 80119d2:	f3bf 8f4f 	dsb	sy
 80119d6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80119da:	bf00      	nop
 80119dc:	3708      	adds	r7, #8
 80119de:	46bd      	mov	sp, r7
 80119e0:	bd80      	pop	{r7, pc}
 80119e2:	bf00      	nop
 80119e4:	24003a60 	.word	0x24003a60
 80119e8:	2400358c 	.word	0x2400358c
 80119ec:	24003a6c 	.word	0x24003a6c
 80119f0:	24003a7c 	.word	0x24003a7c
 80119f4:	24003a68 	.word	0x24003a68
 80119f8:	24003590 	.word	0x24003590
 80119fc:	e000ed04 	.word	0xe000ed04

08011a00 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8011a00:	b580      	push	{r7, lr}
 8011a02:	b08a      	sub	sp, #40	@ 0x28
 8011a04:	af00      	add	r7, sp, #0
 8011a06:	6078      	str	r0, [r7, #4]
 8011a08:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d10b      	bne.n	8011a2c <vTaskDelayUntil+0x2c>
	__asm volatile
 8011a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a18:	f383 8811 	msr	BASEPRI, r3
 8011a1c:	f3bf 8f6f 	isb	sy
 8011a20:	f3bf 8f4f 	dsb	sy
 8011a24:	617b      	str	r3, [r7, #20]
}
 8011a26:	bf00      	nop
 8011a28:	bf00      	nop
 8011a2a:	e7fd      	b.n	8011a28 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8011a2c:	683b      	ldr	r3, [r7, #0]
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d10b      	bne.n	8011a4a <vTaskDelayUntil+0x4a>
	__asm volatile
 8011a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a36:	f383 8811 	msr	BASEPRI, r3
 8011a3a:	f3bf 8f6f 	isb	sy
 8011a3e:	f3bf 8f4f 	dsb	sy
 8011a42:	613b      	str	r3, [r7, #16]
}
 8011a44:	bf00      	nop
 8011a46:	bf00      	nop
 8011a48:	e7fd      	b.n	8011a46 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8011a4a:	4b2a      	ldr	r3, [pc, #168]	@ (8011af4 <vTaskDelayUntil+0xf4>)
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d00b      	beq.n	8011a6a <vTaskDelayUntil+0x6a>
	__asm volatile
 8011a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a56:	f383 8811 	msr	BASEPRI, r3
 8011a5a:	f3bf 8f6f 	isb	sy
 8011a5e:	f3bf 8f4f 	dsb	sy
 8011a62:	60fb      	str	r3, [r7, #12]
}
 8011a64:	bf00      	nop
 8011a66:	bf00      	nop
 8011a68:	e7fd      	b.n	8011a66 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8011a6a:	f000 f8ef 	bl	8011c4c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8011a6e:	4b22      	ldr	r3, [pc, #136]	@ (8011af8 <vTaskDelayUntil+0xf8>)
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	683a      	ldr	r2, [r7, #0]
 8011a7a:	4413      	add	r3, r2
 8011a7c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	6a3a      	ldr	r2, [r7, #32]
 8011a84:	429a      	cmp	r2, r3
 8011a86:	d20b      	bcs.n	8011aa0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	69fa      	ldr	r2, [r7, #28]
 8011a8e:	429a      	cmp	r2, r3
 8011a90:	d211      	bcs.n	8011ab6 <vTaskDelayUntil+0xb6>
 8011a92:	69fa      	ldr	r2, [r7, #28]
 8011a94:	6a3b      	ldr	r3, [r7, #32]
 8011a96:	429a      	cmp	r2, r3
 8011a98:	d90d      	bls.n	8011ab6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8011a9a:	2301      	movs	r3, #1
 8011a9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8011a9e:	e00a      	b.n	8011ab6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	681b      	ldr	r3, [r3, #0]
 8011aa4:	69fa      	ldr	r2, [r7, #28]
 8011aa6:	429a      	cmp	r2, r3
 8011aa8:	d303      	bcc.n	8011ab2 <vTaskDelayUntil+0xb2>
 8011aaa:	69fa      	ldr	r2, [r7, #28]
 8011aac:	6a3b      	ldr	r3, [r7, #32]
 8011aae:	429a      	cmp	r2, r3
 8011ab0:	d901      	bls.n	8011ab6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8011ab2:	2301      	movs	r3, #1
 8011ab4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	69fa      	ldr	r2, [r7, #28]
 8011aba:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8011abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d006      	beq.n	8011ad0 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8011ac2:	69fa      	ldr	r2, [r7, #28]
 8011ac4:	6a3b      	ldr	r3, [r7, #32]
 8011ac6:	1ad3      	subs	r3, r2, r3
 8011ac8:	2100      	movs	r1, #0
 8011aca:	4618      	mov	r0, r3
 8011acc:	f000 fe52 	bl	8012774 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8011ad0:	f000 f8ca 	bl	8011c68 <xTaskResumeAll>
 8011ad4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011ad6:	69bb      	ldr	r3, [r7, #24]
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d107      	bne.n	8011aec <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8011adc:	4b07      	ldr	r3, [pc, #28]	@ (8011afc <vTaskDelayUntil+0xfc>)
 8011ade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ae2:	601a      	str	r2, [r3, #0]
 8011ae4:	f3bf 8f4f 	dsb	sy
 8011ae8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011aec:	bf00      	nop
 8011aee:	3728      	adds	r7, #40	@ 0x28
 8011af0:	46bd      	mov	sp, r7
 8011af2:	bd80      	pop	{r7, pc}
 8011af4:	24003a88 	.word	0x24003a88
 8011af8:	24003a64 	.word	0x24003a64
 8011afc:	e000ed04 	.word	0xe000ed04

08011b00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b084      	sub	sp, #16
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011b08:	2300      	movs	r3, #0
 8011b0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d018      	beq.n	8011b44 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011b12:	4b14      	ldr	r3, [pc, #80]	@ (8011b64 <vTaskDelay+0x64>)
 8011b14:	681b      	ldr	r3, [r3, #0]
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d00b      	beq.n	8011b32 <vTaskDelay+0x32>
	__asm volatile
 8011b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b1e:	f383 8811 	msr	BASEPRI, r3
 8011b22:	f3bf 8f6f 	isb	sy
 8011b26:	f3bf 8f4f 	dsb	sy
 8011b2a:	60bb      	str	r3, [r7, #8]
}
 8011b2c:	bf00      	nop
 8011b2e:	bf00      	nop
 8011b30:	e7fd      	b.n	8011b2e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8011b32:	f000 f88b 	bl	8011c4c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011b36:	2100      	movs	r1, #0
 8011b38:	6878      	ldr	r0, [r7, #4]
 8011b3a:	f000 fe1b 	bl	8012774 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8011b3e:	f000 f893 	bl	8011c68 <xTaskResumeAll>
 8011b42:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d107      	bne.n	8011b5a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8011b4a:	4b07      	ldr	r3, [pc, #28]	@ (8011b68 <vTaskDelay+0x68>)
 8011b4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011b50:	601a      	str	r2, [r3, #0]
 8011b52:	f3bf 8f4f 	dsb	sy
 8011b56:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011b5a:	bf00      	nop
 8011b5c:	3710      	adds	r7, #16
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	bd80      	pop	{r7, pc}
 8011b62:	bf00      	nop
 8011b64:	24003a88 	.word	0x24003a88
 8011b68:	e000ed04 	.word	0xe000ed04

08011b6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011b6c:	b580      	push	{r7, lr}
 8011b6e:	b08a      	sub	sp, #40	@ 0x28
 8011b70:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011b72:	2300      	movs	r3, #0
 8011b74:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011b76:	2300      	movs	r3, #0
 8011b78:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011b7a:	463a      	mov	r2, r7
 8011b7c:	1d39      	adds	r1, r7, #4
 8011b7e:	f107 0308 	add.w	r3, r7, #8
 8011b82:	4618      	mov	r0, r3
 8011b84:	f7fe fc6a 	bl	801045c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011b88:	6839      	ldr	r1, [r7, #0]
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	68ba      	ldr	r2, [r7, #8]
 8011b8e:	9202      	str	r2, [sp, #8]
 8011b90:	9301      	str	r3, [sp, #4]
 8011b92:	2300      	movs	r3, #0
 8011b94:	9300      	str	r3, [sp, #0]
 8011b96:	2300      	movs	r3, #0
 8011b98:	460a      	mov	r2, r1
 8011b9a:	4924      	ldr	r1, [pc, #144]	@ (8011c2c <vTaskStartScheduler+0xc0>)
 8011b9c:	4824      	ldr	r0, [pc, #144]	@ (8011c30 <vTaskStartScheduler+0xc4>)
 8011b9e:	f7ff fd71 	bl	8011684 <xTaskCreateStatic>
 8011ba2:	4603      	mov	r3, r0
 8011ba4:	4a23      	ldr	r2, [pc, #140]	@ (8011c34 <vTaskStartScheduler+0xc8>)
 8011ba6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011ba8:	4b22      	ldr	r3, [pc, #136]	@ (8011c34 <vTaskStartScheduler+0xc8>)
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d002      	beq.n	8011bb6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011bb0:	2301      	movs	r3, #1
 8011bb2:	617b      	str	r3, [r7, #20]
 8011bb4:	e001      	b.n	8011bba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011bba:	697b      	ldr	r3, [r7, #20]
 8011bbc:	2b01      	cmp	r3, #1
 8011bbe:	d102      	bne.n	8011bc6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011bc0:	f000 fe2c 	bl	801281c <xTimerCreateTimerTask>
 8011bc4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011bc6:	697b      	ldr	r3, [r7, #20]
 8011bc8:	2b01      	cmp	r3, #1
 8011bca:	d11b      	bne.n	8011c04 <vTaskStartScheduler+0x98>
	__asm volatile
 8011bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bd0:	f383 8811 	msr	BASEPRI, r3
 8011bd4:	f3bf 8f6f 	isb	sy
 8011bd8:	f3bf 8f4f 	dsb	sy
 8011bdc:	613b      	str	r3, [r7, #16]
}
 8011bde:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011be0:	4b15      	ldr	r3, [pc, #84]	@ (8011c38 <vTaskStartScheduler+0xcc>)
 8011be2:	681b      	ldr	r3, [r3, #0]
 8011be4:	3354      	adds	r3, #84	@ 0x54
 8011be6:	4a15      	ldr	r2, [pc, #84]	@ (8011c3c <vTaskStartScheduler+0xd0>)
 8011be8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011bea:	4b15      	ldr	r3, [pc, #84]	@ (8011c40 <vTaskStartScheduler+0xd4>)
 8011bec:	f04f 32ff 	mov.w	r2, #4294967295
 8011bf0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011bf2:	4b14      	ldr	r3, [pc, #80]	@ (8011c44 <vTaskStartScheduler+0xd8>)
 8011bf4:	2201      	movs	r2, #1
 8011bf6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011bf8:	4b13      	ldr	r3, [pc, #76]	@ (8011c48 <vTaskStartScheduler+0xdc>)
 8011bfa:	2200      	movs	r2, #0
 8011bfc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011bfe:	f001 f9f7 	bl	8012ff0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011c02:	e00f      	b.n	8011c24 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011c04:	697b      	ldr	r3, [r7, #20]
 8011c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c0a:	d10b      	bne.n	8011c24 <vTaskStartScheduler+0xb8>
	__asm volatile
 8011c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c10:	f383 8811 	msr	BASEPRI, r3
 8011c14:	f3bf 8f6f 	isb	sy
 8011c18:	f3bf 8f4f 	dsb	sy
 8011c1c:	60fb      	str	r3, [r7, #12]
}
 8011c1e:	bf00      	nop
 8011c20:	bf00      	nop
 8011c22:	e7fd      	b.n	8011c20 <vTaskStartScheduler+0xb4>
}
 8011c24:	bf00      	nop
 8011c26:	3718      	adds	r7, #24
 8011c28:	46bd      	mov	sp, r7
 8011c2a:	bd80      	pop	{r7, pc}
 8011c2c:	08013a08 	.word	0x08013a08
 8011c30:	080122a1 	.word	0x080122a1
 8011c34:	24003a84 	.word	0x24003a84
 8011c38:	2400358c 	.word	0x2400358c
 8011c3c:	24000024 	.word	0x24000024
 8011c40:	24003a80 	.word	0x24003a80
 8011c44:	24003a6c 	.word	0x24003a6c
 8011c48:	24003a64 	.word	0x24003a64

08011c4c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011c4c:	b480      	push	{r7}
 8011c4e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011c50:	4b04      	ldr	r3, [pc, #16]	@ (8011c64 <vTaskSuspendAll+0x18>)
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	3301      	adds	r3, #1
 8011c56:	4a03      	ldr	r2, [pc, #12]	@ (8011c64 <vTaskSuspendAll+0x18>)
 8011c58:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011c5a:	bf00      	nop
 8011c5c:	46bd      	mov	sp, r7
 8011c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c62:	4770      	bx	lr
 8011c64:	24003a88 	.word	0x24003a88

08011c68 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011c68:	b580      	push	{r7, lr}
 8011c6a:	b084      	sub	sp, #16
 8011c6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011c6e:	2300      	movs	r3, #0
 8011c70:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011c72:	2300      	movs	r3, #0
 8011c74:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011c76:	4b42      	ldr	r3, [pc, #264]	@ (8011d80 <xTaskResumeAll+0x118>)
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d10b      	bne.n	8011c96 <xTaskResumeAll+0x2e>
	__asm volatile
 8011c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c82:	f383 8811 	msr	BASEPRI, r3
 8011c86:	f3bf 8f6f 	isb	sy
 8011c8a:	f3bf 8f4f 	dsb	sy
 8011c8e:	603b      	str	r3, [r7, #0]
}
 8011c90:	bf00      	nop
 8011c92:	bf00      	nop
 8011c94:	e7fd      	b.n	8011c92 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011c96:	f001 fa4f 	bl	8013138 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011c9a:	4b39      	ldr	r3, [pc, #228]	@ (8011d80 <xTaskResumeAll+0x118>)
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	3b01      	subs	r3, #1
 8011ca0:	4a37      	ldr	r2, [pc, #220]	@ (8011d80 <xTaskResumeAll+0x118>)
 8011ca2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011ca4:	4b36      	ldr	r3, [pc, #216]	@ (8011d80 <xTaskResumeAll+0x118>)
 8011ca6:	681b      	ldr	r3, [r3, #0]
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d162      	bne.n	8011d72 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011cac:	4b35      	ldr	r3, [pc, #212]	@ (8011d84 <xTaskResumeAll+0x11c>)
 8011cae:	681b      	ldr	r3, [r3, #0]
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	d05e      	beq.n	8011d72 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011cb4:	e02f      	b.n	8011d16 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011cb6:	4b34      	ldr	r3, [pc, #208]	@ (8011d88 <xTaskResumeAll+0x120>)
 8011cb8:	68db      	ldr	r3, [r3, #12]
 8011cba:	68db      	ldr	r3, [r3, #12]
 8011cbc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	3318      	adds	r3, #24
 8011cc2:	4618      	mov	r0, r3
 8011cc4:	f7fe fc88 	bl	80105d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	3304      	adds	r3, #4
 8011ccc:	4618      	mov	r0, r3
 8011cce:	f7fe fc83 	bl	80105d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011cd2:	68fb      	ldr	r3, [r7, #12]
 8011cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011cd6:	4b2d      	ldr	r3, [pc, #180]	@ (8011d8c <xTaskResumeAll+0x124>)
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	429a      	cmp	r2, r3
 8011cdc:	d903      	bls.n	8011ce6 <xTaskResumeAll+0x7e>
 8011cde:	68fb      	ldr	r3, [r7, #12]
 8011ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ce2:	4a2a      	ldr	r2, [pc, #168]	@ (8011d8c <xTaskResumeAll+0x124>)
 8011ce4:	6013      	str	r3, [r2, #0]
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011cea:	4613      	mov	r3, r2
 8011cec:	009b      	lsls	r3, r3, #2
 8011cee:	4413      	add	r3, r2
 8011cf0:	009b      	lsls	r3, r3, #2
 8011cf2:	4a27      	ldr	r2, [pc, #156]	@ (8011d90 <xTaskResumeAll+0x128>)
 8011cf4:	441a      	add	r2, r3
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	3304      	adds	r3, #4
 8011cfa:	4619      	mov	r1, r3
 8011cfc:	4610      	mov	r0, r2
 8011cfe:	f7fe fc0e 	bl	801051e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d06:	4b23      	ldr	r3, [pc, #140]	@ (8011d94 <xTaskResumeAll+0x12c>)
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d0c:	429a      	cmp	r2, r3
 8011d0e:	d302      	bcc.n	8011d16 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8011d10:	4b21      	ldr	r3, [pc, #132]	@ (8011d98 <xTaskResumeAll+0x130>)
 8011d12:	2201      	movs	r2, #1
 8011d14:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011d16:	4b1c      	ldr	r3, [pc, #112]	@ (8011d88 <xTaskResumeAll+0x120>)
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d1cb      	bne.n	8011cb6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011d1e:	68fb      	ldr	r3, [r7, #12]
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	d001      	beq.n	8011d28 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011d24:	f000 fb78 	bl	8012418 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011d28:	4b1c      	ldr	r3, [pc, #112]	@ (8011d9c <xTaskResumeAll+0x134>)
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d010      	beq.n	8011d56 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011d34:	f000 f858 	bl	8011de8 <xTaskIncrementTick>
 8011d38:	4603      	mov	r3, r0
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d002      	beq.n	8011d44 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8011d3e:	4b16      	ldr	r3, [pc, #88]	@ (8011d98 <xTaskResumeAll+0x130>)
 8011d40:	2201      	movs	r2, #1
 8011d42:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	3b01      	subs	r3, #1
 8011d48:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d1f1      	bne.n	8011d34 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8011d50:	4b12      	ldr	r3, [pc, #72]	@ (8011d9c <xTaskResumeAll+0x134>)
 8011d52:	2200      	movs	r2, #0
 8011d54:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011d56:	4b10      	ldr	r3, [pc, #64]	@ (8011d98 <xTaskResumeAll+0x130>)
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d009      	beq.n	8011d72 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011d5e:	2301      	movs	r3, #1
 8011d60:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011d62:	4b0f      	ldr	r3, [pc, #60]	@ (8011da0 <xTaskResumeAll+0x138>)
 8011d64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d68:	601a      	str	r2, [r3, #0]
 8011d6a:	f3bf 8f4f 	dsb	sy
 8011d6e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011d72:	f001 fa13 	bl	801319c <vPortExitCritical>

	return xAlreadyYielded;
 8011d76:	68bb      	ldr	r3, [r7, #8]
}
 8011d78:	4618      	mov	r0, r3
 8011d7a:	3710      	adds	r7, #16
 8011d7c:	46bd      	mov	sp, r7
 8011d7e:	bd80      	pop	{r7, pc}
 8011d80:	24003a88 	.word	0x24003a88
 8011d84:	24003a60 	.word	0x24003a60
 8011d88:	24003a20 	.word	0x24003a20
 8011d8c:	24003a68 	.word	0x24003a68
 8011d90:	24003590 	.word	0x24003590
 8011d94:	2400358c 	.word	0x2400358c
 8011d98:	24003a74 	.word	0x24003a74
 8011d9c:	24003a70 	.word	0x24003a70
 8011da0:	e000ed04 	.word	0xe000ed04

08011da4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011da4:	b480      	push	{r7}
 8011da6:	b083      	sub	sp, #12
 8011da8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011daa:	4b05      	ldr	r3, [pc, #20]	@ (8011dc0 <xTaskGetTickCount+0x1c>)
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011db0:	687b      	ldr	r3, [r7, #4]
}
 8011db2:	4618      	mov	r0, r3
 8011db4:	370c      	adds	r7, #12
 8011db6:	46bd      	mov	sp, r7
 8011db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dbc:	4770      	bx	lr
 8011dbe:	bf00      	nop
 8011dc0:	24003a64 	.word	0x24003a64

08011dc4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8011dc4:	b580      	push	{r7, lr}
 8011dc6:	b082      	sub	sp, #8
 8011dc8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011dca:	f001 fa95 	bl	80132f8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8011dce:	2300      	movs	r3, #0
 8011dd0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8011dd2:	4b04      	ldr	r3, [pc, #16]	@ (8011de4 <xTaskGetTickCountFromISR+0x20>)
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011dd8:	683b      	ldr	r3, [r7, #0]
}
 8011dda:	4618      	mov	r0, r3
 8011ddc:	3708      	adds	r7, #8
 8011dde:	46bd      	mov	sp, r7
 8011de0:	bd80      	pop	{r7, pc}
 8011de2:	bf00      	nop
 8011de4:	24003a64 	.word	0x24003a64

08011de8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011de8:	b580      	push	{r7, lr}
 8011dea:	b086      	sub	sp, #24
 8011dec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011dee:	2300      	movs	r3, #0
 8011df0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011df2:	4b4f      	ldr	r3, [pc, #316]	@ (8011f30 <xTaskIncrementTick+0x148>)
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	f040 8090 	bne.w	8011f1c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011dfc:	4b4d      	ldr	r3, [pc, #308]	@ (8011f34 <xTaskIncrementTick+0x14c>)
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	3301      	adds	r3, #1
 8011e02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011e04:	4a4b      	ldr	r2, [pc, #300]	@ (8011f34 <xTaskIncrementTick+0x14c>)
 8011e06:	693b      	ldr	r3, [r7, #16]
 8011e08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011e0a:	693b      	ldr	r3, [r7, #16]
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d121      	bne.n	8011e54 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011e10:	4b49      	ldr	r3, [pc, #292]	@ (8011f38 <xTaskIncrementTick+0x150>)
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d00b      	beq.n	8011e32 <xTaskIncrementTick+0x4a>
	__asm volatile
 8011e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e1e:	f383 8811 	msr	BASEPRI, r3
 8011e22:	f3bf 8f6f 	isb	sy
 8011e26:	f3bf 8f4f 	dsb	sy
 8011e2a:	603b      	str	r3, [r7, #0]
}
 8011e2c:	bf00      	nop
 8011e2e:	bf00      	nop
 8011e30:	e7fd      	b.n	8011e2e <xTaskIncrementTick+0x46>
 8011e32:	4b41      	ldr	r3, [pc, #260]	@ (8011f38 <xTaskIncrementTick+0x150>)
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	60fb      	str	r3, [r7, #12]
 8011e38:	4b40      	ldr	r3, [pc, #256]	@ (8011f3c <xTaskIncrementTick+0x154>)
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	4a3e      	ldr	r2, [pc, #248]	@ (8011f38 <xTaskIncrementTick+0x150>)
 8011e3e:	6013      	str	r3, [r2, #0]
 8011e40:	4a3e      	ldr	r2, [pc, #248]	@ (8011f3c <xTaskIncrementTick+0x154>)
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	6013      	str	r3, [r2, #0]
 8011e46:	4b3e      	ldr	r3, [pc, #248]	@ (8011f40 <xTaskIncrementTick+0x158>)
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	3301      	adds	r3, #1
 8011e4c:	4a3c      	ldr	r2, [pc, #240]	@ (8011f40 <xTaskIncrementTick+0x158>)
 8011e4e:	6013      	str	r3, [r2, #0]
 8011e50:	f000 fae2 	bl	8012418 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011e54:	4b3b      	ldr	r3, [pc, #236]	@ (8011f44 <xTaskIncrementTick+0x15c>)
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	693a      	ldr	r2, [r7, #16]
 8011e5a:	429a      	cmp	r2, r3
 8011e5c:	d349      	bcc.n	8011ef2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011e5e:	4b36      	ldr	r3, [pc, #216]	@ (8011f38 <xTaskIncrementTick+0x150>)
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d104      	bne.n	8011e72 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011e68:	4b36      	ldr	r3, [pc, #216]	@ (8011f44 <xTaskIncrementTick+0x15c>)
 8011e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8011e6e:	601a      	str	r2, [r3, #0]
					break;
 8011e70:	e03f      	b.n	8011ef2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011e72:	4b31      	ldr	r3, [pc, #196]	@ (8011f38 <xTaskIncrementTick+0x150>)
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	68db      	ldr	r3, [r3, #12]
 8011e78:	68db      	ldr	r3, [r3, #12]
 8011e7a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011e7c:	68bb      	ldr	r3, [r7, #8]
 8011e7e:	685b      	ldr	r3, [r3, #4]
 8011e80:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011e82:	693a      	ldr	r2, [r7, #16]
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	429a      	cmp	r2, r3
 8011e88:	d203      	bcs.n	8011e92 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011e8a:	4a2e      	ldr	r2, [pc, #184]	@ (8011f44 <xTaskIncrementTick+0x15c>)
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011e90:	e02f      	b.n	8011ef2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011e92:	68bb      	ldr	r3, [r7, #8]
 8011e94:	3304      	adds	r3, #4
 8011e96:	4618      	mov	r0, r3
 8011e98:	f7fe fb9e 	bl	80105d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011e9c:	68bb      	ldr	r3, [r7, #8]
 8011e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d004      	beq.n	8011eae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011ea4:	68bb      	ldr	r3, [r7, #8]
 8011ea6:	3318      	adds	r3, #24
 8011ea8:	4618      	mov	r0, r3
 8011eaa:	f7fe fb95 	bl	80105d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011eae:	68bb      	ldr	r3, [r7, #8]
 8011eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011eb2:	4b25      	ldr	r3, [pc, #148]	@ (8011f48 <xTaskIncrementTick+0x160>)
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	429a      	cmp	r2, r3
 8011eb8:	d903      	bls.n	8011ec2 <xTaskIncrementTick+0xda>
 8011eba:	68bb      	ldr	r3, [r7, #8]
 8011ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ebe:	4a22      	ldr	r2, [pc, #136]	@ (8011f48 <xTaskIncrementTick+0x160>)
 8011ec0:	6013      	str	r3, [r2, #0]
 8011ec2:	68bb      	ldr	r3, [r7, #8]
 8011ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ec6:	4613      	mov	r3, r2
 8011ec8:	009b      	lsls	r3, r3, #2
 8011eca:	4413      	add	r3, r2
 8011ecc:	009b      	lsls	r3, r3, #2
 8011ece:	4a1f      	ldr	r2, [pc, #124]	@ (8011f4c <xTaskIncrementTick+0x164>)
 8011ed0:	441a      	add	r2, r3
 8011ed2:	68bb      	ldr	r3, [r7, #8]
 8011ed4:	3304      	adds	r3, #4
 8011ed6:	4619      	mov	r1, r3
 8011ed8:	4610      	mov	r0, r2
 8011eda:	f7fe fb20 	bl	801051e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011ede:	68bb      	ldr	r3, [r7, #8]
 8011ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8011f50 <xTaskIncrementTick+0x168>)
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ee8:	429a      	cmp	r2, r3
 8011eea:	d3b8      	bcc.n	8011e5e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011eec:	2301      	movs	r3, #1
 8011eee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011ef0:	e7b5      	b.n	8011e5e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011ef2:	4b17      	ldr	r3, [pc, #92]	@ (8011f50 <xTaskIncrementTick+0x168>)
 8011ef4:	681b      	ldr	r3, [r3, #0]
 8011ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ef8:	4914      	ldr	r1, [pc, #80]	@ (8011f4c <xTaskIncrementTick+0x164>)
 8011efa:	4613      	mov	r3, r2
 8011efc:	009b      	lsls	r3, r3, #2
 8011efe:	4413      	add	r3, r2
 8011f00:	009b      	lsls	r3, r3, #2
 8011f02:	440b      	add	r3, r1
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	2b01      	cmp	r3, #1
 8011f08:	d901      	bls.n	8011f0e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8011f0a:	2301      	movs	r3, #1
 8011f0c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011f0e:	4b11      	ldr	r3, [pc, #68]	@ (8011f54 <xTaskIncrementTick+0x16c>)
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d007      	beq.n	8011f26 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8011f16:	2301      	movs	r3, #1
 8011f18:	617b      	str	r3, [r7, #20]
 8011f1a:	e004      	b.n	8011f26 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011f1c:	4b0e      	ldr	r3, [pc, #56]	@ (8011f58 <xTaskIncrementTick+0x170>)
 8011f1e:	681b      	ldr	r3, [r3, #0]
 8011f20:	3301      	adds	r3, #1
 8011f22:	4a0d      	ldr	r2, [pc, #52]	@ (8011f58 <xTaskIncrementTick+0x170>)
 8011f24:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011f26:	697b      	ldr	r3, [r7, #20]
}
 8011f28:	4618      	mov	r0, r3
 8011f2a:	3718      	adds	r7, #24
 8011f2c:	46bd      	mov	sp, r7
 8011f2e:	bd80      	pop	{r7, pc}
 8011f30:	24003a88 	.word	0x24003a88
 8011f34:	24003a64 	.word	0x24003a64
 8011f38:	24003a18 	.word	0x24003a18
 8011f3c:	24003a1c 	.word	0x24003a1c
 8011f40:	24003a78 	.word	0x24003a78
 8011f44:	24003a80 	.word	0x24003a80
 8011f48:	24003a68 	.word	0x24003a68
 8011f4c:	24003590 	.word	0x24003590
 8011f50:	2400358c 	.word	0x2400358c
 8011f54:	24003a74 	.word	0x24003a74
 8011f58:	24003a70 	.word	0x24003a70

08011f5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011f5c:	b480      	push	{r7}
 8011f5e:	b085      	sub	sp, #20
 8011f60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011f62:	4b2b      	ldr	r3, [pc, #172]	@ (8012010 <vTaskSwitchContext+0xb4>)
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d003      	beq.n	8011f72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8012014 <vTaskSwitchContext+0xb8>)
 8011f6c:	2201      	movs	r2, #1
 8011f6e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011f70:	e047      	b.n	8012002 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8011f72:	4b28      	ldr	r3, [pc, #160]	@ (8012014 <vTaskSwitchContext+0xb8>)
 8011f74:	2200      	movs	r2, #0
 8011f76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011f78:	4b27      	ldr	r3, [pc, #156]	@ (8012018 <vTaskSwitchContext+0xbc>)
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	60fb      	str	r3, [r7, #12]
 8011f7e:	e011      	b.n	8011fa4 <vTaskSwitchContext+0x48>
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d10b      	bne.n	8011f9e <vTaskSwitchContext+0x42>
	__asm volatile
 8011f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f8a:	f383 8811 	msr	BASEPRI, r3
 8011f8e:	f3bf 8f6f 	isb	sy
 8011f92:	f3bf 8f4f 	dsb	sy
 8011f96:	607b      	str	r3, [r7, #4]
}
 8011f98:	bf00      	nop
 8011f9a:	bf00      	nop
 8011f9c:	e7fd      	b.n	8011f9a <vTaskSwitchContext+0x3e>
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	3b01      	subs	r3, #1
 8011fa2:	60fb      	str	r3, [r7, #12]
 8011fa4:	491d      	ldr	r1, [pc, #116]	@ (801201c <vTaskSwitchContext+0xc0>)
 8011fa6:	68fa      	ldr	r2, [r7, #12]
 8011fa8:	4613      	mov	r3, r2
 8011faa:	009b      	lsls	r3, r3, #2
 8011fac:	4413      	add	r3, r2
 8011fae:	009b      	lsls	r3, r3, #2
 8011fb0:	440b      	add	r3, r1
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d0e3      	beq.n	8011f80 <vTaskSwitchContext+0x24>
 8011fb8:	68fa      	ldr	r2, [r7, #12]
 8011fba:	4613      	mov	r3, r2
 8011fbc:	009b      	lsls	r3, r3, #2
 8011fbe:	4413      	add	r3, r2
 8011fc0:	009b      	lsls	r3, r3, #2
 8011fc2:	4a16      	ldr	r2, [pc, #88]	@ (801201c <vTaskSwitchContext+0xc0>)
 8011fc4:	4413      	add	r3, r2
 8011fc6:	60bb      	str	r3, [r7, #8]
 8011fc8:	68bb      	ldr	r3, [r7, #8]
 8011fca:	685b      	ldr	r3, [r3, #4]
 8011fcc:	685a      	ldr	r2, [r3, #4]
 8011fce:	68bb      	ldr	r3, [r7, #8]
 8011fd0:	605a      	str	r2, [r3, #4]
 8011fd2:	68bb      	ldr	r3, [r7, #8]
 8011fd4:	685a      	ldr	r2, [r3, #4]
 8011fd6:	68bb      	ldr	r3, [r7, #8]
 8011fd8:	3308      	adds	r3, #8
 8011fda:	429a      	cmp	r2, r3
 8011fdc:	d104      	bne.n	8011fe8 <vTaskSwitchContext+0x8c>
 8011fde:	68bb      	ldr	r3, [r7, #8]
 8011fe0:	685b      	ldr	r3, [r3, #4]
 8011fe2:	685a      	ldr	r2, [r3, #4]
 8011fe4:	68bb      	ldr	r3, [r7, #8]
 8011fe6:	605a      	str	r2, [r3, #4]
 8011fe8:	68bb      	ldr	r3, [r7, #8]
 8011fea:	685b      	ldr	r3, [r3, #4]
 8011fec:	68db      	ldr	r3, [r3, #12]
 8011fee:	4a0c      	ldr	r2, [pc, #48]	@ (8012020 <vTaskSwitchContext+0xc4>)
 8011ff0:	6013      	str	r3, [r2, #0]
 8011ff2:	4a09      	ldr	r2, [pc, #36]	@ (8012018 <vTaskSwitchContext+0xbc>)
 8011ff4:	68fb      	ldr	r3, [r7, #12]
 8011ff6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011ff8:	4b09      	ldr	r3, [pc, #36]	@ (8012020 <vTaskSwitchContext+0xc4>)
 8011ffa:	681b      	ldr	r3, [r3, #0]
 8011ffc:	3354      	adds	r3, #84	@ 0x54
 8011ffe:	4a09      	ldr	r2, [pc, #36]	@ (8012024 <vTaskSwitchContext+0xc8>)
 8012000:	6013      	str	r3, [r2, #0]
}
 8012002:	bf00      	nop
 8012004:	3714      	adds	r7, #20
 8012006:	46bd      	mov	sp, r7
 8012008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801200c:	4770      	bx	lr
 801200e:	bf00      	nop
 8012010:	24003a88 	.word	0x24003a88
 8012014:	24003a74 	.word	0x24003a74
 8012018:	24003a68 	.word	0x24003a68
 801201c:	24003590 	.word	0x24003590
 8012020:	2400358c 	.word	0x2400358c
 8012024:	24000024 	.word	0x24000024

08012028 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012028:	b580      	push	{r7, lr}
 801202a:	b084      	sub	sp, #16
 801202c:	af00      	add	r7, sp, #0
 801202e:	6078      	str	r0, [r7, #4]
 8012030:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	2b00      	cmp	r3, #0
 8012036:	d10b      	bne.n	8012050 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8012038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801203c:	f383 8811 	msr	BASEPRI, r3
 8012040:	f3bf 8f6f 	isb	sy
 8012044:	f3bf 8f4f 	dsb	sy
 8012048:	60fb      	str	r3, [r7, #12]
}
 801204a:	bf00      	nop
 801204c:	bf00      	nop
 801204e:	e7fd      	b.n	801204c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012050:	4b07      	ldr	r3, [pc, #28]	@ (8012070 <vTaskPlaceOnEventList+0x48>)
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	3318      	adds	r3, #24
 8012056:	4619      	mov	r1, r3
 8012058:	6878      	ldr	r0, [r7, #4]
 801205a:	f7fe fa84 	bl	8010566 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801205e:	2101      	movs	r1, #1
 8012060:	6838      	ldr	r0, [r7, #0]
 8012062:	f000 fb87 	bl	8012774 <prvAddCurrentTaskToDelayedList>
}
 8012066:	bf00      	nop
 8012068:	3710      	adds	r7, #16
 801206a:	46bd      	mov	sp, r7
 801206c:	bd80      	pop	{r7, pc}
 801206e:	bf00      	nop
 8012070:	2400358c 	.word	0x2400358c

08012074 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012074:	b580      	push	{r7, lr}
 8012076:	b086      	sub	sp, #24
 8012078:	af00      	add	r7, sp, #0
 801207a:	60f8      	str	r0, [r7, #12]
 801207c:	60b9      	str	r1, [r7, #8]
 801207e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012080:	68fb      	ldr	r3, [r7, #12]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d10b      	bne.n	801209e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8012086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801208a:	f383 8811 	msr	BASEPRI, r3
 801208e:	f3bf 8f6f 	isb	sy
 8012092:	f3bf 8f4f 	dsb	sy
 8012096:	617b      	str	r3, [r7, #20]
}
 8012098:	bf00      	nop
 801209a:	bf00      	nop
 801209c:	e7fd      	b.n	801209a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801209e:	4b0a      	ldr	r3, [pc, #40]	@ (80120c8 <vTaskPlaceOnEventListRestricted+0x54>)
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	3318      	adds	r3, #24
 80120a4:	4619      	mov	r1, r3
 80120a6:	68f8      	ldr	r0, [r7, #12]
 80120a8:	f7fe fa39 	bl	801051e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d002      	beq.n	80120b8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80120b2:	f04f 33ff 	mov.w	r3, #4294967295
 80120b6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80120b8:	6879      	ldr	r1, [r7, #4]
 80120ba:	68b8      	ldr	r0, [r7, #8]
 80120bc:	f000 fb5a 	bl	8012774 <prvAddCurrentTaskToDelayedList>
	}
 80120c0:	bf00      	nop
 80120c2:	3718      	adds	r7, #24
 80120c4:	46bd      	mov	sp, r7
 80120c6:	bd80      	pop	{r7, pc}
 80120c8:	2400358c 	.word	0x2400358c

080120cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80120cc:	b580      	push	{r7, lr}
 80120ce:	b086      	sub	sp, #24
 80120d0:	af00      	add	r7, sp, #0
 80120d2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	68db      	ldr	r3, [r3, #12]
 80120d8:	68db      	ldr	r3, [r3, #12]
 80120da:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80120dc:	693b      	ldr	r3, [r7, #16]
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d10b      	bne.n	80120fa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80120e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120e6:	f383 8811 	msr	BASEPRI, r3
 80120ea:	f3bf 8f6f 	isb	sy
 80120ee:	f3bf 8f4f 	dsb	sy
 80120f2:	60fb      	str	r3, [r7, #12]
}
 80120f4:	bf00      	nop
 80120f6:	bf00      	nop
 80120f8:	e7fd      	b.n	80120f6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80120fa:	693b      	ldr	r3, [r7, #16]
 80120fc:	3318      	adds	r3, #24
 80120fe:	4618      	mov	r0, r3
 8012100:	f7fe fa6a 	bl	80105d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012104:	4b1d      	ldr	r3, [pc, #116]	@ (801217c <xTaskRemoveFromEventList+0xb0>)
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	2b00      	cmp	r3, #0
 801210a:	d11d      	bne.n	8012148 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801210c:	693b      	ldr	r3, [r7, #16]
 801210e:	3304      	adds	r3, #4
 8012110:	4618      	mov	r0, r3
 8012112:	f7fe fa61 	bl	80105d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012116:	693b      	ldr	r3, [r7, #16]
 8012118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801211a:	4b19      	ldr	r3, [pc, #100]	@ (8012180 <xTaskRemoveFromEventList+0xb4>)
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	429a      	cmp	r2, r3
 8012120:	d903      	bls.n	801212a <xTaskRemoveFromEventList+0x5e>
 8012122:	693b      	ldr	r3, [r7, #16]
 8012124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012126:	4a16      	ldr	r2, [pc, #88]	@ (8012180 <xTaskRemoveFromEventList+0xb4>)
 8012128:	6013      	str	r3, [r2, #0]
 801212a:	693b      	ldr	r3, [r7, #16]
 801212c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801212e:	4613      	mov	r3, r2
 8012130:	009b      	lsls	r3, r3, #2
 8012132:	4413      	add	r3, r2
 8012134:	009b      	lsls	r3, r3, #2
 8012136:	4a13      	ldr	r2, [pc, #76]	@ (8012184 <xTaskRemoveFromEventList+0xb8>)
 8012138:	441a      	add	r2, r3
 801213a:	693b      	ldr	r3, [r7, #16]
 801213c:	3304      	adds	r3, #4
 801213e:	4619      	mov	r1, r3
 8012140:	4610      	mov	r0, r2
 8012142:	f7fe f9ec 	bl	801051e <vListInsertEnd>
 8012146:	e005      	b.n	8012154 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012148:	693b      	ldr	r3, [r7, #16]
 801214a:	3318      	adds	r3, #24
 801214c:	4619      	mov	r1, r3
 801214e:	480e      	ldr	r0, [pc, #56]	@ (8012188 <xTaskRemoveFromEventList+0xbc>)
 8012150:	f7fe f9e5 	bl	801051e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012154:	693b      	ldr	r3, [r7, #16]
 8012156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012158:	4b0c      	ldr	r3, [pc, #48]	@ (801218c <xTaskRemoveFromEventList+0xc0>)
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801215e:	429a      	cmp	r2, r3
 8012160:	d905      	bls.n	801216e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012162:	2301      	movs	r3, #1
 8012164:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012166:	4b0a      	ldr	r3, [pc, #40]	@ (8012190 <xTaskRemoveFromEventList+0xc4>)
 8012168:	2201      	movs	r2, #1
 801216a:	601a      	str	r2, [r3, #0]
 801216c:	e001      	b.n	8012172 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801216e:	2300      	movs	r3, #0
 8012170:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012172:	697b      	ldr	r3, [r7, #20]
}
 8012174:	4618      	mov	r0, r3
 8012176:	3718      	adds	r7, #24
 8012178:	46bd      	mov	sp, r7
 801217a:	bd80      	pop	{r7, pc}
 801217c:	24003a88 	.word	0x24003a88
 8012180:	24003a68 	.word	0x24003a68
 8012184:	24003590 	.word	0x24003590
 8012188:	24003a20 	.word	0x24003a20
 801218c:	2400358c 	.word	0x2400358c
 8012190:	24003a74 	.word	0x24003a74

08012194 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012194:	b480      	push	{r7}
 8012196:	b083      	sub	sp, #12
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801219c:	4b06      	ldr	r3, [pc, #24]	@ (80121b8 <vTaskInternalSetTimeOutState+0x24>)
 801219e:	681a      	ldr	r2, [r3, #0]
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80121a4:	4b05      	ldr	r3, [pc, #20]	@ (80121bc <vTaskInternalSetTimeOutState+0x28>)
 80121a6:	681a      	ldr	r2, [r3, #0]
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	605a      	str	r2, [r3, #4]
}
 80121ac:	bf00      	nop
 80121ae:	370c      	adds	r7, #12
 80121b0:	46bd      	mov	sp, r7
 80121b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121b6:	4770      	bx	lr
 80121b8:	24003a78 	.word	0x24003a78
 80121bc:	24003a64 	.word	0x24003a64

080121c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b088      	sub	sp, #32
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	6078      	str	r0, [r7, #4]
 80121c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d10b      	bne.n	80121e8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80121d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121d4:	f383 8811 	msr	BASEPRI, r3
 80121d8:	f3bf 8f6f 	isb	sy
 80121dc:	f3bf 8f4f 	dsb	sy
 80121e0:	613b      	str	r3, [r7, #16]
}
 80121e2:	bf00      	nop
 80121e4:	bf00      	nop
 80121e6:	e7fd      	b.n	80121e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80121e8:	683b      	ldr	r3, [r7, #0]
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d10b      	bne.n	8012206 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80121ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121f2:	f383 8811 	msr	BASEPRI, r3
 80121f6:	f3bf 8f6f 	isb	sy
 80121fa:	f3bf 8f4f 	dsb	sy
 80121fe:	60fb      	str	r3, [r7, #12]
}
 8012200:	bf00      	nop
 8012202:	bf00      	nop
 8012204:	e7fd      	b.n	8012202 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012206:	f000 ff97 	bl	8013138 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801220a:	4b1d      	ldr	r3, [pc, #116]	@ (8012280 <xTaskCheckForTimeOut+0xc0>)
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	685b      	ldr	r3, [r3, #4]
 8012214:	69ba      	ldr	r2, [r7, #24]
 8012216:	1ad3      	subs	r3, r2, r3
 8012218:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801221a:	683b      	ldr	r3, [r7, #0]
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012222:	d102      	bne.n	801222a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012224:	2300      	movs	r3, #0
 8012226:	61fb      	str	r3, [r7, #28]
 8012228:	e023      	b.n	8012272 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	681a      	ldr	r2, [r3, #0]
 801222e:	4b15      	ldr	r3, [pc, #84]	@ (8012284 <xTaskCheckForTimeOut+0xc4>)
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	429a      	cmp	r2, r3
 8012234:	d007      	beq.n	8012246 <xTaskCheckForTimeOut+0x86>
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	685b      	ldr	r3, [r3, #4]
 801223a:	69ba      	ldr	r2, [r7, #24]
 801223c:	429a      	cmp	r2, r3
 801223e:	d302      	bcc.n	8012246 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012240:	2301      	movs	r3, #1
 8012242:	61fb      	str	r3, [r7, #28]
 8012244:	e015      	b.n	8012272 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012246:	683b      	ldr	r3, [r7, #0]
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	697a      	ldr	r2, [r7, #20]
 801224c:	429a      	cmp	r2, r3
 801224e:	d20b      	bcs.n	8012268 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012250:	683b      	ldr	r3, [r7, #0]
 8012252:	681a      	ldr	r2, [r3, #0]
 8012254:	697b      	ldr	r3, [r7, #20]
 8012256:	1ad2      	subs	r2, r2, r3
 8012258:	683b      	ldr	r3, [r7, #0]
 801225a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801225c:	6878      	ldr	r0, [r7, #4]
 801225e:	f7ff ff99 	bl	8012194 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012262:	2300      	movs	r3, #0
 8012264:	61fb      	str	r3, [r7, #28]
 8012266:	e004      	b.n	8012272 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8012268:	683b      	ldr	r3, [r7, #0]
 801226a:	2200      	movs	r2, #0
 801226c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801226e:	2301      	movs	r3, #1
 8012270:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012272:	f000 ff93 	bl	801319c <vPortExitCritical>

	return xReturn;
 8012276:	69fb      	ldr	r3, [r7, #28]
}
 8012278:	4618      	mov	r0, r3
 801227a:	3720      	adds	r7, #32
 801227c:	46bd      	mov	sp, r7
 801227e:	bd80      	pop	{r7, pc}
 8012280:	24003a64 	.word	0x24003a64
 8012284:	24003a78 	.word	0x24003a78

08012288 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012288:	b480      	push	{r7}
 801228a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801228c:	4b03      	ldr	r3, [pc, #12]	@ (801229c <vTaskMissedYield+0x14>)
 801228e:	2201      	movs	r2, #1
 8012290:	601a      	str	r2, [r3, #0]
}
 8012292:	bf00      	nop
 8012294:	46bd      	mov	sp, r7
 8012296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801229a:	4770      	bx	lr
 801229c:	24003a74 	.word	0x24003a74

080122a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b082      	sub	sp, #8
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80122a8:	f000 f852 	bl	8012350 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80122ac:	4b06      	ldr	r3, [pc, #24]	@ (80122c8 <prvIdleTask+0x28>)
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	2b01      	cmp	r3, #1
 80122b2:	d9f9      	bls.n	80122a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80122b4:	4b05      	ldr	r3, [pc, #20]	@ (80122cc <prvIdleTask+0x2c>)
 80122b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80122ba:	601a      	str	r2, [r3, #0]
 80122bc:	f3bf 8f4f 	dsb	sy
 80122c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80122c4:	e7f0      	b.n	80122a8 <prvIdleTask+0x8>
 80122c6:	bf00      	nop
 80122c8:	24003590 	.word	0x24003590
 80122cc:	e000ed04 	.word	0xe000ed04

080122d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b082      	sub	sp, #8
 80122d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80122d6:	2300      	movs	r3, #0
 80122d8:	607b      	str	r3, [r7, #4]
 80122da:	e00c      	b.n	80122f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80122dc:	687a      	ldr	r2, [r7, #4]
 80122de:	4613      	mov	r3, r2
 80122e0:	009b      	lsls	r3, r3, #2
 80122e2:	4413      	add	r3, r2
 80122e4:	009b      	lsls	r3, r3, #2
 80122e6:	4a12      	ldr	r2, [pc, #72]	@ (8012330 <prvInitialiseTaskLists+0x60>)
 80122e8:	4413      	add	r3, r2
 80122ea:	4618      	mov	r0, r3
 80122ec:	f7fe f8ea 	bl	80104c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	3301      	adds	r3, #1
 80122f4:	607b      	str	r3, [r7, #4]
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	2b37      	cmp	r3, #55	@ 0x37
 80122fa:	d9ef      	bls.n	80122dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80122fc:	480d      	ldr	r0, [pc, #52]	@ (8012334 <prvInitialiseTaskLists+0x64>)
 80122fe:	f7fe f8e1 	bl	80104c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012302:	480d      	ldr	r0, [pc, #52]	@ (8012338 <prvInitialiseTaskLists+0x68>)
 8012304:	f7fe f8de 	bl	80104c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012308:	480c      	ldr	r0, [pc, #48]	@ (801233c <prvInitialiseTaskLists+0x6c>)
 801230a:	f7fe f8db 	bl	80104c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801230e:	480c      	ldr	r0, [pc, #48]	@ (8012340 <prvInitialiseTaskLists+0x70>)
 8012310:	f7fe f8d8 	bl	80104c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012314:	480b      	ldr	r0, [pc, #44]	@ (8012344 <prvInitialiseTaskLists+0x74>)
 8012316:	f7fe f8d5 	bl	80104c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801231a:	4b0b      	ldr	r3, [pc, #44]	@ (8012348 <prvInitialiseTaskLists+0x78>)
 801231c:	4a05      	ldr	r2, [pc, #20]	@ (8012334 <prvInitialiseTaskLists+0x64>)
 801231e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012320:	4b0a      	ldr	r3, [pc, #40]	@ (801234c <prvInitialiseTaskLists+0x7c>)
 8012322:	4a05      	ldr	r2, [pc, #20]	@ (8012338 <prvInitialiseTaskLists+0x68>)
 8012324:	601a      	str	r2, [r3, #0]
}
 8012326:	bf00      	nop
 8012328:	3708      	adds	r7, #8
 801232a:	46bd      	mov	sp, r7
 801232c:	bd80      	pop	{r7, pc}
 801232e:	bf00      	nop
 8012330:	24003590 	.word	0x24003590
 8012334:	240039f0 	.word	0x240039f0
 8012338:	24003a04 	.word	0x24003a04
 801233c:	24003a20 	.word	0x24003a20
 8012340:	24003a34 	.word	0x24003a34
 8012344:	24003a4c 	.word	0x24003a4c
 8012348:	24003a18 	.word	0x24003a18
 801234c:	24003a1c 	.word	0x24003a1c

08012350 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012350:	b580      	push	{r7, lr}
 8012352:	b082      	sub	sp, #8
 8012354:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012356:	e019      	b.n	801238c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012358:	f000 feee 	bl	8013138 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801235c:	4b10      	ldr	r3, [pc, #64]	@ (80123a0 <prvCheckTasksWaitingTermination+0x50>)
 801235e:	68db      	ldr	r3, [r3, #12]
 8012360:	68db      	ldr	r3, [r3, #12]
 8012362:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	3304      	adds	r3, #4
 8012368:	4618      	mov	r0, r3
 801236a:	f7fe f935 	bl	80105d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801236e:	4b0d      	ldr	r3, [pc, #52]	@ (80123a4 <prvCheckTasksWaitingTermination+0x54>)
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	3b01      	subs	r3, #1
 8012374:	4a0b      	ldr	r2, [pc, #44]	@ (80123a4 <prvCheckTasksWaitingTermination+0x54>)
 8012376:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012378:	4b0b      	ldr	r3, [pc, #44]	@ (80123a8 <prvCheckTasksWaitingTermination+0x58>)
 801237a:	681b      	ldr	r3, [r3, #0]
 801237c:	3b01      	subs	r3, #1
 801237e:	4a0a      	ldr	r2, [pc, #40]	@ (80123a8 <prvCheckTasksWaitingTermination+0x58>)
 8012380:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012382:	f000 ff0b 	bl	801319c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012386:	6878      	ldr	r0, [r7, #4]
 8012388:	f000 f810 	bl	80123ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801238c:	4b06      	ldr	r3, [pc, #24]	@ (80123a8 <prvCheckTasksWaitingTermination+0x58>)
 801238e:	681b      	ldr	r3, [r3, #0]
 8012390:	2b00      	cmp	r3, #0
 8012392:	d1e1      	bne.n	8012358 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012394:	bf00      	nop
 8012396:	bf00      	nop
 8012398:	3708      	adds	r7, #8
 801239a:	46bd      	mov	sp, r7
 801239c:	bd80      	pop	{r7, pc}
 801239e:	bf00      	nop
 80123a0:	24003a34 	.word	0x24003a34
 80123a4:	24003a60 	.word	0x24003a60
 80123a8:	24003a48 	.word	0x24003a48

080123ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80123ac:	b580      	push	{r7, lr}
 80123ae:	b084      	sub	sp, #16
 80123b0:	af00      	add	r7, sp, #0
 80123b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	3354      	adds	r3, #84	@ 0x54
 80123b8:	4618      	mov	r0, r3
 80123ba:	f001 f9d5 	bl	8013768 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	d108      	bne.n	80123da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80123cc:	4618      	mov	r0, r3
 80123ce:	f001 f8a3 	bl	8013518 <vPortFree>
				vPortFree( pxTCB );
 80123d2:	6878      	ldr	r0, [r7, #4]
 80123d4:	f001 f8a0 	bl	8013518 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80123d8:	e019      	b.n	801240e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80123e0:	2b01      	cmp	r3, #1
 80123e2:	d103      	bne.n	80123ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80123e4:	6878      	ldr	r0, [r7, #4]
 80123e6:	f001 f897 	bl	8013518 <vPortFree>
	}
 80123ea:	e010      	b.n	801240e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80123f2:	2b02      	cmp	r3, #2
 80123f4:	d00b      	beq.n	801240e <prvDeleteTCB+0x62>
	__asm volatile
 80123f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123fa:	f383 8811 	msr	BASEPRI, r3
 80123fe:	f3bf 8f6f 	isb	sy
 8012402:	f3bf 8f4f 	dsb	sy
 8012406:	60fb      	str	r3, [r7, #12]
}
 8012408:	bf00      	nop
 801240a:	bf00      	nop
 801240c:	e7fd      	b.n	801240a <prvDeleteTCB+0x5e>
	}
 801240e:	bf00      	nop
 8012410:	3710      	adds	r7, #16
 8012412:	46bd      	mov	sp, r7
 8012414:	bd80      	pop	{r7, pc}
	...

08012418 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012418:	b480      	push	{r7}
 801241a:	b083      	sub	sp, #12
 801241c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801241e:	4b0c      	ldr	r3, [pc, #48]	@ (8012450 <prvResetNextTaskUnblockTime+0x38>)
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d104      	bne.n	8012432 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012428:	4b0a      	ldr	r3, [pc, #40]	@ (8012454 <prvResetNextTaskUnblockTime+0x3c>)
 801242a:	f04f 32ff 	mov.w	r2, #4294967295
 801242e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012430:	e008      	b.n	8012444 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012432:	4b07      	ldr	r3, [pc, #28]	@ (8012450 <prvResetNextTaskUnblockTime+0x38>)
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	68db      	ldr	r3, [r3, #12]
 8012438:	68db      	ldr	r3, [r3, #12]
 801243a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	685b      	ldr	r3, [r3, #4]
 8012440:	4a04      	ldr	r2, [pc, #16]	@ (8012454 <prvResetNextTaskUnblockTime+0x3c>)
 8012442:	6013      	str	r3, [r2, #0]
}
 8012444:	bf00      	nop
 8012446:	370c      	adds	r7, #12
 8012448:	46bd      	mov	sp, r7
 801244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801244e:	4770      	bx	lr
 8012450:	24003a18 	.word	0x24003a18
 8012454:	24003a80 	.word	0x24003a80

08012458 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012458:	b480      	push	{r7}
 801245a:	b083      	sub	sp, #12
 801245c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801245e:	4b0b      	ldr	r3, [pc, #44]	@ (801248c <xTaskGetSchedulerState+0x34>)
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	2b00      	cmp	r3, #0
 8012464:	d102      	bne.n	801246c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012466:	2301      	movs	r3, #1
 8012468:	607b      	str	r3, [r7, #4]
 801246a:	e008      	b.n	801247e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801246c:	4b08      	ldr	r3, [pc, #32]	@ (8012490 <xTaskGetSchedulerState+0x38>)
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	2b00      	cmp	r3, #0
 8012472:	d102      	bne.n	801247a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012474:	2302      	movs	r3, #2
 8012476:	607b      	str	r3, [r7, #4]
 8012478:	e001      	b.n	801247e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801247a:	2300      	movs	r3, #0
 801247c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801247e:	687b      	ldr	r3, [r7, #4]
	}
 8012480:	4618      	mov	r0, r3
 8012482:	370c      	adds	r7, #12
 8012484:	46bd      	mov	sp, r7
 8012486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801248a:	4770      	bx	lr
 801248c:	24003a6c 	.word	0x24003a6c
 8012490:	24003a88 	.word	0x24003a88

08012494 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8012494:	b580      	push	{r7, lr}
 8012496:	b084      	sub	sp, #16
 8012498:	af00      	add	r7, sp, #0
 801249a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80124a0:	2300      	movs	r3, #0
 80124a2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	d051      	beq.n	801254e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80124aa:	68bb      	ldr	r3, [r7, #8]
 80124ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124ae:	4b2a      	ldr	r3, [pc, #168]	@ (8012558 <xTaskPriorityInherit+0xc4>)
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124b4:	429a      	cmp	r2, r3
 80124b6:	d241      	bcs.n	801253c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80124b8:	68bb      	ldr	r3, [r7, #8]
 80124ba:	699b      	ldr	r3, [r3, #24]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	db06      	blt.n	80124ce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80124c0:	4b25      	ldr	r3, [pc, #148]	@ (8012558 <xTaskPriorityInherit+0xc4>)
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124c6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80124ca:	68bb      	ldr	r3, [r7, #8]
 80124cc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80124ce:	68bb      	ldr	r3, [r7, #8]
 80124d0:	6959      	ldr	r1, [r3, #20]
 80124d2:	68bb      	ldr	r3, [r7, #8]
 80124d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124d6:	4613      	mov	r3, r2
 80124d8:	009b      	lsls	r3, r3, #2
 80124da:	4413      	add	r3, r2
 80124dc:	009b      	lsls	r3, r3, #2
 80124de:	4a1f      	ldr	r2, [pc, #124]	@ (801255c <xTaskPriorityInherit+0xc8>)
 80124e0:	4413      	add	r3, r2
 80124e2:	4299      	cmp	r1, r3
 80124e4:	d122      	bne.n	801252c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80124e6:	68bb      	ldr	r3, [r7, #8]
 80124e8:	3304      	adds	r3, #4
 80124ea:	4618      	mov	r0, r3
 80124ec:	f7fe f874 	bl	80105d8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80124f0:	4b19      	ldr	r3, [pc, #100]	@ (8012558 <xTaskPriorityInherit+0xc4>)
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124f6:	68bb      	ldr	r3, [r7, #8]
 80124f8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80124fa:	68bb      	ldr	r3, [r7, #8]
 80124fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124fe:	4b18      	ldr	r3, [pc, #96]	@ (8012560 <xTaskPriorityInherit+0xcc>)
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	429a      	cmp	r2, r3
 8012504:	d903      	bls.n	801250e <xTaskPriorityInherit+0x7a>
 8012506:	68bb      	ldr	r3, [r7, #8]
 8012508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801250a:	4a15      	ldr	r2, [pc, #84]	@ (8012560 <xTaskPriorityInherit+0xcc>)
 801250c:	6013      	str	r3, [r2, #0]
 801250e:	68bb      	ldr	r3, [r7, #8]
 8012510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012512:	4613      	mov	r3, r2
 8012514:	009b      	lsls	r3, r3, #2
 8012516:	4413      	add	r3, r2
 8012518:	009b      	lsls	r3, r3, #2
 801251a:	4a10      	ldr	r2, [pc, #64]	@ (801255c <xTaskPriorityInherit+0xc8>)
 801251c:	441a      	add	r2, r3
 801251e:	68bb      	ldr	r3, [r7, #8]
 8012520:	3304      	adds	r3, #4
 8012522:	4619      	mov	r1, r3
 8012524:	4610      	mov	r0, r2
 8012526:	f7fd fffa 	bl	801051e <vListInsertEnd>
 801252a:	e004      	b.n	8012536 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801252c:	4b0a      	ldr	r3, [pc, #40]	@ (8012558 <xTaskPriorityInherit+0xc4>)
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012532:	68bb      	ldr	r3, [r7, #8]
 8012534:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012536:	2301      	movs	r3, #1
 8012538:	60fb      	str	r3, [r7, #12]
 801253a:	e008      	b.n	801254e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801253c:	68bb      	ldr	r3, [r7, #8]
 801253e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012540:	4b05      	ldr	r3, [pc, #20]	@ (8012558 <xTaskPriorityInherit+0xc4>)
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012546:	429a      	cmp	r2, r3
 8012548:	d201      	bcs.n	801254e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801254a:	2301      	movs	r3, #1
 801254c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801254e:	68fb      	ldr	r3, [r7, #12]
	}
 8012550:	4618      	mov	r0, r3
 8012552:	3710      	adds	r7, #16
 8012554:	46bd      	mov	sp, r7
 8012556:	bd80      	pop	{r7, pc}
 8012558:	2400358c 	.word	0x2400358c
 801255c:	24003590 	.word	0x24003590
 8012560:	24003a68 	.word	0x24003a68

08012564 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012564:	b580      	push	{r7, lr}
 8012566:	b086      	sub	sp, #24
 8012568:	af00      	add	r7, sp, #0
 801256a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012570:	2300      	movs	r3, #0
 8012572:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	2b00      	cmp	r3, #0
 8012578:	d058      	beq.n	801262c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801257a:	4b2f      	ldr	r3, [pc, #188]	@ (8012638 <xTaskPriorityDisinherit+0xd4>)
 801257c:	681b      	ldr	r3, [r3, #0]
 801257e:	693a      	ldr	r2, [r7, #16]
 8012580:	429a      	cmp	r2, r3
 8012582:	d00b      	beq.n	801259c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012588:	f383 8811 	msr	BASEPRI, r3
 801258c:	f3bf 8f6f 	isb	sy
 8012590:	f3bf 8f4f 	dsb	sy
 8012594:	60fb      	str	r3, [r7, #12]
}
 8012596:	bf00      	nop
 8012598:	bf00      	nop
 801259a:	e7fd      	b.n	8012598 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801259c:	693b      	ldr	r3, [r7, #16]
 801259e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80125a0:	2b00      	cmp	r3, #0
 80125a2:	d10b      	bne.n	80125bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80125a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125a8:	f383 8811 	msr	BASEPRI, r3
 80125ac:	f3bf 8f6f 	isb	sy
 80125b0:	f3bf 8f4f 	dsb	sy
 80125b4:	60bb      	str	r3, [r7, #8]
}
 80125b6:	bf00      	nop
 80125b8:	bf00      	nop
 80125ba:	e7fd      	b.n	80125b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80125bc:	693b      	ldr	r3, [r7, #16]
 80125be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80125c0:	1e5a      	subs	r2, r3, #1
 80125c2:	693b      	ldr	r3, [r7, #16]
 80125c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80125c6:	693b      	ldr	r3, [r7, #16]
 80125c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125ca:	693b      	ldr	r3, [r7, #16]
 80125cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80125ce:	429a      	cmp	r2, r3
 80125d0:	d02c      	beq.n	801262c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80125d2:	693b      	ldr	r3, [r7, #16]
 80125d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d128      	bne.n	801262c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80125da:	693b      	ldr	r3, [r7, #16]
 80125dc:	3304      	adds	r3, #4
 80125de:	4618      	mov	r0, r3
 80125e0:	f7fd fffa 	bl	80105d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80125e4:	693b      	ldr	r3, [r7, #16]
 80125e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80125e8:	693b      	ldr	r3, [r7, #16]
 80125ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80125ec:	693b      	ldr	r3, [r7, #16]
 80125ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80125f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80125f4:	693b      	ldr	r3, [r7, #16]
 80125f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80125f8:	693b      	ldr	r3, [r7, #16]
 80125fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125fc:	4b0f      	ldr	r3, [pc, #60]	@ (801263c <xTaskPriorityDisinherit+0xd8>)
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	429a      	cmp	r2, r3
 8012602:	d903      	bls.n	801260c <xTaskPriorityDisinherit+0xa8>
 8012604:	693b      	ldr	r3, [r7, #16]
 8012606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012608:	4a0c      	ldr	r2, [pc, #48]	@ (801263c <xTaskPriorityDisinherit+0xd8>)
 801260a:	6013      	str	r3, [r2, #0]
 801260c:	693b      	ldr	r3, [r7, #16]
 801260e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012610:	4613      	mov	r3, r2
 8012612:	009b      	lsls	r3, r3, #2
 8012614:	4413      	add	r3, r2
 8012616:	009b      	lsls	r3, r3, #2
 8012618:	4a09      	ldr	r2, [pc, #36]	@ (8012640 <xTaskPriorityDisinherit+0xdc>)
 801261a:	441a      	add	r2, r3
 801261c:	693b      	ldr	r3, [r7, #16]
 801261e:	3304      	adds	r3, #4
 8012620:	4619      	mov	r1, r3
 8012622:	4610      	mov	r0, r2
 8012624:	f7fd ff7b 	bl	801051e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012628:	2301      	movs	r3, #1
 801262a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801262c:	697b      	ldr	r3, [r7, #20]
	}
 801262e:	4618      	mov	r0, r3
 8012630:	3718      	adds	r7, #24
 8012632:	46bd      	mov	sp, r7
 8012634:	bd80      	pop	{r7, pc}
 8012636:	bf00      	nop
 8012638:	2400358c 	.word	0x2400358c
 801263c:	24003a68 	.word	0x24003a68
 8012640:	24003590 	.word	0x24003590

08012644 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8012644:	b580      	push	{r7, lr}
 8012646:	b088      	sub	sp, #32
 8012648:	af00      	add	r7, sp, #0
 801264a:	6078      	str	r0, [r7, #4]
 801264c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8012652:	2301      	movs	r3, #1
 8012654:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	2b00      	cmp	r3, #0
 801265a:	d06c      	beq.n	8012736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801265c:	69bb      	ldr	r3, [r7, #24]
 801265e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012660:	2b00      	cmp	r3, #0
 8012662:	d10b      	bne.n	801267c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8012664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012668:	f383 8811 	msr	BASEPRI, r3
 801266c:	f3bf 8f6f 	isb	sy
 8012670:	f3bf 8f4f 	dsb	sy
 8012674:	60fb      	str	r3, [r7, #12]
}
 8012676:	bf00      	nop
 8012678:	bf00      	nop
 801267a:	e7fd      	b.n	8012678 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801267c:	69bb      	ldr	r3, [r7, #24]
 801267e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012680:	683a      	ldr	r2, [r7, #0]
 8012682:	429a      	cmp	r2, r3
 8012684:	d902      	bls.n	801268c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8012686:	683b      	ldr	r3, [r7, #0]
 8012688:	61fb      	str	r3, [r7, #28]
 801268a:	e002      	b.n	8012692 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801268c:	69bb      	ldr	r3, [r7, #24]
 801268e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012690:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012692:	69bb      	ldr	r3, [r7, #24]
 8012694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012696:	69fa      	ldr	r2, [r7, #28]
 8012698:	429a      	cmp	r2, r3
 801269a:	d04c      	beq.n	8012736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801269c:	69bb      	ldr	r3, [r7, #24]
 801269e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80126a0:	697a      	ldr	r2, [r7, #20]
 80126a2:	429a      	cmp	r2, r3
 80126a4:	d147      	bne.n	8012736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80126a6:	4b26      	ldr	r3, [pc, #152]	@ (8012740 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	69ba      	ldr	r2, [r7, #24]
 80126ac:	429a      	cmp	r2, r3
 80126ae:	d10b      	bne.n	80126c8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80126b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126b4:	f383 8811 	msr	BASEPRI, r3
 80126b8:	f3bf 8f6f 	isb	sy
 80126bc:	f3bf 8f4f 	dsb	sy
 80126c0:	60bb      	str	r3, [r7, #8]
}
 80126c2:	bf00      	nop
 80126c4:	bf00      	nop
 80126c6:	e7fd      	b.n	80126c4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80126c8:	69bb      	ldr	r3, [r7, #24]
 80126ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80126cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80126ce:	69bb      	ldr	r3, [r7, #24]
 80126d0:	69fa      	ldr	r2, [r7, #28]
 80126d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80126d4:	69bb      	ldr	r3, [r7, #24]
 80126d6:	699b      	ldr	r3, [r3, #24]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	db04      	blt.n	80126e6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80126dc:	69fb      	ldr	r3, [r7, #28]
 80126de:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80126e2:	69bb      	ldr	r3, [r7, #24]
 80126e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80126e6:	69bb      	ldr	r3, [r7, #24]
 80126e8:	6959      	ldr	r1, [r3, #20]
 80126ea:	693a      	ldr	r2, [r7, #16]
 80126ec:	4613      	mov	r3, r2
 80126ee:	009b      	lsls	r3, r3, #2
 80126f0:	4413      	add	r3, r2
 80126f2:	009b      	lsls	r3, r3, #2
 80126f4:	4a13      	ldr	r2, [pc, #76]	@ (8012744 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80126f6:	4413      	add	r3, r2
 80126f8:	4299      	cmp	r1, r3
 80126fa:	d11c      	bne.n	8012736 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80126fc:	69bb      	ldr	r3, [r7, #24]
 80126fe:	3304      	adds	r3, #4
 8012700:	4618      	mov	r0, r3
 8012702:	f7fd ff69 	bl	80105d8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8012706:	69bb      	ldr	r3, [r7, #24]
 8012708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801270a:	4b0f      	ldr	r3, [pc, #60]	@ (8012748 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	429a      	cmp	r2, r3
 8012710:	d903      	bls.n	801271a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8012712:	69bb      	ldr	r3, [r7, #24]
 8012714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012716:	4a0c      	ldr	r2, [pc, #48]	@ (8012748 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8012718:	6013      	str	r3, [r2, #0]
 801271a:	69bb      	ldr	r3, [r7, #24]
 801271c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801271e:	4613      	mov	r3, r2
 8012720:	009b      	lsls	r3, r3, #2
 8012722:	4413      	add	r3, r2
 8012724:	009b      	lsls	r3, r3, #2
 8012726:	4a07      	ldr	r2, [pc, #28]	@ (8012744 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012728:	441a      	add	r2, r3
 801272a:	69bb      	ldr	r3, [r7, #24]
 801272c:	3304      	adds	r3, #4
 801272e:	4619      	mov	r1, r3
 8012730:	4610      	mov	r0, r2
 8012732:	f7fd fef4 	bl	801051e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012736:	bf00      	nop
 8012738:	3720      	adds	r7, #32
 801273a:	46bd      	mov	sp, r7
 801273c:	bd80      	pop	{r7, pc}
 801273e:	bf00      	nop
 8012740:	2400358c 	.word	0x2400358c
 8012744:	24003590 	.word	0x24003590
 8012748:	24003a68 	.word	0x24003a68

0801274c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801274c:	b480      	push	{r7}
 801274e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012750:	4b07      	ldr	r3, [pc, #28]	@ (8012770 <pvTaskIncrementMutexHeldCount+0x24>)
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d004      	beq.n	8012762 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012758:	4b05      	ldr	r3, [pc, #20]	@ (8012770 <pvTaskIncrementMutexHeldCount+0x24>)
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801275e:	3201      	adds	r2, #1
 8012760:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8012762:	4b03      	ldr	r3, [pc, #12]	@ (8012770 <pvTaskIncrementMutexHeldCount+0x24>)
 8012764:	681b      	ldr	r3, [r3, #0]
	}
 8012766:	4618      	mov	r0, r3
 8012768:	46bd      	mov	sp, r7
 801276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801276e:	4770      	bx	lr
 8012770:	2400358c 	.word	0x2400358c

08012774 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012774:	b580      	push	{r7, lr}
 8012776:	b084      	sub	sp, #16
 8012778:	af00      	add	r7, sp, #0
 801277a:	6078      	str	r0, [r7, #4]
 801277c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801277e:	4b21      	ldr	r3, [pc, #132]	@ (8012804 <prvAddCurrentTaskToDelayedList+0x90>)
 8012780:	681b      	ldr	r3, [r3, #0]
 8012782:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012784:	4b20      	ldr	r3, [pc, #128]	@ (8012808 <prvAddCurrentTaskToDelayedList+0x94>)
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	3304      	adds	r3, #4
 801278a:	4618      	mov	r0, r3
 801278c:	f7fd ff24 	bl	80105d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012796:	d10a      	bne.n	80127ae <prvAddCurrentTaskToDelayedList+0x3a>
 8012798:	683b      	ldr	r3, [r7, #0]
 801279a:	2b00      	cmp	r3, #0
 801279c:	d007      	beq.n	80127ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801279e:	4b1a      	ldr	r3, [pc, #104]	@ (8012808 <prvAddCurrentTaskToDelayedList+0x94>)
 80127a0:	681b      	ldr	r3, [r3, #0]
 80127a2:	3304      	adds	r3, #4
 80127a4:	4619      	mov	r1, r3
 80127a6:	4819      	ldr	r0, [pc, #100]	@ (801280c <prvAddCurrentTaskToDelayedList+0x98>)
 80127a8:	f7fd feb9 	bl	801051e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80127ac:	e026      	b.n	80127fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80127ae:	68fa      	ldr	r2, [r7, #12]
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	4413      	add	r3, r2
 80127b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80127b6:	4b14      	ldr	r3, [pc, #80]	@ (8012808 <prvAddCurrentTaskToDelayedList+0x94>)
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	68ba      	ldr	r2, [r7, #8]
 80127bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80127be:	68ba      	ldr	r2, [r7, #8]
 80127c0:	68fb      	ldr	r3, [r7, #12]
 80127c2:	429a      	cmp	r2, r3
 80127c4:	d209      	bcs.n	80127da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80127c6:	4b12      	ldr	r3, [pc, #72]	@ (8012810 <prvAddCurrentTaskToDelayedList+0x9c>)
 80127c8:	681a      	ldr	r2, [r3, #0]
 80127ca:	4b0f      	ldr	r3, [pc, #60]	@ (8012808 <prvAddCurrentTaskToDelayedList+0x94>)
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	3304      	adds	r3, #4
 80127d0:	4619      	mov	r1, r3
 80127d2:	4610      	mov	r0, r2
 80127d4:	f7fd fec7 	bl	8010566 <vListInsert>
}
 80127d8:	e010      	b.n	80127fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80127da:	4b0e      	ldr	r3, [pc, #56]	@ (8012814 <prvAddCurrentTaskToDelayedList+0xa0>)
 80127dc:	681a      	ldr	r2, [r3, #0]
 80127de:	4b0a      	ldr	r3, [pc, #40]	@ (8012808 <prvAddCurrentTaskToDelayedList+0x94>)
 80127e0:	681b      	ldr	r3, [r3, #0]
 80127e2:	3304      	adds	r3, #4
 80127e4:	4619      	mov	r1, r3
 80127e6:	4610      	mov	r0, r2
 80127e8:	f7fd febd 	bl	8010566 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80127ec:	4b0a      	ldr	r3, [pc, #40]	@ (8012818 <prvAddCurrentTaskToDelayedList+0xa4>)
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	68ba      	ldr	r2, [r7, #8]
 80127f2:	429a      	cmp	r2, r3
 80127f4:	d202      	bcs.n	80127fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80127f6:	4a08      	ldr	r2, [pc, #32]	@ (8012818 <prvAddCurrentTaskToDelayedList+0xa4>)
 80127f8:	68bb      	ldr	r3, [r7, #8]
 80127fa:	6013      	str	r3, [r2, #0]
}
 80127fc:	bf00      	nop
 80127fe:	3710      	adds	r7, #16
 8012800:	46bd      	mov	sp, r7
 8012802:	bd80      	pop	{r7, pc}
 8012804:	24003a64 	.word	0x24003a64
 8012808:	2400358c 	.word	0x2400358c
 801280c:	24003a4c 	.word	0x24003a4c
 8012810:	24003a1c 	.word	0x24003a1c
 8012814:	24003a18 	.word	0x24003a18
 8012818:	24003a80 	.word	0x24003a80

0801281c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801281c:	b580      	push	{r7, lr}
 801281e:	b08a      	sub	sp, #40	@ 0x28
 8012820:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8012822:	2300      	movs	r3, #0
 8012824:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012826:	f000 fb13 	bl	8012e50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801282a:	4b1d      	ldr	r3, [pc, #116]	@ (80128a0 <xTimerCreateTimerTask+0x84>)
 801282c:	681b      	ldr	r3, [r3, #0]
 801282e:	2b00      	cmp	r3, #0
 8012830:	d021      	beq.n	8012876 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012832:	2300      	movs	r3, #0
 8012834:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012836:	2300      	movs	r3, #0
 8012838:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801283a:	1d3a      	adds	r2, r7, #4
 801283c:	f107 0108 	add.w	r1, r7, #8
 8012840:	f107 030c 	add.w	r3, r7, #12
 8012844:	4618      	mov	r0, r3
 8012846:	f7fd fe23 	bl	8010490 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801284a:	6879      	ldr	r1, [r7, #4]
 801284c:	68bb      	ldr	r3, [r7, #8]
 801284e:	68fa      	ldr	r2, [r7, #12]
 8012850:	9202      	str	r2, [sp, #8]
 8012852:	9301      	str	r3, [sp, #4]
 8012854:	2302      	movs	r3, #2
 8012856:	9300      	str	r3, [sp, #0]
 8012858:	2300      	movs	r3, #0
 801285a:	460a      	mov	r2, r1
 801285c:	4911      	ldr	r1, [pc, #68]	@ (80128a4 <xTimerCreateTimerTask+0x88>)
 801285e:	4812      	ldr	r0, [pc, #72]	@ (80128a8 <xTimerCreateTimerTask+0x8c>)
 8012860:	f7fe ff10 	bl	8011684 <xTaskCreateStatic>
 8012864:	4603      	mov	r3, r0
 8012866:	4a11      	ldr	r2, [pc, #68]	@ (80128ac <xTimerCreateTimerTask+0x90>)
 8012868:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801286a:	4b10      	ldr	r3, [pc, #64]	@ (80128ac <xTimerCreateTimerTask+0x90>)
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	2b00      	cmp	r3, #0
 8012870:	d001      	beq.n	8012876 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8012872:	2301      	movs	r3, #1
 8012874:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8012876:	697b      	ldr	r3, [r7, #20]
 8012878:	2b00      	cmp	r3, #0
 801287a:	d10b      	bne.n	8012894 <xTimerCreateTimerTask+0x78>
	__asm volatile
 801287c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012880:	f383 8811 	msr	BASEPRI, r3
 8012884:	f3bf 8f6f 	isb	sy
 8012888:	f3bf 8f4f 	dsb	sy
 801288c:	613b      	str	r3, [r7, #16]
}
 801288e:	bf00      	nop
 8012890:	bf00      	nop
 8012892:	e7fd      	b.n	8012890 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8012894:	697b      	ldr	r3, [r7, #20]
}
 8012896:	4618      	mov	r0, r3
 8012898:	3718      	adds	r7, #24
 801289a:	46bd      	mov	sp, r7
 801289c:	bd80      	pop	{r7, pc}
 801289e:	bf00      	nop
 80128a0:	24003abc 	.word	0x24003abc
 80128a4:	08013a10 	.word	0x08013a10
 80128a8:	080129e9 	.word	0x080129e9
 80128ac:	24003ac0 	.word	0x24003ac0

080128b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80128b0:	b580      	push	{r7, lr}
 80128b2:	b08a      	sub	sp, #40	@ 0x28
 80128b4:	af00      	add	r7, sp, #0
 80128b6:	60f8      	str	r0, [r7, #12]
 80128b8:	60b9      	str	r1, [r7, #8]
 80128ba:	607a      	str	r2, [r7, #4]
 80128bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80128be:	2300      	movs	r3, #0
 80128c0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d10b      	bne.n	80128e0 <xTimerGenericCommand+0x30>
	__asm volatile
 80128c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128cc:	f383 8811 	msr	BASEPRI, r3
 80128d0:	f3bf 8f6f 	isb	sy
 80128d4:	f3bf 8f4f 	dsb	sy
 80128d8:	623b      	str	r3, [r7, #32]
}
 80128da:	bf00      	nop
 80128dc:	bf00      	nop
 80128de:	e7fd      	b.n	80128dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80128e0:	4b19      	ldr	r3, [pc, #100]	@ (8012948 <xTimerGenericCommand+0x98>)
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d02a      	beq.n	801293e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80128e8:	68bb      	ldr	r3, [r7, #8]
 80128ea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80128f0:	68fb      	ldr	r3, [r7, #12]
 80128f2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80128f4:	68bb      	ldr	r3, [r7, #8]
 80128f6:	2b05      	cmp	r3, #5
 80128f8:	dc18      	bgt.n	801292c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80128fa:	f7ff fdad 	bl	8012458 <xTaskGetSchedulerState>
 80128fe:	4603      	mov	r3, r0
 8012900:	2b02      	cmp	r3, #2
 8012902:	d109      	bne.n	8012918 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012904:	4b10      	ldr	r3, [pc, #64]	@ (8012948 <xTimerGenericCommand+0x98>)
 8012906:	6818      	ldr	r0, [r3, #0]
 8012908:	f107 0110 	add.w	r1, r7, #16
 801290c:	2300      	movs	r3, #0
 801290e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012910:	f7fe f840 	bl	8010994 <xQueueGenericSend>
 8012914:	6278      	str	r0, [r7, #36]	@ 0x24
 8012916:	e012      	b.n	801293e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012918:	4b0b      	ldr	r3, [pc, #44]	@ (8012948 <xTimerGenericCommand+0x98>)
 801291a:	6818      	ldr	r0, [r3, #0]
 801291c:	f107 0110 	add.w	r1, r7, #16
 8012920:	2300      	movs	r3, #0
 8012922:	2200      	movs	r2, #0
 8012924:	f7fe f836 	bl	8010994 <xQueueGenericSend>
 8012928:	6278      	str	r0, [r7, #36]	@ 0x24
 801292a:	e008      	b.n	801293e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801292c:	4b06      	ldr	r3, [pc, #24]	@ (8012948 <xTimerGenericCommand+0x98>)
 801292e:	6818      	ldr	r0, [r3, #0]
 8012930:	f107 0110 	add.w	r1, r7, #16
 8012934:	2300      	movs	r3, #0
 8012936:	683a      	ldr	r2, [r7, #0]
 8012938:	f7fe f92e 	bl	8010b98 <xQueueGenericSendFromISR>
 801293c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801293e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012940:	4618      	mov	r0, r3
 8012942:	3728      	adds	r7, #40	@ 0x28
 8012944:	46bd      	mov	sp, r7
 8012946:	bd80      	pop	{r7, pc}
 8012948:	24003abc 	.word	0x24003abc

0801294c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801294c:	b580      	push	{r7, lr}
 801294e:	b088      	sub	sp, #32
 8012950:	af02      	add	r7, sp, #8
 8012952:	6078      	str	r0, [r7, #4]
 8012954:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012956:	4b23      	ldr	r3, [pc, #140]	@ (80129e4 <prvProcessExpiredTimer+0x98>)
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	68db      	ldr	r3, [r3, #12]
 801295c:	68db      	ldr	r3, [r3, #12]
 801295e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012960:	697b      	ldr	r3, [r7, #20]
 8012962:	3304      	adds	r3, #4
 8012964:	4618      	mov	r0, r3
 8012966:	f7fd fe37 	bl	80105d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801296a:	697b      	ldr	r3, [r7, #20]
 801296c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012970:	f003 0304 	and.w	r3, r3, #4
 8012974:	2b00      	cmp	r3, #0
 8012976:	d023      	beq.n	80129c0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012978:	697b      	ldr	r3, [r7, #20]
 801297a:	699a      	ldr	r2, [r3, #24]
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	18d1      	adds	r1, r2, r3
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	683a      	ldr	r2, [r7, #0]
 8012984:	6978      	ldr	r0, [r7, #20]
 8012986:	f000 f8d5 	bl	8012b34 <prvInsertTimerInActiveList>
 801298a:	4603      	mov	r3, r0
 801298c:	2b00      	cmp	r3, #0
 801298e:	d020      	beq.n	80129d2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012990:	2300      	movs	r3, #0
 8012992:	9300      	str	r3, [sp, #0]
 8012994:	2300      	movs	r3, #0
 8012996:	687a      	ldr	r2, [r7, #4]
 8012998:	2100      	movs	r1, #0
 801299a:	6978      	ldr	r0, [r7, #20]
 801299c:	f7ff ff88 	bl	80128b0 <xTimerGenericCommand>
 80129a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80129a2:	693b      	ldr	r3, [r7, #16]
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d114      	bne.n	80129d2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80129a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129ac:	f383 8811 	msr	BASEPRI, r3
 80129b0:	f3bf 8f6f 	isb	sy
 80129b4:	f3bf 8f4f 	dsb	sy
 80129b8:	60fb      	str	r3, [r7, #12]
}
 80129ba:	bf00      	nop
 80129bc:	bf00      	nop
 80129be:	e7fd      	b.n	80129bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80129c0:	697b      	ldr	r3, [r7, #20]
 80129c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80129c6:	f023 0301 	bic.w	r3, r3, #1
 80129ca:	b2da      	uxtb	r2, r3
 80129cc:	697b      	ldr	r3, [r7, #20]
 80129ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80129d2:	697b      	ldr	r3, [r7, #20]
 80129d4:	6a1b      	ldr	r3, [r3, #32]
 80129d6:	6978      	ldr	r0, [r7, #20]
 80129d8:	4798      	blx	r3
}
 80129da:	bf00      	nop
 80129dc:	3718      	adds	r7, #24
 80129de:	46bd      	mov	sp, r7
 80129e0:	bd80      	pop	{r7, pc}
 80129e2:	bf00      	nop
 80129e4:	24003ab4 	.word	0x24003ab4

080129e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80129e8:	b580      	push	{r7, lr}
 80129ea:	b084      	sub	sp, #16
 80129ec:	af00      	add	r7, sp, #0
 80129ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80129f0:	f107 0308 	add.w	r3, r7, #8
 80129f4:	4618      	mov	r0, r3
 80129f6:	f000 f859 	bl	8012aac <prvGetNextExpireTime>
 80129fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80129fc:	68bb      	ldr	r3, [r7, #8]
 80129fe:	4619      	mov	r1, r3
 8012a00:	68f8      	ldr	r0, [r7, #12]
 8012a02:	f000 f805 	bl	8012a10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012a06:	f000 f8d7 	bl	8012bb8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012a0a:	bf00      	nop
 8012a0c:	e7f0      	b.n	80129f0 <prvTimerTask+0x8>
	...

08012a10 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012a10:	b580      	push	{r7, lr}
 8012a12:	b084      	sub	sp, #16
 8012a14:	af00      	add	r7, sp, #0
 8012a16:	6078      	str	r0, [r7, #4]
 8012a18:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012a1a:	f7ff f917 	bl	8011c4c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012a1e:	f107 0308 	add.w	r3, r7, #8
 8012a22:	4618      	mov	r0, r3
 8012a24:	f000 f866 	bl	8012af4 <prvSampleTimeNow>
 8012a28:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012a2a:	68bb      	ldr	r3, [r7, #8]
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d130      	bne.n	8012a92 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012a30:	683b      	ldr	r3, [r7, #0]
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d10a      	bne.n	8012a4c <prvProcessTimerOrBlockTask+0x3c>
 8012a36:	687a      	ldr	r2, [r7, #4]
 8012a38:	68fb      	ldr	r3, [r7, #12]
 8012a3a:	429a      	cmp	r2, r3
 8012a3c:	d806      	bhi.n	8012a4c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012a3e:	f7ff f913 	bl	8011c68 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012a42:	68f9      	ldr	r1, [r7, #12]
 8012a44:	6878      	ldr	r0, [r7, #4]
 8012a46:	f7ff ff81 	bl	801294c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012a4a:	e024      	b.n	8012a96 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012a4c:	683b      	ldr	r3, [r7, #0]
 8012a4e:	2b00      	cmp	r3, #0
 8012a50:	d008      	beq.n	8012a64 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012a52:	4b13      	ldr	r3, [pc, #76]	@ (8012aa0 <prvProcessTimerOrBlockTask+0x90>)
 8012a54:	681b      	ldr	r3, [r3, #0]
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d101      	bne.n	8012a60 <prvProcessTimerOrBlockTask+0x50>
 8012a5c:	2301      	movs	r3, #1
 8012a5e:	e000      	b.n	8012a62 <prvProcessTimerOrBlockTask+0x52>
 8012a60:	2300      	movs	r3, #0
 8012a62:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012a64:	4b0f      	ldr	r3, [pc, #60]	@ (8012aa4 <prvProcessTimerOrBlockTask+0x94>)
 8012a66:	6818      	ldr	r0, [r3, #0]
 8012a68:	687a      	ldr	r2, [r7, #4]
 8012a6a:	68fb      	ldr	r3, [r7, #12]
 8012a6c:	1ad3      	subs	r3, r2, r3
 8012a6e:	683a      	ldr	r2, [r7, #0]
 8012a70:	4619      	mov	r1, r3
 8012a72:	f7fe fdd3 	bl	801161c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012a76:	f7ff f8f7 	bl	8011c68 <xTaskResumeAll>
 8012a7a:	4603      	mov	r3, r0
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d10a      	bne.n	8012a96 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012a80:	4b09      	ldr	r3, [pc, #36]	@ (8012aa8 <prvProcessTimerOrBlockTask+0x98>)
 8012a82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012a86:	601a      	str	r2, [r3, #0]
 8012a88:	f3bf 8f4f 	dsb	sy
 8012a8c:	f3bf 8f6f 	isb	sy
}
 8012a90:	e001      	b.n	8012a96 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012a92:	f7ff f8e9 	bl	8011c68 <xTaskResumeAll>
}
 8012a96:	bf00      	nop
 8012a98:	3710      	adds	r7, #16
 8012a9a:	46bd      	mov	sp, r7
 8012a9c:	bd80      	pop	{r7, pc}
 8012a9e:	bf00      	nop
 8012aa0:	24003ab8 	.word	0x24003ab8
 8012aa4:	24003abc 	.word	0x24003abc
 8012aa8:	e000ed04 	.word	0xe000ed04

08012aac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012aac:	b480      	push	{r7}
 8012aae:	b085      	sub	sp, #20
 8012ab0:	af00      	add	r7, sp, #0
 8012ab2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012ab4:	4b0e      	ldr	r3, [pc, #56]	@ (8012af0 <prvGetNextExpireTime+0x44>)
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	d101      	bne.n	8012ac2 <prvGetNextExpireTime+0x16>
 8012abe:	2201      	movs	r2, #1
 8012ac0:	e000      	b.n	8012ac4 <prvGetNextExpireTime+0x18>
 8012ac2:	2200      	movs	r2, #0
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d105      	bne.n	8012adc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012ad0:	4b07      	ldr	r3, [pc, #28]	@ (8012af0 <prvGetNextExpireTime+0x44>)
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	68db      	ldr	r3, [r3, #12]
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	60fb      	str	r3, [r7, #12]
 8012ada:	e001      	b.n	8012ae0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012adc:	2300      	movs	r3, #0
 8012ade:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012ae0:	68fb      	ldr	r3, [r7, #12]
}
 8012ae2:	4618      	mov	r0, r3
 8012ae4:	3714      	adds	r7, #20
 8012ae6:	46bd      	mov	sp, r7
 8012ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aec:	4770      	bx	lr
 8012aee:	bf00      	nop
 8012af0:	24003ab4 	.word	0x24003ab4

08012af4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012af4:	b580      	push	{r7, lr}
 8012af6:	b084      	sub	sp, #16
 8012af8:	af00      	add	r7, sp, #0
 8012afa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012afc:	f7ff f952 	bl	8011da4 <xTaskGetTickCount>
 8012b00:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012b02:	4b0b      	ldr	r3, [pc, #44]	@ (8012b30 <prvSampleTimeNow+0x3c>)
 8012b04:	681b      	ldr	r3, [r3, #0]
 8012b06:	68fa      	ldr	r2, [r7, #12]
 8012b08:	429a      	cmp	r2, r3
 8012b0a:	d205      	bcs.n	8012b18 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012b0c:	f000 f93a 	bl	8012d84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	2201      	movs	r2, #1
 8012b14:	601a      	str	r2, [r3, #0]
 8012b16:	e002      	b.n	8012b1e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	2200      	movs	r2, #0
 8012b1c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8012b1e:	4a04      	ldr	r2, [pc, #16]	@ (8012b30 <prvSampleTimeNow+0x3c>)
 8012b20:	68fb      	ldr	r3, [r7, #12]
 8012b22:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012b24:	68fb      	ldr	r3, [r7, #12]
}
 8012b26:	4618      	mov	r0, r3
 8012b28:	3710      	adds	r7, #16
 8012b2a:	46bd      	mov	sp, r7
 8012b2c:	bd80      	pop	{r7, pc}
 8012b2e:	bf00      	nop
 8012b30:	24003ac4 	.word	0x24003ac4

08012b34 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012b34:	b580      	push	{r7, lr}
 8012b36:	b086      	sub	sp, #24
 8012b38:	af00      	add	r7, sp, #0
 8012b3a:	60f8      	str	r0, [r7, #12]
 8012b3c:	60b9      	str	r1, [r7, #8]
 8012b3e:	607a      	str	r2, [r7, #4]
 8012b40:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012b42:	2300      	movs	r3, #0
 8012b44:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	68ba      	ldr	r2, [r7, #8]
 8012b4a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012b4c:	68fb      	ldr	r3, [r7, #12]
 8012b4e:	68fa      	ldr	r2, [r7, #12]
 8012b50:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012b52:	68ba      	ldr	r2, [r7, #8]
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	429a      	cmp	r2, r3
 8012b58:	d812      	bhi.n	8012b80 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012b5a:	687a      	ldr	r2, [r7, #4]
 8012b5c:	683b      	ldr	r3, [r7, #0]
 8012b5e:	1ad2      	subs	r2, r2, r3
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	699b      	ldr	r3, [r3, #24]
 8012b64:	429a      	cmp	r2, r3
 8012b66:	d302      	bcc.n	8012b6e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012b68:	2301      	movs	r3, #1
 8012b6a:	617b      	str	r3, [r7, #20]
 8012b6c:	e01b      	b.n	8012ba6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012b6e:	4b10      	ldr	r3, [pc, #64]	@ (8012bb0 <prvInsertTimerInActiveList+0x7c>)
 8012b70:	681a      	ldr	r2, [r3, #0]
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	3304      	adds	r3, #4
 8012b76:	4619      	mov	r1, r3
 8012b78:	4610      	mov	r0, r2
 8012b7a:	f7fd fcf4 	bl	8010566 <vListInsert>
 8012b7e:	e012      	b.n	8012ba6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012b80:	687a      	ldr	r2, [r7, #4]
 8012b82:	683b      	ldr	r3, [r7, #0]
 8012b84:	429a      	cmp	r2, r3
 8012b86:	d206      	bcs.n	8012b96 <prvInsertTimerInActiveList+0x62>
 8012b88:	68ba      	ldr	r2, [r7, #8]
 8012b8a:	683b      	ldr	r3, [r7, #0]
 8012b8c:	429a      	cmp	r2, r3
 8012b8e:	d302      	bcc.n	8012b96 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012b90:	2301      	movs	r3, #1
 8012b92:	617b      	str	r3, [r7, #20]
 8012b94:	e007      	b.n	8012ba6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012b96:	4b07      	ldr	r3, [pc, #28]	@ (8012bb4 <prvInsertTimerInActiveList+0x80>)
 8012b98:	681a      	ldr	r2, [r3, #0]
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	3304      	adds	r3, #4
 8012b9e:	4619      	mov	r1, r3
 8012ba0:	4610      	mov	r0, r2
 8012ba2:	f7fd fce0 	bl	8010566 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012ba6:	697b      	ldr	r3, [r7, #20]
}
 8012ba8:	4618      	mov	r0, r3
 8012baa:	3718      	adds	r7, #24
 8012bac:	46bd      	mov	sp, r7
 8012bae:	bd80      	pop	{r7, pc}
 8012bb0:	24003ab8 	.word	0x24003ab8
 8012bb4:	24003ab4 	.word	0x24003ab4

08012bb8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012bb8:	b580      	push	{r7, lr}
 8012bba:	b08e      	sub	sp, #56	@ 0x38
 8012bbc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012bbe:	e0ce      	b.n	8012d5e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	da19      	bge.n	8012bfa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012bc6:	1d3b      	adds	r3, r7, #4
 8012bc8:	3304      	adds	r3, #4
 8012bca:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d10b      	bne.n	8012bea <prvProcessReceivedCommands+0x32>
	__asm volatile
 8012bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bd6:	f383 8811 	msr	BASEPRI, r3
 8012bda:	f3bf 8f6f 	isb	sy
 8012bde:	f3bf 8f4f 	dsb	sy
 8012be2:	61fb      	str	r3, [r7, #28]
}
 8012be4:	bf00      	nop
 8012be6:	bf00      	nop
 8012be8:	e7fd      	b.n	8012be6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012bf0:	6850      	ldr	r0, [r2, #4]
 8012bf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012bf4:	6892      	ldr	r2, [r2, #8]
 8012bf6:	4611      	mov	r1, r2
 8012bf8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	f2c0 80ae 	blt.w	8012d5e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012c02:	68fb      	ldr	r3, [r7, #12]
 8012c04:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c08:	695b      	ldr	r3, [r3, #20]
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	d004      	beq.n	8012c18 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c10:	3304      	adds	r3, #4
 8012c12:	4618      	mov	r0, r3
 8012c14:	f7fd fce0 	bl	80105d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012c18:	463b      	mov	r3, r7
 8012c1a:	4618      	mov	r0, r3
 8012c1c:	f7ff ff6a 	bl	8012af4 <prvSampleTimeNow>
 8012c20:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	2b09      	cmp	r3, #9
 8012c26:	f200 8097 	bhi.w	8012d58 <prvProcessReceivedCommands+0x1a0>
 8012c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8012c30 <prvProcessReceivedCommands+0x78>)
 8012c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c30:	08012c59 	.word	0x08012c59
 8012c34:	08012c59 	.word	0x08012c59
 8012c38:	08012c59 	.word	0x08012c59
 8012c3c:	08012ccf 	.word	0x08012ccf
 8012c40:	08012ce3 	.word	0x08012ce3
 8012c44:	08012d2f 	.word	0x08012d2f
 8012c48:	08012c59 	.word	0x08012c59
 8012c4c:	08012c59 	.word	0x08012c59
 8012c50:	08012ccf 	.word	0x08012ccf
 8012c54:	08012ce3 	.word	0x08012ce3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012c5e:	f043 0301 	orr.w	r3, r3, #1
 8012c62:	b2da      	uxtb	r2, r3
 8012c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012c6a:	68ba      	ldr	r2, [r7, #8]
 8012c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c6e:	699b      	ldr	r3, [r3, #24]
 8012c70:	18d1      	adds	r1, r2, r3
 8012c72:	68bb      	ldr	r3, [r7, #8]
 8012c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012c76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012c78:	f7ff ff5c 	bl	8012b34 <prvInsertTimerInActiveList>
 8012c7c:	4603      	mov	r3, r0
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d06c      	beq.n	8012d5c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c84:	6a1b      	ldr	r3, [r3, #32]
 8012c86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012c88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012c90:	f003 0304 	and.w	r3, r3, #4
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d061      	beq.n	8012d5c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012c98:	68ba      	ldr	r2, [r7, #8]
 8012c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c9c:	699b      	ldr	r3, [r3, #24]
 8012c9e:	441a      	add	r2, r3
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	9300      	str	r3, [sp, #0]
 8012ca4:	2300      	movs	r3, #0
 8012ca6:	2100      	movs	r1, #0
 8012ca8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012caa:	f7ff fe01 	bl	80128b0 <xTimerGenericCommand>
 8012cae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012cb0:	6a3b      	ldr	r3, [r7, #32]
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d152      	bne.n	8012d5c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8012cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cba:	f383 8811 	msr	BASEPRI, r3
 8012cbe:	f3bf 8f6f 	isb	sy
 8012cc2:	f3bf 8f4f 	dsb	sy
 8012cc6:	61bb      	str	r3, [r7, #24]
}
 8012cc8:	bf00      	nop
 8012cca:	bf00      	nop
 8012ccc:	e7fd      	b.n	8012cca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012cd4:	f023 0301 	bic.w	r3, r3, #1
 8012cd8:	b2da      	uxtb	r2, r3
 8012cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cdc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012ce0:	e03d      	b.n	8012d5e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ce4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012ce8:	f043 0301 	orr.w	r3, r3, #1
 8012cec:	b2da      	uxtb	r2, r3
 8012cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cf0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012cf4:	68ba      	ldr	r2, [r7, #8]
 8012cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cf8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cfc:	699b      	ldr	r3, [r3, #24]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d10b      	bne.n	8012d1a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8012d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d06:	f383 8811 	msr	BASEPRI, r3
 8012d0a:	f3bf 8f6f 	isb	sy
 8012d0e:	f3bf 8f4f 	dsb	sy
 8012d12:	617b      	str	r3, [r7, #20]
}
 8012d14:	bf00      	nop
 8012d16:	bf00      	nop
 8012d18:	e7fd      	b.n	8012d16 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d1c:	699a      	ldr	r2, [r3, #24]
 8012d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d20:	18d1      	adds	r1, r2, r3
 8012d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d28:	f7ff ff04 	bl	8012b34 <prvInsertTimerInActiveList>
					break;
 8012d2c:	e017      	b.n	8012d5e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012d34:	f003 0302 	and.w	r3, r3, #2
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d103      	bne.n	8012d44 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8012d3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d3e:	f000 fbeb 	bl	8013518 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012d42:	e00c      	b.n	8012d5e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012d4a:	f023 0301 	bic.w	r3, r3, #1
 8012d4e:	b2da      	uxtb	r2, r3
 8012d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012d56:	e002      	b.n	8012d5e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8012d58:	bf00      	nop
 8012d5a:	e000      	b.n	8012d5e <prvProcessReceivedCommands+0x1a6>
					break;
 8012d5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012d5e:	4b08      	ldr	r3, [pc, #32]	@ (8012d80 <prvProcessReceivedCommands+0x1c8>)
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	1d39      	adds	r1, r7, #4
 8012d64:	2200      	movs	r2, #0
 8012d66:	4618      	mov	r0, r3
 8012d68:	f7fe f844 	bl	8010df4 <xQueueReceive>
 8012d6c:	4603      	mov	r3, r0
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	f47f af26 	bne.w	8012bc0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012d74:	bf00      	nop
 8012d76:	bf00      	nop
 8012d78:	3730      	adds	r7, #48	@ 0x30
 8012d7a:	46bd      	mov	sp, r7
 8012d7c:	bd80      	pop	{r7, pc}
 8012d7e:	bf00      	nop
 8012d80:	24003abc 	.word	0x24003abc

08012d84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012d84:	b580      	push	{r7, lr}
 8012d86:	b088      	sub	sp, #32
 8012d88:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012d8a:	e049      	b.n	8012e20 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012d8c:	4b2e      	ldr	r3, [pc, #184]	@ (8012e48 <prvSwitchTimerLists+0xc4>)
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	68db      	ldr	r3, [r3, #12]
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d96:	4b2c      	ldr	r3, [pc, #176]	@ (8012e48 <prvSwitchTimerLists+0xc4>)
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	68db      	ldr	r3, [r3, #12]
 8012d9c:	68db      	ldr	r3, [r3, #12]
 8012d9e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	3304      	adds	r3, #4
 8012da4:	4618      	mov	r0, r3
 8012da6:	f7fd fc17 	bl	80105d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	6a1b      	ldr	r3, [r3, #32]
 8012dae:	68f8      	ldr	r0, [r7, #12]
 8012db0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012db8:	f003 0304 	and.w	r3, r3, #4
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d02f      	beq.n	8012e20 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012dc0:	68fb      	ldr	r3, [r7, #12]
 8012dc2:	699b      	ldr	r3, [r3, #24]
 8012dc4:	693a      	ldr	r2, [r7, #16]
 8012dc6:	4413      	add	r3, r2
 8012dc8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012dca:	68ba      	ldr	r2, [r7, #8]
 8012dcc:	693b      	ldr	r3, [r7, #16]
 8012dce:	429a      	cmp	r2, r3
 8012dd0:	d90e      	bls.n	8012df0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	68ba      	ldr	r2, [r7, #8]
 8012dd6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012dd8:	68fb      	ldr	r3, [r7, #12]
 8012dda:	68fa      	ldr	r2, [r7, #12]
 8012ddc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012dde:	4b1a      	ldr	r3, [pc, #104]	@ (8012e48 <prvSwitchTimerLists+0xc4>)
 8012de0:	681a      	ldr	r2, [r3, #0]
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	3304      	adds	r3, #4
 8012de6:	4619      	mov	r1, r3
 8012de8:	4610      	mov	r0, r2
 8012dea:	f7fd fbbc 	bl	8010566 <vListInsert>
 8012dee:	e017      	b.n	8012e20 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012df0:	2300      	movs	r3, #0
 8012df2:	9300      	str	r3, [sp, #0]
 8012df4:	2300      	movs	r3, #0
 8012df6:	693a      	ldr	r2, [r7, #16]
 8012df8:	2100      	movs	r1, #0
 8012dfa:	68f8      	ldr	r0, [r7, #12]
 8012dfc:	f7ff fd58 	bl	80128b0 <xTimerGenericCommand>
 8012e00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d10b      	bne.n	8012e20 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8012e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e0c:	f383 8811 	msr	BASEPRI, r3
 8012e10:	f3bf 8f6f 	isb	sy
 8012e14:	f3bf 8f4f 	dsb	sy
 8012e18:	603b      	str	r3, [r7, #0]
}
 8012e1a:	bf00      	nop
 8012e1c:	bf00      	nop
 8012e1e:	e7fd      	b.n	8012e1c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012e20:	4b09      	ldr	r3, [pc, #36]	@ (8012e48 <prvSwitchTimerLists+0xc4>)
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	681b      	ldr	r3, [r3, #0]
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d1b0      	bne.n	8012d8c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012e2a:	4b07      	ldr	r3, [pc, #28]	@ (8012e48 <prvSwitchTimerLists+0xc4>)
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012e30:	4b06      	ldr	r3, [pc, #24]	@ (8012e4c <prvSwitchTimerLists+0xc8>)
 8012e32:	681b      	ldr	r3, [r3, #0]
 8012e34:	4a04      	ldr	r2, [pc, #16]	@ (8012e48 <prvSwitchTimerLists+0xc4>)
 8012e36:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012e38:	4a04      	ldr	r2, [pc, #16]	@ (8012e4c <prvSwitchTimerLists+0xc8>)
 8012e3a:	697b      	ldr	r3, [r7, #20]
 8012e3c:	6013      	str	r3, [r2, #0]
}
 8012e3e:	bf00      	nop
 8012e40:	3718      	adds	r7, #24
 8012e42:	46bd      	mov	sp, r7
 8012e44:	bd80      	pop	{r7, pc}
 8012e46:	bf00      	nop
 8012e48:	24003ab4 	.word	0x24003ab4
 8012e4c:	24003ab8 	.word	0x24003ab8

08012e50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012e50:	b580      	push	{r7, lr}
 8012e52:	b082      	sub	sp, #8
 8012e54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012e56:	f000 f96f 	bl	8013138 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012e5a:	4b15      	ldr	r3, [pc, #84]	@ (8012eb0 <prvCheckForValidListAndQueue+0x60>)
 8012e5c:	681b      	ldr	r3, [r3, #0]
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d120      	bne.n	8012ea4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012e62:	4814      	ldr	r0, [pc, #80]	@ (8012eb4 <prvCheckForValidListAndQueue+0x64>)
 8012e64:	f7fd fb2e 	bl	80104c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012e68:	4813      	ldr	r0, [pc, #76]	@ (8012eb8 <prvCheckForValidListAndQueue+0x68>)
 8012e6a:	f7fd fb2b 	bl	80104c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012e6e:	4b13      	ldr	r3, [pc, #76]	@ (8012ebc <prvCheckForValidListAndQueue+0x6c>)
 8012e70:	4a10      	ldr	r2, [pc, #64]	@ (8012eb4 <prvCheckForValidListAndQueue+0x64>)
 8012e72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012e74:	4b12      	ldr	r3, [pc, #72]	@ (8012ec0 <prvCheckForValidListAndQueue+0x70>)
 8012e76:	4a10      	ldr	r2, [pc, #64]	@ (8012eb8 <prvCheckForValidListAndQueue+0x68>)
 8012e78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012e7a:	2300      	movs	r3, #0
 8012e7c:	9300      	str	r3, [sp, #0]
 8012e7e:	4b11      	ldr	r3, [pc, #68]	@ (8012ec4 <prvCheckForValidListAndQueue+0x74>)
 8012e80:	4a11      	ldr	r2, [pc, #68]	@ (8012ec8 <prvCheckForValidListAndQueue+0x78>)
 8012e82:	2110      	movs	r1, #16
 8012e84:	200a      	movs	r0, #10
 8012e86:	f7fd fc3b 	bl	8010700 <xQueueGenericCreateStatic>
 8012e8a:	4603      	mov	r3, r0
 8012e8c:	4a08      	ldr	r2, [pc, #32]	@ (8012eb0 <prvCheckForValidListAndQueue+0x60>)
 8012e8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012e90:	4b07      	ldr	r3, [pc, #28]	@ (8012eb0 <prvCheckForValidListAndQueue+0x60>)
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d005      	beq.n	8012ea4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012e98:	4b05      	ldr	r3, [pc, #20]	@ (8012eb0 <prvCheckForValidListAndQueue+0x60>)
 8012e9a:	681b      	ldr	r3, [r3, #0]
 8012e9c:	490b      	ldr	r1, [pc, #44]	@ (8012ecc <prvCheckForValidListAndQueue+0x7c>)
 8012e9e:	4618      	mov	r0, r3
 8012ea0:	f7fe fb68 	bl	8011574 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012ea4:	f000 f97a 	bl	801319c <vPortExitCritical>
}
 8012ea8:	bf00      	nop
 8012eaa:	46bd      	mov	sp, r7
 8012eac:	bd80      	pop	{r7, pc}
 8012eae:	bf00      	nop
 8012eb0:	24003abc 	.word	0x24003abc
 8012eb4:	24003a8c 	.word	0x24003a8c
 8012eb8:	24003aa0 	.word	0x24003aa0
 8012ebc:	24003ab4 	.word	0x24003ab4
 8012ec0:	24003ab8 	.word	0x24003ab8
 8012ec4:	24003b68 	.word	0x24003b68
 8012ec8:	24003ac8 	.word	0x24003ac8
 8012ecc:	08013a18 	.word	0x08013a18

08012ed0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012ed0:	b480      	push	{r7}
 8012ed2:	b085      	sub	sp, #20
 8012ed4:	af00      	add	r7, sp, #0
 8012ed6:	60f8      	str	r0, [r7, #12]
 8012ed8:	60b9      	str	r1, [r7, #8]
 8012eda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012edc:	68fb      	ldr	r3, [r7, #12]
 8012ede:	3b04      	subs	r3, #4
 8012ee0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012ee2:	68fb      	ldr	r3, [r7, #12]
 8012ee4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8012ee8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	3b04      	subs	r3, #4
 8012eee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012ef0:	68bb      	ldr	r3, [r7, #8]
 8012ef2:	f023 0201 	bic.w	r2, r3, #1
 8012ef6:	68fb      	ldr	r3, [r7, #12]
 8012ef8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012efa:	68fb      	ldr	r3, [r7, #12]
 8012efc:	3b04      	subs	r3, #4
 8012efe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012f00:	4a0c      	ldr	r2, [pc, #48]	@ (8012f34 <pxPortInitialiseStack+0x64>)
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	3b14      	subs	r3, #20
 8012f0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012f0c:	687a      	ldr	r2, [r7, #4]
 8012f0e:	68fb      	ldr	r3, [r7, #12]
 8012f10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012f12:	68fb      	ldr	r3, [r7, #12]
 8012f14:	3b04      	subs	r3, #4
 8012f16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012f18:	68fb      	ldr	r3, [r7, #12]
 8012f1a:	f06f 0202 	mvn.w	r2, #2
 8012f1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012f20:	68fb      	ldr	r3, [r7, #12]
 8012f22:	3b20      	subs	r3, #32
 8012f24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012f26:	68fb      	ldr	r3, [r7, #12]
}
 8012f28:	4618      	mov	r0, r3
 8012f2a:	3714      	adds	r7, #20
 8012f2c:	46bd      	mov	sp, r7
 8012f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f32:	4770      	bx	lr
 8012f34:	08012f39 	.word	0x08012f39

08012f38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012f38:	b480      	push	{r7}
 8012f3a:	b085      	sub	sp, #20
 8012f3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8012f3e:	2300      	movs	r3, #0
 8012f40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012f42:	4b13      	ldr	r3, [pc, #76]	@ (8012f90 <prvTaskExitError+0x58>)
 8012f44:	681b      	ldr	r3, [r3, #0]
 8012f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f4a:	d00b      	beq.n	8012f64 <prvTaskExitError+0x2c>
	__asm volatile
 8012f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f50:	f383 8811 	msr	BASEPRI, r3
 8012f54:	f3bf 8f6f 	isb	sy
 8012f58:	f3bf 8f4f 	dsb	sy
 8012f5c:	60fb      	str	r3, [r7, #12]
}
 8012f5e:	bf00      	nop
 8012f60:	bf00      	nop
 8012f62:	e7fd      	b.n	8012f60 <prvTaskExitError+0x28>
	__asm volatile
 8012f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f68:	f383 8811 	msr	BASEPRI, r3
 8012f6c:	f3bf 8f6f 	isb	sy
 8012f70:	f3bf 8f4f 	dsb	sy
 8012f74:	60bb      	str	r3, [r7, #8]
}
 8012f76:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012f78:	bf00      	nop
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	d0fc      	beq.n	8012f7a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012f80:	bf00      	nop
 8012f82:	bf00      	nop
 8012f84:	3714      	adds	r7, #20
 8012f86:	46bd      	mov	sp, r7
 8012f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f8c:	4770      	bx	lr
 8012f8e:	bf00      	nop
 8012f90:	24000020 	.word	0x24000020
	...

08012fa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012fa0:	4b07      	ldr	r3, [pc, #28]	@ (8012fc0 <pxCurrentTCBConst2>)
 8012fa2:	6819      	ldr	r1, [r3, #0]
 8012fa4:	6808      	ldr	r0, [r1, #0]
 8012fa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012faa:	f380 8809 	msr	PSP, r0
 8012fae:	f3bf 8f6f 	isb	sy
 8012fb2:	f04f 0000 	mov.w	r0, #0
 8012fb6:	f380 8811 	msr	BASEPRI, r0
 8012fba:	4770      	bx	lr
 8012fbc:	f3af 8000 	nop.w

08012fc0 <pxCurrentTCBConst2>:
 8012fc0:	2400358c 	.word	0x2400358c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012fc4:	bf00      	nop
 8012fc6:	bf00      	nop

08012fc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012fc8:	4808      	ldr	r0, [pc, #32]	@ (8012fec <prvPortStartFirstTask+0x24>)
 8012fca:	6800      	ldr	r0, [r0, #0]
 8012fcc:	6800      	ldr	r0, [r0, #0]
 8012fce:	f380 8808 	msr	MSP, r0
 8012fd2:	f04f 0000 	mov.w	r0, #0
 8012fd6:	f380 8814 	msr	CONTROL, r0
 8012fda:	b662      	cpsie	i
 8012fdc:	b661      	cpsie	f
 8012fde:	f3bf 8f4f 	dsb	sy
 8012fe2:	f3bf 8f6f 	isb	sy
 8012fe6:	df00      	svc	0
 8012fe8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8012fea:	bf00      	nop
 8012fec:	e000ed08 	.word	0xe000ed08

08012ff0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012ff0:	b580      	push	{r7, lr}
 8012ff2:	b086      	sub	sp, #24
 8012ff4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012ff6:	4b47      	ldr	r3, [pc, #284]	@ (8013114 <xPortStartScheduler+0x124>)
 8012ff8:	681b      	ldr	r3, [r3, #0]
 8012ffa:	4a47      	ldr	r2, [pc, #284]	@ (8013118 <xPortStartScheduler+0x128>)
 8012ffc:	4293      	cmp	r3, r2
 8012ffe:	d10b      	bne.n	8013018 <xPortStartScheduler+0x28>
	__asm volatile
 8013000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013004:	f383 8811 	msr	BASEPRI, r3
 8013008:	f3bf 8f6f 	isb	sy
 801300c:	f3bf 8f4f 	dsb	sy
 8013010:	60fb      	str	r3, [r7, #12]
}
 8013012:	bf00      	nop
 8013014:	bf00      	nop
 8013016:	e7fd      	b.n	8013014 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013018:	4b3e      	ldr	r3, [pc, #248]	@ (8013114 <xPortStartScheduler+0x124>)
 801301a:	681b      	ldr	r3, [r3, #0]
 801301c:	4a3f      	ldr	r2, [pc, #252]	@ (801311c <xPortStartScheduler+0x12c>)
 801301e:	4293      	cmp	r3, r2
 8013020:	d10b      	bne.n	801303a <xPortStartScheduler+0x4a>
	__asm volatile
 8013022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013026:	f383 8811 	msr	BASEPRI, r3
 801302a:	f3bf 8f6f 	isb	sy
 801302e:	f3bf 8f4f 	dsb	sy
 8013032:	613b      	str	r3, [r7, #16]
}
 8013034:	bf00      	nop
 8013036:	bf00      	nop
 8013038:	e7fd      	b.n	8013036 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801303a:	4b39      	ldr	r3, [pc, #228]	@ (8013120 <xPortStartScheduler+0x130>)
 801303c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801303e:	697b      	ldr	r3, [r7, #20]
 8013040:	781b      	ldrb	r3, [r3, #0]
 8013042:	b2db      	uxtb	r3, r3
 8013044:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013046:	697b      	ldr	r3, [r7, #20]
 8013048:	22ff      	movs	r2, #255	@ 0xff
 801304a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801304c:	697b      	ldr	r3, [r7, #20]
 801304e:	781b      	ldrb	r3, [r3, #0]
 8013050:	b2db      	uxtb	r3, r3
 8013052:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013054:	78fb      	ldrb	r3, [r7, #3]
 8013056:	b2db      	uxtb	r3, r3
 8013058:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801305c:	b2da      	uxtb	r2, r3
 801305e:	4b31      	ldr	r3, [pc, #196]	@ (8013124 <xPortStartScheduler+0x134>)
 8013060:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013062:	4b31      	ldr	r3, [pc, #196]	@ (8013128 <xPortStartScheduler+0x138>)
 8013064:	2207      	movs	r2, #7
 8013066:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013068:	e009      	b.n	801307e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801306a:	4b2f      	ldr	r3, [pc, #188]	@ (8013128 <xPortStartScheduler+0x138>)
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	3b01      	subs	r3, #1
 8013070:	4a2d      	ldr	r2, [pc, #180]	@ (8013128 <xPortStartScheduler+0x138>)
 8013072:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013074:	78fb      	ldrb	r3, [r7, #3]
 8013076:	b2db      	uxtb	r3, r3
 8013078:	005b      	lsls	r3, r3, #1
 801307a:	b2db      	uxtb	r3, r3
 801307c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801307e:	78fb      	ldrb	r3, [r7, #3]
 8013080:	b2db      	uxtb	r3, r3
 8013082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013086:	2b80      	cmp	r3, #128	@ 0x80
 8013088:	d0ef      	beq.n	801306a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801308a:	4b27      	ldr	r3, [pc, #156]	@ (8013128 <xPortStartScheduler+0x138>)
 801308c:	681b      	ldr	r3, [r3, #0]
 801308e:	f1c3 0307 	rsb	r3, r3, #7
 8013092:	2b04      	cmp	r3, #4
 8013094:	d00b      	beq.n	80130ae <xPortStartScheduler+0xbe>
	__asm volatile
 8013096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801309a:	f383 8811 	msr	BASEPRI, r3
 801309e:	f3bf 8f6f 	isb	sy
 80130a2:	f3bf 8f4f 	dsb	sy
 80130a6:	60bb      	str	r3, [r7, #8]
}
 80130a8:	bf00      	nop
 80130aa:	bf00      	nop
 80130ac:	e7fd      	b.n	80130aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80130ae:	4b1e      	ldr	r3, [pc, #120]	@ (8013128 <xPortStartScheduler+0x138>)
 80130b0:	681b      	ldr	r3, [r3, #0]
 80130b2:	021b      	lsls	r3, r3, #8
 80130b4:	4a1c      	ldr	r2, [pc, #112]	@ (8013128 <xPortStartScheduler+0x138>)
 80130b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80130b8:	4b1b      	ldr	r3, [pc, #108]	@ (8013128 <xPortStartScheduler+0x138>)
 80130ba:	681b      	ldr	r3, [r3, #0]
 80130bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80130c0:	4a19      	ldr	r2, [pc, #100]	@ (8013128 <xPortStartScheduler+0x138>)
 80130c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	b2da      	uxtb	r2, r3
 80130c8:	697b      	ldr	r3, [r7, #20]
 80130ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80130cc:	4b17      	ldr	r3, [pc, #92]	@ (801312c <xPortStartScheduler+0x13c>)
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	4a16      	ldr	r2, [pc, #88]	@ (801312c <xPortStartScheduler+0x13c>)
 80130d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80130d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80130d8:	4b14      	ldr	r3, [pc, #80]	@ (801312c <xPortStartScheduler+0x13c>)
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	4a13      	ldr	r2, [pc, #76]	@ (801312c <xPortStartScheduler+0x13c>)
 80130de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80130e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80130e4:	f000 f8da 	bl	801329c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80130e8:	4b11      	ldr	r3, [pc, #68]	@ (8013130 <xPortStartScheduler+0x140>)
 80130ea:	2200      	movs	r2, #0
 80130ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80130ee:	f000 f8f9 	bl	80132e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80130f2:	4b10      	ldr	r3, [pc, #64]	@ (8013134 <xPortStartScheduler+0x144>)
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	4a0f      	ldr	r2, [pc, #60]	@ (8013134 <xPortStartScheduler+0x144>)
 80130f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80130fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80130fe:	f7ff ff63 	bl	8012fc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013102:	f7fe ff2b 	bl	8011f5c <vTaskSwitchContext>
	prvTaskExitError();
 8013106:	f7ff ff17 	bl	8012f38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801310a:	2300      	movs	r3, #0
}
 801310c:	4618      	mov	r0, r3
 801310e:	3718      	adds	r7, #24
 8013110:	46bd      	mov	sp, r7
 8013112:	bd80      	pop	{r7, pc}
 8013114:	e000ed00 	.word	0xe000ed00
 8013118:	410fc271 	.word	0x410fc271
 801311c:	410fc270 	.word	0x410fc270
 8013120:	e000e400 	.word	0xe000e400
 8013124:	24003bb8 	.word	0x24003bb8
 8013128:	24003bbc 	.word	0x24003bbc
 801312c:	e000ed20 	.word	0xe000ed20
 8013130:	24000020 	.word	0x24000020
 8013134:	e000ef34 	.word	0xe000ef34

08013138 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013138:	b480      	push	{r7}
 801313a:	b083      	sub	sp, #12
 801313c:	af00      	add	r7, sp, #0
	__asm volatile
 801313e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013142:	f383 8811 	msr	BASEPRI, r3
 8013146:	f3bf 8f6f 	isb	sy
 801314a:	f3bf 8f4f 	dsb	sy
 801314e:	607b      	str	r3, [r7, #4]
}
 8013150:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013152:	4b10      	ldr	r3, [pc, #64]	@ (8013194 <vPortEnterCritical+0x5c>)
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	3301      	adds	r3, #1
 8013158:	4a0e      	ldr	r2, [pc, #56]	@ (8013194 <vPortEnterCritical+0x5c>)
 801315a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801315c:	4b0d      	ldr	r3, [pc, #52]	@ (8013194 <vPortEnterCritical+0x5c>)
 801315e:	681b      	ldr	r3, [r3, #0]
 8013160:	2b01      	cmp	r3, #1
 8013162:	d110      	bne.n	8013186 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013164:	4b0c      	ldr	r3, [pc, #48]	@ (8013198 <vPortEnterCritical+0x60>)
 8013166:	681b      	ldr	r3, [r3, #0]
 8013168:	b2db      	uxtb	r3, r3
 801316a:	2b00      	cmp	r3, #0
 801316c:	d00b      	beq.n	8013186 <vPortEnterCritical+0x4e>
	__asm volatile
 801316e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013172:	f383 8811 	msr	BASEPRI, r3
 8013176:	f3bf 8f6f 	isb	sy
 801317a:	f3bf 8f4f 	dsb	sy
 801317e:	603b      	str	r3, [r7, #0]
}
 8013180:	bf00      	nop
 8013182:	bf00      	nop
 8013184:	e7fd      	b.n	8013182 <vPortEnterCritical+0x4a>
	}
}
 8013186:	bf00      	nop
 8013188:	370c      	adds	r7, #12
 801318a:	46bd      	mov	sp, r7
 801318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013190:	4770      	bx	lr
 8013192:	bf00      	nop
 8013194:	24000020 	.word	0x24000020
 8013198:	e000ed04 	.word	0xe000ed04

0801319c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801319c:	b480      	push	{r7}
 801319e:	b083      	sub	sp, #12
 80131a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80131a2:	4b12      	ldr	r3, [pc, #72]	@ (80131ec <vPortExitCritical+0x50>)
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d10b      	bne.n	80131c2 <vPortExitCritical+0x26>
	__asm volatile
 80131aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131ae:	f383 8811 	msr	BASEPRI, r3
 80131b2:	f3bf 8f6f 	isb	sy
 80131b6:	f3bf 8f4f 	dsb	sy
 80131ba:	607b      	str	r3, [r7, #4]
}
 80131bc:	bf00      	nop
 80131be:	bf00      	nop
 80131c0:	e7fd      	b.n	80131be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80131c2:	4b0a      	ldr	r3, [pc, #40]	@ (80131ec <vPortExitCritical+0x50>)
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	3b01      	subs	r3, #1
 80131c8:	4a08      	ldr	r2, [pc, #32]	@ (80131ec <vPortExitCritical+0x50>)
 80131ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80131cc:	4b07      	ldr	r3, [pc, #28]	@ (80131ec <vPortExitCritical+0x50>)
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d105      	bne.n	80131e0 <vPortExitCritical+0x44>
 80131d4:	2300      	movs	r3, #0
 80131d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80131d8:	683b      	ldr	r3, [r7, #0]
 80131da:	f383 8811 	msr	BASEPRI, r3
}
 80131de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80131e0:	bf00      	nop
 80131e2:	370c      	adds	r7, #12
 80131e4:	46bd      	mov	sp, r7
 80131e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ea:	4770      	bx	lr
 80131ec:	24000020 	.word	0x24000020

080131f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80131f0:	f3ef 8009 	mrs	r0, PSP
 80131f4:	f3bf 8f6f 	isb	sy
 80131f8:	4b15      	ldr	r3, [pc, #84]	@ (8013250 <pxCurrentTCBConst>)
 80131fa:	681a      	ldr	r2, [r3, #0]
 80131fc:	f01e 0f10 	tst.w	lr, #16
 8013200:	bf08      	it	eq
 8013202:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013206:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801320a:	6010      	str	r0, [r2, #0]
 801320c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013210:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013214:	f380 8811 	msr	BASEPRI, r0
 8013218:	f3bf 8f4f 	dsb	sy
 801321c:	f3bf 8f6f 	isb	sy
 8013220:	f7fe fe9c 	bl	8011f5c <vTaskSwitchContext>
 8013224:	f04f 0000 	mov.w	r0, #0
 8013228:	f380 8811 	msr	BASEPRI, r0
 801322c:	bc09      	pop	{r0, r3}
 801322e:	6819      	ldr	r1, [r3, #0]
 8013230:	6808      	ldr	r0, [r1, #0]
 8013232:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013236:	f01e 0f10 	tst.w	lr, #16
 801323a:	bf08      	it	eq
 801323c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013240:	f380 8809 	msr	PSP, r0
 8013244:	f3bf 8f6f 	isb	sy
 8013248:	4770      	bx	lr
 801324a:	bf00      	nop
 801324c:	f3af 8000 	nop.w

08013250 <pxCurrentTCBConst>:
 8013250:	2400358c 	.word	0x2400358c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013254:	bf00      	nop
 8013256:	bf00      	nop

08013258 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013258:	b580      	push	{r7, lr}
 801325a:	b082      	sub	sp, #8
 801325c:	af00      	add	r7, sp, #0
	__asm volatile
 801325e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013262:	f383 8811 	msr	BASEPRI, r3
 8013266:	f3bf 8f6f 	isb	sy
 801326a:	f3bf 8f4f 	dsb	sy
 801326e:	607b      	str	r3, [r7, #4]
}
 8013270:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013272:	f7fe fdb9 	bl	8011de8 <xTaskIncrementTick>
 8013276:	4603      	mov	r3, r0
 8013278:	2b00      	cmp	r3, #0
 801327a:	d003      	beq.n	8013284 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801327c:	4b06      	ldr	r3, [pc, #24]	@ (8013298 <xPortSysTickHandler+0x40>)
 801327e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013282:	601a      	str	r2, [r3, #0]
 8013284:	2300      	movs	r3, #0
 8013286:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013288:	683b      	ldr	r3, [r7, #0]
 801328a:	f383 8811 	msr	BASEPRI, r3
}
 801328e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013290:	bf00      	nop
 8013292:	3708      	adds	r7, #8
 8013294:	46bd      	mov	sp, r7
 8013296:	bd80      	pop	{r7, pc}
 8013298:	e000ed04 	.word	0xe000ed04

0801329c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801329c:	b480      	push	{r7}
 801329e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80132a0:	4b0b      	ldr	r3, [pc, #44]	@ (80132d0 <vPortSetupTimerInterrupt+0x34>)
 80132a2:	2200      	movs	r2, #0
 80132a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80132a6:	4b0b      	ldr	r3, [pc, #44]	@ (80132d4 <vPortSetupTimerInterrupt+0x38>)
 80132a8:	2200      	movs	r2, #0
 80132aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80132ac:	4b0a      	ldr	r3, [pc, #40]	@ (80132d8 <vPortSetupTimerInterrupt+0x3c>)
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	4a0a      	ldr	r2, [pc, #40]	@ (80132dc <vPortSetupTimerInterrupt+0x40>)
 80132b2:	fba2 2303 	umull	r2, r3, r2, r3
 80132b6:	099b      	lsrs	r3, r3, #6
 80132b8:	4a09      	ldr	r2, [pc, #36]	@ (80132e0 <vPortSetupTimerInterrupt+0x44>)
 80132ba:	3b01      	subs	r3, #1
 80132bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80132be:	4b04      	ldr	r3, [pc, #16]	@ (80132d0 <vPortSetupTimerInterrupt+0x34>)
 80132c0:	2207      	movs	r2, #7
 80132c2:	601a      	str	r2, [r3, #0]
}
 80132c4:	bf00      	nop
 80132c6:	46bd      	mov	sp, r7
 80132c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132cc:	4770      	bx	lr
 80132ce:	bf00      	nop
 80132d0:	e000e010 	.word	0xe000e010
 80132d4:	e000e018 	.word	0xe000e018
 80132d8:	24000010 	.word	0x24000010
 80132dc:	10624dd3 	.word	0x10624dd3
 80132e0:	e000e014 	.word	0xe000e014

080132e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80132e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80132f4 <vPortEnableVFP+0x10>
 80132e8:	6801      	ldr	r1, [r0, #0]
 80132ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80132ee:	6001      	str	r1, [r0, #0]
 80132f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80132f2:	bf00      	nop
 80132f4:	e000ed88 	.word	0xe000ed88

080132f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80132f8:	b480      	push	{r7}
 80132fa:	b085      	sub	sp, #20
 80132fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80132fe:	f3ef 8305 	mrs	r3, IPSR
 8013302:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013304:	68fb      	ldr	r3, [r7, #12]
 8013306:	2b0f      	cmp	r3, #15
 8013308:	d915      	bls.n	8013336 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801330a:	4a18      	ldr	r2, [pc, #96]	@ (801336c <vPortValidateInterruptPriority+0x74>)
 801330c:	68fb      	ldr	r3, [r7, #12]
 801330e:	4413      	add	r3, r2
 8013310:	781b      	ldrb	r3, [r3, #0]
 8013312:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013314:	4b16      	ldr	r3, [pc, #88]	@ (8013370 <vPortValidateInterruptPriority+0x78>)
 8013316:	781b      	ldrb	r3, [r3, #0]
 8013318:	7afa      	ldrb	r2, [r7, #11]
 801331a:	429a      	cmp	r2, r3
 801331c:	d20b      	bcs.n	8013336 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801331e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013322:	f383 8811 	msr	BASEPRI, r3
 8013326:	f3bf 8f6f 	isb	sy
 801332a:	f3bf 8f4f 	dsb	sy
 801332e:	607b      	str	r3, [r7, #4]
}
 8013330:	bf00      	nop
 8013332:	bf00      	nop
 8013334:	e7fd      	b.n	8013332 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013336:	4b0f      	ldr	r3, [pc, #60]	@ (8013374 <vPortValidateInterruptPriority+0x7c>)
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801333e:	4b0e      	ldr	r3, [pc, #56]	@ (8013378 <vPortValidateInterruptPriority+0x80>)
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	429a      	cmp	r2, r3
 8013344:	d90b      	bls.n	801335e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801334a:	f383 8811 	msr	BASEPRI, r3
 801334e:	f3bf 8f6f 	isb	sy
 8013352:	f3bf 8f4f 	dsb	sy
 8013356:	603b      	str	r3, [r7, #0]
}
 8013358:	bf00      	nop
 801335a:	bf00      	nop
 801335c:	e7fd      	b.n	801335a <vPortValidateInterruptPriority+0x62>
	}
 801335e:	bf00      	nop
 8013360:	3714      	adds	r7, #20
 8013362:	46bd      	mov	sp, r7
 8013364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013368:	4770      	bx	lr
 801336a:	bf00      	nop
 801336c:	e000e3f0 	.word	0xe000e3f0
 8013370:	24003bb8 	.word	0x24003bb8
 8013374:	e000ed0c 	.word	0xe000ed0c
 8013378:	24003bbc 	.word	0x24003bbc

0801337c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801337c:	b580      	push	{r7, lr}
 801337e:	b08a      	sub	sp, #40	@ 0x28
 8013380:	af00      	add	r7, sp, #0
 8013382:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013384:	2300      	movs	r3, #0
 8013386:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013388:	f7fe fc60 	bl	8011c4c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801338c:	4b5c      	ldr	r3, [pc, #368]	@ (8013500 <pvPortMalloc+0x184>)
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	2b00      	cmp	r3, #0
 8013392:	d101      	bne.n	8013398 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013394:	f000 f924 	bl	80135e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013398:	4b5a      	ldr	r3, [pc, #360]	@ (8013504 <pvPortMalloc+0x188>)
 801339a:	681a      	ldr	r2, [r3, #0]
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	4013      	ands	r3, r2
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	f040 8095 	bne.w	80134d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d01e      	beq.n	80133ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80133ac:	2208      	movs	r2, #8
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	4413      	add	r3, r2
 80133b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	f003 0307 	and.w	r3, r3, #7
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d015      	beq.n	80133ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	f023 0307 	bic.w	r3, r3, #7
 80133c4:	3308      	adds	r3, #8
 80133c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	f003 0307 	and.w	r3, r3, #7
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d00b      	beq.n	80133ea <pvPortMalloc+0x6e>
	__asm volatile
 80133d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133d6:	f383 8811 	msr	BASEPRI, r3
 80133da:	f3bf 8f6f 	isb	sy
 80133de:	f3bf 8f4f 	dsb	sy
 80133e2:	617b      	str	r3, [r7, #20]
}
 80133e4:	bf00      	nop
 80133e6:	bf00      	nop
 80133e8:	e7fd      	b.n	80133e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d06f      	beq.n	80134d0 <pvPortMalloc+0x154>
 80133f0:	4b45      	ldr	r3, [pc, #276]	@ (8013508 <pvPortMalloc+0x18c>)
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	687a      	ldr	r2, [r7, #4]
 80133f6:	429a      	cmp	r2, r3
 80133f8:	d86a      	bhi.n	80134d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80133fa:	4b44      	ldr	r3, [pc, #272]	@ (801350c <pvPortMalloc+0x190>)
 80133fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80133fe:	4b43      	ldr	r3, [pc, #268]	@ (801350c <pvPortMalloc+0x190>)
 8013400:	681b      	ldr	r3, [r3, #0]
 8013402:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013404:	e004      	b.n	8013410 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013408:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013412:	685b      	ldr	r3, [r3, #4]
 8013414:	687a      	ldr	r2, [r7, #4]
 8013416:	429a      	cmp	r2, r3
 8013418:	d903      	bls.n	8013422 <pvPortMalloc+0xa6>
 801341a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801341c:	681b      	ldr	r3, [r3, #0]
 801341e:	2b00      	cmp	r3, #0
 8013420:	d1f1      	bne.n	8013406 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013422:	4b37      	ldr	r3, [pc, #220]	@ (8013500 <pvPortMalloc+0x184>)
 8013424:	681b      	ldr	r3, [r3, #0]
 8013426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013428:	429a      	cmp	r2, r3
 801342a:	d051      	beq.n	80134d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801342c:	6a3b      	ldr	r3, [r7, #32]
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	2208      	movs	r2, #8
 8013432:	4413      	add	r3, r2
 8013434:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013438:	681a      	ldr	r2, [r3, #0]
 801343a:	6a3b      	ldr	r3, [r7, #32]
 801343c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801343e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013440:	685a      	ldr	r2, [r3, #4]
 8013442:	687b      	ldr	r3, [r7, #4]
 8013444:	1ad2      	subs	r2, r2, r3
 8013446:	2308      	movs	r3, #8
 8013448:	005b      	lsls	r3, r3, #1
 801344a:	429a      	cmp	r2, r3
 801344c:	d920      	bls.n	8013490 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801344e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	4413      	add	r3, r2
 8013454:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013456:	69bb      	ldr	r3, [r7, #24]
 8013458:	f003 0307 	and.w	r3, r3, #7
 801345c:	2b00      	cmp	r3, #0
 801345e:	d00b      	beq.n	8013478 <pvPortMalloc+0xfc>
	__asm volatile
 8013460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013464:	f383 8811 	msr	BASEPRI, r3
 8013468:	f3bf 8f6f 	isb	sy
 801346c:	f3bf 8f4f 	dsb	sy
 8013470:	613b      	str	r3, [r7, #16]
}
 8013472:	bf00      	nop
 8013474:	bf00      	nop
 8013476:	e7fd      	b.n	8013474 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801347a:	685a      	ldr	r2, [r3, #4]
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	1ad2      	subs	r2, r2, r3
 8013480:	69bb      	ldr	r3, [r7, #24]
 8013482:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013486:	687a      	ldr	r2, [r7, #4]
 8013488:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801348a:	69b8      	ldr	r0, [r7, #24]
 801348c:	f000 f90a 	bl	80136a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013490:	4b1d      	ldr	r3, [pc, #116]	@ (8013508 <pvPortMalloc+0x18c>)
 8013492:	681a      	ldr	r2, [r3, #0]
 8013494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013496:	685b      	ldr	r3, [r3, #4]
 8013498:	1ad3      	subs	r3, r2, r3
 801349a:	4a1b      	ldr	r2, [pc, #108]	@ (8013508 <pvPortMalloc+0x18c>)
 801349c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801349e:	4b1a      	ldr	r3, [pc, #104]	@ (8013508 <pvPortMalloc+0x18c>)
 80134a0:	681a      	ldr	r2, [r3, #0]
 80134a2:	4b1b      	ldr	r3, [pc, #108]	@ (8013510 <pvPortMalloc+0x194>)
 80134a4:	681b      	ldr	r3, [r3, #0]
 80134a6:	429a      	cmp	r2, r3
 80134a8:	d203      	bcs.n	80134b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80134aa:	4b17      	ldr	r3, [pc, #92]	@ (8013508 <pvPortMalloc+0x18c>)
 80134ac:	681b      	ldr	r3, [r3, #0]
 80134ae:	4a18      	ldr	r2, [pc, #96]	@ (8013510 <pvPortMalloc+0x194>)
 80134b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80134b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134b4:	685a      	ldr	r2, [r3, #4]
 80134b6:	4b13      	ldr	r3, [pc, #76]	@ (8013504 <pvPortMalloc+0x188>)
 80134b8:	681b      	ldr	r3, [r3, #0]
 80134ba:	431a      	orrs	r2, r3
 80134bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80134c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134c2:	2200      	movs	r2, #0
 80134c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80134c6:	4b13      	ldr	r3, [pc, #76]	@ (8013514 <pvPortMalloc+0x198>)
 80134c8:	681b      	ldr	r3, [r3, #0]
 80134ca:	3301      	adds	r3, #1
 80134cc:	4a11      	ldr	r2, [pc, #68]	@ (8013514 <pvPortMalloc+0x198>)
 80134ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80134d0:	f7fe fbca 	bl	8011c68 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80134d4:	69fb      	ldr	r3, [r7, #28]
 80134d6:	f003 0307 	and.w	r3, r3, #7
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d00b      	beq.n	80134f6 <pvPortMalloc+0x17a>
	__asm volatile
 80134de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134e2:	f383 8811 	msr	BASEPRI, r3
 80134e6:	f3bf 8f6f 	isb	sy
 80134ea:	f3bf 8f4f 	dsb	sy
 80134ee:	60fb      	str	r3, [r7, #12]
}
 80134f0:	bf00      	nop
 80134f2:	bf00      	nop
 80134f4:	e7fd      	b.n	80134f2 <pvPortMalloc+0x176>
	return pvReturn;
 80134f6:	69fb      	ldr	r3, [r7, #28]
}
 80134f8:	4618      	mov	r0, r3
 80134fa:	3728      	adds	r7, #40	@ 0x28
 80134fc:	46bd      	mov	sp, r7
 80134fe:	bd80      	pop	{r7, pc}
 8013500:	240077c8 	.word	0x240077c8
 8013504:	240077dc 	.word	0x240077dc
 8013508:	240077cc 	.word	0x240077cc
 801350c:	240077c0 	.word	0x240077c0
 8013510:	240077d0 	.word	0x240077d0
 8013514:	240077d4 	.word	0x240077d4

08013518 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013518:	b580      	push	{r7, lr}
 801351a:	b086      	sub	sp, #24
 801351c:	af00      	add	r7, sp, #0
 801351e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	2b00      	cmp	r3, #0
 8013528:	d04f      	beq.n	80135ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801352a:	2308      	movs	r3, #8
 801352c:	425b      	negs	r3, r3
 801352e:	697a      	ldr	r2, [r7, #20]
 8013530:	4413      	add	r3, r2
 8013532:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013534:	697b      	ldr	r3, [r7, #20]
 8013536:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013538:	693b      	ldr	r3, [r7, #16]
 801353a:	685a      	ldr	r2, [r3, #4]
 801353c:	4b25      	ldr	r3, [pc, #148]	@ (80135d4 <vPortFree+0xbc>)
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	4013      	ands	r3, r2
 8013542:	2b00      	cmp	r3, #0
 8013544:	d10b      	bne.n	801355e <vPortFree+0x46>
	__asm volatile
 8013546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801354a:	f383 8811 	msr	BASEPRI, r3
 801354e:	f3bf 8f6f 	isb	sy
 8013552:	f3bf 8f4f 	dsb	sy
 8013556:	60fb      	str	r3, [r7, #12]
}
 8013558:	bf00      	nop
 801355a:	bf00      	nop
 801355c:	e7fd      	b.n	801355a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801355e:	693b      	ldr	r3, [r7, #16]
 8013560:	681b      	ldr	r3, [r3, #0]
 8013562:	2b00      	cmp	r3, #0
 8013564:	d00b      	beq.n	801357e <vPortFree+0x66>
	__asm volatile
 8013566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801356a:	f383 8811 	msr	BASEPRI, r3
 801356e:	f3bf 8f6f 	isb	sy
 8013572:	f3bf 8f4f 	dsb	sy
 8013576:	60bb      	str	r3, [r7, #8]
}
 8013578:	bf00      	nop
 801357a:	bf00      	nop
 801357c:	e7fd      	b.n	801357a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801357e:	693b      	ldr	r3, [r7, #16]
 8013580:	685a      	ldr	r2, [r3, #4]
 8013582:	4b14      	ldr	r3, [pc, #80]	@ (80135d4 <vPortFree+0xbc>)
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	4013      	ands	r3, r2
 8013588:	2b00      	cmp	r3, #0
 801358a:	d01e      	beq.n	80135ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801358c:	693b      	ldr	r3, [r7, #16]
 801358e:	681b      	ldr	r3, [r3, #0]
 8013590:	2b00      	cmp	r3, #0
 8013592:	d11a      	bne.n	80135ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013594:	693b      	ldr	r3, [r7, #16]
 8013596:	685a      	ldr	r2, [r3, #4]
 8013598:	4b0e      	ldr	r3, [pc, #56]	@ (80135d4 <vPortFree+0xbc>)
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	43db      	mvns	r3, r3
 801359e:	401a      	ands	r2, r3
 80135a0:	693b      	ldr	r3, [r7, #16]
 80135a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80135a4:	f7fe fb52 	bl	8011c4c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80135a8:	693b      	ldr	r3, [r7, #16]
 80135aa:	685a      	ldr	r2, [r3, #4]
 80135ac:	4b0a      	ldr	r3, [pc, #40]	@ (80135d8 <vPortFree+0xc0>)
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	4413      	add	r3, r2
 80135b2:	4a09      	ldr	r2, [pc, #36]	@ (80135d8 <vPortFree+0xc0>)
 80135b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80135b6:	6938      	ldr	r0, [r7, #16]
 80135b8:	f000 f874 	bl	80136a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80135bc:	4b07      	ldr	r3, [pc, #28]	@ (80135dc <vPortFree+0xc4>)
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	3301      	adds	r3, #1
 80135c2:	4a06      	ldr	r2, [pc, #24]	@ (80135dc <vPortFree+0xc4>)
 80135c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80135c6:	f7fe fb4f 	bl	8011c68 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80135ca:	bf00      	nop
 80135cc:	3718      	adds	r7, #24
 80135ce:	46bd      	mov	sp, r7
 80135d0:	bd80      	pop	{r7, pc}
 80135d2:	bf00      	nop
 80135d4:	240077dc 	.word	0x240077dc
 80135d8:	240077cc 	.word	0x240077cc
 80135dc:	240077d8 	.word	0x240077d8

080135e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80135e0:	b480      	push	{r7}
 80135e2:	b085      	sub	sp, #20
 80135e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80135e6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80135ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80135ec:	4b27      	ldr	r3, [pc, #156]	@ (801368c <prvHeapInit+0xac>)
 80135ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	f003 0307 	and.w	r3, r3, #7
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	d00c      	beq.n	8013614 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80135fa:	68fb      	ldr	r3, [r7, #12]
 80135fc:	3307      	adds	r3, #7
 80135fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013600:	68fb      	ldr	r3, [r7, #12]
 8013602:	f023 0307 	bic.w	r3, r3, #7
 8013606:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013608:	68ba      	ldr	r2, [r7, #8]
 801360a:	68fb      	ldr	r3, [r7, #12]
 801360c:	1ad3      	subs	r3, r2, r3
 801360e:	4a1f      	ldr	r2, [pc, #124]	@ (801368c <prvHeapInit+0xac>)
 8013610:	4413      	add	r3, r2
 8013612:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013618:	4a1d      	ldr	r2, [pc, #116]	@ (8013690 <prvHeapInit+0xb0>)
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801361e:	4b1c      	ldr	r3, [pc, #112]	@ (8013690 <prvHeapInit+0xb0>)
 8013620:	2200      	movs	r2, #0
 8013622:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	68ba      	ldr	r2, [r7, #8]
 8013628:	4413      	add	r3, r2
 801362a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801362c:	2208      	movs	r2, #8
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	1a9b      	subs	r3, r3, r2
 8013632:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013634:	68fb      	ldr	r3, [r7, #12]
 8013636:	f023 0307 	bic.w	r3, r3, #7
 801363a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801363c:	68fb      	ldr	r3, [r7, #12]
 801363e:	4a15      	ldr	r2, [pc, #84]	@ (8013694 <prvHeapInit+0xb4>)
 8013640:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013642:	4b14      	ldr	r3, [pc, #80]	@ (8013694 <prvHeapInit+0xb4>)
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	2200      	movs	r2, #0
 8013648:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801364a:	4b12      	ldr	r3, [pc, #72]	@ (8013694 <prvHeapInit+0xb4>)
 801364c:	681b      	ldr	r3, [r3, #0]
 801364e:	2200      	movs	r2, #0
 8013650:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013656:	683b      	ldr	r3, [r7, #0]
 8013658:	68fa      	ldr	r2, [r7, #12]
 801365a:	1ad2      	subs	r2, r2, r3
 801365c:	683b      	ldr	r3, [r7, #0]
 801365e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013660:	4b0c      	ldr	r3, [pc, #48]	@ (8013694 <prvHeapInit+0xb4>)
 8013662:	681a      	ldr	r2, [r3, #0]
 8013664:	683b      	ldr	r3, [r7, #0]
 8013666:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013668:	683b      	ldr	r3, [r7, #0]
 801366a:	685b      	ldr	r3, [r3, #4]
 801366c:	4a0a      	ldr	r2, [pc, #40]	@ (8013698 <prvHeapInit+0xb8>)
 801366e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013670:	683b      	ldr	r3, [r7, #0]
 8013672:	685b      	ldr	r3, [r3, #4]
 8013674:	4a09      	ldr	r2, [pc, #36]	@ (801369c <prvHeapInit+0xbc>)
 8013676:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013678:	4b09      	ldr	r3, [pc, #36]	@ (80136a0 <prvHeapInit+0xc0>)
 801367a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801367e:	601a      	str	r2, [r3, #0]
}
 8013680:	bf00      	nop
 8013682:	3714      	adds	r7, #20
 8013684:	46bd      	mov	sp, r7
 8013686:	f85d 7b04 	ldr.w	r7, [sp], #4
 801368a:	4770      	bx	lr
 801368c:	24003bc0 	.word	0x24003bc0
 8013690:	240077c0 	.word	0x240077c0
 8013694:	240077c8 	.word	0x240077c8
 8013698:	240077d0 	.word	0x240077d0
 801369c:	240077cc 	.word	0x240077cc
 80136a0:	240077dc 	.word	0x240077dc

080136a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80136a4:	b480      	push	{r7}
 80136a6:	b085      	sub	sp, #20
 80136a8:	af00      	add	r7, sp, #0
 80136aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80136ac:	4b28      	ldr	r3, [pc, #160]	@ (8013750 <prvInsertBlockIntoFreeList+0xac>)
 80136ae:	60fb      	str	r3, [r7, #12]
 80136b0:	e002      	b.n	80136b8 <prvInsertBlockIntoFreeList+0x14>
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	681b      	ldr	r3, [r3, #0]
 80136b6:	60fb      	str	r3, [r7, #12]
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	681b      	ldr	r3, [r3, #0]
 80136bc:	687a      	ldr	r2, [r7, #4]
 80136be:	429a      	cmp	r2, r3
 80136c0:	d8f7      	bhi.n	80136b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	685b      	ldr	r3, [r3, #4]
 80136ca:	68ba      	ldr	r2, [r7, #8]
 80136cc:	4413      	add	r3, r2
 80136ce:	687a      	ldr	r2, [r7, #4]
 80136d0:	429a      	cmp	r2, r3
 80136d2:	d108      	bne.n	80136e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	685a      	ldr	r2, [r3, #4]
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	685b      	ldr	r3, [r3, #4]
 80136dc:	441a      	add	r2, r3
 80136de:	68fb      	ldr	r3, [r7, #12]
 80136e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	685b      	ldr	r3, [r3, #4]
 80136ee:	68ba      	ldr	r2, [r7, #8]
 80136f0:	441a      	add	r2, r3
 80136f2:	68fb      	ldr	r3, [r7, #12]
 80136f4:	681b      	ldr	r3, [r3, #0]
 80136f6:	429a      	cmp	r2, r3
 80136f8:	d118      	bne.n	801372c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80136fa:	68fb      	ldr	r3, [r7, #12]
 80136fc:	681a      	ldr	r2, [r3, #0]
 80136fe:	4b15      	ldr	r3, [pc, #84]	@ (8013754 <prvInsertBlockIntoFreeList+0xb0>)
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	429a      	cmp	r2, r3
 8013704:	d00d      	beq.n	8013722 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	685a      	ldr	r2, [r3, #4]
 801370a:	68fb      	ldr	r3, [r7, #12]
 801370c:	681b      	ldr	r3, [r3, #0]
 801370e:	685b      	ldr	r3, [r3, #4]
 8013710:	441a      	add	r2, r3
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013716:	68fb      	ldr	r3, [r7, #12]
 8013718:	681b      	ldr	r3, [r3, #0]
 801371a:	681a      	ldr	r2, [r3, #0]
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	601a      	str	r2, [r3, #0]
 8013720:	e008      	b.n	8013734 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013722:	4b0c      	ldr	r3, [pc, #48]	@ (8013754 <prvInsertBlockIntoFreeList+0xb0>)
 8013724:	681a      	ldr	r2, [r3, #0]
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	601a      	str	r2, [r3, #0]
 801372a:	e003      	b.n	8013734 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	681a      	ldr	r2, [r3, #0]
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013734:	68fa      	ldr	r2, [r7, #12]
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	429a      	cmp	r2, r3
 801373a:	d002      	beq.n	8013742 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801373c:	68fb      	ldr	r3, [r7, #12]
 801373e:	687a      	ldr	r2, [r7, #4]
 8013740:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013742:	bf00      	nop
 8013744:	3714      	adds	r7, #20
 8013746:	46bd      	mov	sp, r7
 8013748:	f85d 7b04 	ldr.w	r7, [sp], #4
 801374c:	4770      	bx	lr
 801374e:	bf00      	nop
 8013750:	240077c0 	.word	0x240077c0
 8013754:	240077c8 	.word	0x240077c8

08013758 <memset>:
 8013758:	4402      	add	r2, r0
 801375a:	4603      	mov	r3, r0
 801375c:	4293      	cmp	r3, r2
 801375e:	d100      	bne.n	8013762 <memset+0xa>
 8013760:	4770      	bx	lr
 8013762:	f803 1b01 	strb.w	r1, [r3], #1
 8013766:	e7f9      	b.n	801375c <memset+0x4>

08013768 <_reclaim_reent>:
 8013768:	4b2d      	ldr	r3, [pc, #180]	@ (8013820 <_reclaim_reent+0xb8>)
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	4283      	cmp	r3, r0
 801376e:	b570      	push	{r4, r5, r6, lr}
 8013770:	4604      	mov	r4, r0
 8013772:	d053      	beq.n	801381c <_reclaim_reent+0xb4>
 8013774:	69c3      	ldr	r3, [r0, #28]
 8013776:	b31b      	cbz	r3, 80137c0 <_reclaim_reent+0x58>
 8013778:	68db      	ldr	r3, [r3, #12]
 801377a:	b163      	cbz	r3, 8013796 <_reclaim_reent+0x2e>
 801377c:	2500      	movs	r5, #0
 801377e:	69e3      	ldr	r3, [r4, #28]
 8013780:	68db      	ldr	r3, [r3, #12]
 8013782:	5959      	ldr	r1, [r3, r5]
 8013784:	b9b1      	cbnz	r1, 80137b4 <_reclaim_reent+0x4c>
 8013786:	3504      	adds	r5, #4
 8013788:	2d80      	cmp	r5, #128	@ 0x80
 801378a:	d1f8      	bne.n	801377e <_reclaim_reent+0x16>
 801378c:	69e3      	ldr	r3, [r4, #28]
 801378e:	4620      	mov	r0, r4
 8013790:	68d9      	ldr	r1, [r3, #12]
 8013792:	f000 f87b 	bl	801388c <_free_r>
 8013796:	69e3      	ldr	r3, [r4, #28]
 8013798:	6819      	ldr	r1, [r3, #0]
 801379a:	b111      	cbz	r1, 80137a2 <_reclaim_reent+0x3a>
 801379c:	4620      	mov	r0, r4
 801379e:	f000 f875 	bl	801388c <_free_r>
 80137a2:	69e3      	ldr	r3, [r4, #28]
 80137a4:	689d      	ldr	r5, [r3, #8]
 80137a6:	b15d      	cbz	r5, 80137c0 <_reclaim_reent+0x58>
 80137a8:	4629      	mov	r1, r5
 80137aa:	4620      	mov	r0, r4
 80137ac:	682d      	ldr	r5, [r5, #0]
 80137ae:	f000 f86d 	bl	801388c <_free_r>
 80137b2:	e7f8      	b.n	80137a6 <_reclaim_reent+0x3e>
 80137b4:	680e      	ldr	r6, [r1, #0]
 80137b6:	4620      	mov	r0, r4
 80137b8:	f000 f868 	bl	801388c <_free_r>
 80137bc:	4631      	mov	r1, r6
 80137be:	e7e1      	b.n	8013784 <_reclaim_reent+0x1c>
 80137c0:	6961      	ldr	r1, [r4, #20]
 80137c2:	b111      	cbz	r1, 80137ca <_reclaim_reent+0x62>
 80137c4:	4620      	mov	r0, r4
 80137c6:	f000 f861 	bl	801388c <_free_r>
 80137ca:	69e1      	ldr	r1, [r4, #28]
 80137cc:	b111      	cbz	r1, 80137d4 <_reclaim_reent+0x6c>
 80137ce:	4620      	mov	r0, r4
 80137d0:	f000 f85c 	bl	801388c <_free_r>
 80137d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80137d6:	b111      	cbz	r1, 80137de <_reclaim_reent+0x76>
 80137d8:	4620      	mov	r0, r4
 80137da:	f000 f857 	bl	801388c <_free_r>
 80137de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80137e0:	b111      	cbz	r1, 80137e8 <_reclaim_reent+0x80>
 80137e2:	4620      	mov	r0, r4
 80137e4:	f000 f852 	bl	801388c <_free_r>
 80137e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80137ea:	b111      	cbz	r1, 80137f2 <_reclaim_reent+0x8a>
 80137ec:	4620      	mov	r0, r4
 80137ee:	f000 f84d 	bl	801388c <_free_r>
 80137f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80137f4:	b111      	cbz	r1, 80137fc <_reclaim_reent+0x94>
 80137f6:	4620      	mov	r0, r4
 80137f8:	f000 f848 	bl	801388c <_free_r>
 80137fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80137fe:	b111      	cbz	r1, 8013806 <_reclaim_reent+0x9e>
 8013800:	4620      	mov	r0, r4
 8013802:	f000 f843 	bl	801388c <_free_r>
 8013806:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8013808:	b111      	cbz	r1, 8013810 <_reclaim_reent+0xa8>
 801380a:	4620      	mov	r0, r4
 801380c:	f000 f83e 	bl	801388c <_free_r>
 8013810:	6a23      	ldr	r3, [r4, #32]
 8013812:	b11b      	cbz	r3, 801381c <_reclaim_reent+0xb4>
 8013814:	4620      	mov	r0, r4
 8013816:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801381a:	4718      	bx	r3
 801381c:	bd70      	pop	{r4, r5, r6, pc}
 801381e:	bf00      	nop
 8013820:	24000024 	.word	0x24000024

08013824 <__libc_init_array>:
 8013824:	b570      	push	{r4, r5, r6, lr}
 8013826:	4d0d      	ldr	r5, [pc, #52]	@ (801385c <__libc_init_array+0x38>)
 8013828:	4c0d      	ldr	r4, [pc, #52]	@ (8013860 <__libc_init_array+0x3c>)
 801382a:	1b64      	subs	r4, r4, r5
 801382c:	10a4      	asrs	r4, r4, #2
 801382e:	2600      	movs	r6, #0
 8013830:	42a6      	cmp	r6, r4
 8013832:	d109      	bne.n	8013848 <__libc_init_array+0x24>
 8013834:	4d0b      	ldr	r5, [pc, #44]	@ (8013864 <__libc_init_array+0x40>)
 8013836:	4c0c      	ldr	r4, [pc, #48]	@ (8013868 <__libc_init_array+0x44>)
 8013838:	f000 f87e 	bl	8013938 <_init>
 801383c:	1b64      	subs	r4, r4, r5
 801383e:	10a4      	asrs	r4, r4, #2
 8013840:	2600      	movs	r6, #0
 8013842:	42a6      	cmp	r6, r4
 8013844:	d105      	bne.n	8013852 <__libc_init_array+0x2e>
 8013846:	bd70      	pop	{r4, r5, r6, pc}
 8013848:	f855 3b04 	ldr.w	r3, [r5], #4
 801384c:	4798      	blx	r3
 801384e:	3601      	adds	r6, #1
 8013850:	e7ee      	b.n	8013830 <__libc_init_array+0xc>
 8013852:	f855 3b04 	ldr.w	r3, [r5], #4
 8013856:	4798      	blx	r3
 8013858:	3601      	adds	r6, #1
 801385a:	e7f2      	b.n	8013842 <__libc_init_array+0x1e>
 801385c:	08013f0c 	.word	0x08013f0c
 8013860:	08013f0c 	.word	0x08013f0c
 8013864:	08013f0c 	.word	0x08013f0c
 8013868:	08013f10 	.word	0x08013f10

0801386c <__retarget_lock_acquire_recursive>:
 801386c:	4770      	bx	lr

0801386e <__retarget_lock_release_recursive>:
 801386e:	4770      	bx	lr

08013870 <memcpy>:
 8013870:	440a      	add	r2, r1
 8013872:	4291      	cmp	r1, r2
 8013874:	f100 33ff 	add.w	r3, r0, #4294967295
 8013878:	d100      	bne.n	801387c <memcpy+0xc>
 801387a:	4770      	bx	lr
 801387c:	b510      	push	{r4, lr}
 801387e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013882:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013886:	4291      	cmp	r1, r2
 8013888:	d1f9      	bne.n	801387e <memcpy+0xe>
 801388a:	bd10      	pop	{r4, pc}

0801388c <_free_r>:
 801388c:	b538      	push	{r3, r4, r5, lr}
 801388e:	4605      	mov	r5, r0
 8013890:	2900      	cmp	r1, #0
 8013892:	d041      	beq.n	8013918 <_free_r+0x8c>
 8013894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013898:	1f0c      	subs	r4, r1, #4
 801389a:	2b00      	cmp	r3, #0
 801389c:	bfb8      	it	lt
 801389e:	18e4      	addlt	r4, r4, r3
 80138a0:	f000 f83e 	bl	8013920 <__malloc_lock>
 80138a4:	4a1d      	ldr	r2, [pc, #116]	@ (801391c <_free_r+0x90>)
 80138a6:	6813      	ldr	r3, [r2, #0]
 80138a8:	b933      	cbnz	r3, 80138b8 <_free_r+0x2c>
 80138aa:	6063      	str	r3, [r4, #4]
 80138ac:	6014      	str	r4, [r2, #0]
 80138ae:	4628      	mov	r0, r5
 80138b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80138b4:	f000 b83a 	b.w	801392c <__malloc_unlock>
 80138b8:	42a3      	cmp	r3, r4
 80138ba:	d908      	bls.n	80138ce <_free_r+0x42>
 80138bc:	6820      	ldr	r0, [r4, #0]
 80138be:	1821      	adds	r1, r4, r0
 80138c0:	428b      	cmp	r3, r1
 80138c2:	bf01      	itttt	eq
 80138c4:	6819      	ldreq	r1, [r3, #0]
 80138c6:	685b      	ldreq	r3, [r3, #4]
 80138c8:	1809      	addeq	r1, r1, r0
 80138ca:	6021      	streq	r1, [r4, #0]
 80138cc:	e7ed      	b.n	80138aa <_free_r+0x1e>
 80138ce:	461a      	mov	r2, r3
 80138d0:	685b      	ldr	r3, [r3, #4]
 80138d2:	b10b      	cbz	r3, 80138d8 <_free_r+0x4c>
 80138d4:	42a3      	cmp	r3, r4
 80138d6:	d9fa      	bls.n	80138ce <_free_r+0x42>
 80138d8:	6811      	ldr	r1, [r2, #0]
 80138da:	1850      	adds	r0, r2, r1
 80138dc:	42a0      	cmp	r0, r4
 80138de:	d10b      	bne.n	80138f8 <_free_r+0x6c>
 80138e0:	6820      	ldr	r0, [r4, #0]
 80138e2:	4401      	add	r1, r0
 80138e4:	1850      	adds	r0, r2, r1
 80138e6:	4283      	cmp	r3, r0
 80138e8:	6011      	str	r1, [r2, #0]
 80138ea:	d1e0      	bne.n	80138ae <_free_r+0x22>
 80138ec:	6818      	ldr	r0, [r3, #0]
 80138ee:	685b      	ldr	r3, [r3, #4]
 80138f0:	6053      	str	r3, [r2, #4]
 80138f2:	4408      	add	r0, r1
 80138f4:	6010      	str	r0, [r2, #0]
 80138f6:	e7da      	b.n	80138ae <_free_r+0x22>
 80138f8:	d902      	bls.n	8013900 <_free_r+0x74>
 80138fa:	230c      	movs	r3, #12
 80138fc:	602b      	str	r3, [r5, #0]
 80138fe:	e7d6      	b.n	80138ae <_free_r+0x22>
 8013900:	6820      	ldr	r0, [r4, #0]
 8013902:	1821      	adds	r1, r4, r0
 8013904:	428b      	cmp	r3, r1
 8013906:	bf04      	itt	eq
 8013908:	6819      	ldreq	r1, [r3, #0]
 801390a:	685b      	ldreq	r3, [r3, #4]
 801390c:	6063      	str	r3, [r4, #4]
 801390e:	bf04      	itt	eq
 8013910:	1809      	addeq	r1, r1, r0
 8013912:	6021      	streq	r1, [r4, #0]
 8013914:	6054      	str	r4, [r2, #4]
 8013916:	e7ca      	b.n	80138ae <_free_r+0x22>
 8013918:	bd38      	pop	{r3, r4, r5, pc}
 801391a:	bf00      	nop
 801391c:	2400791c 	.word	0x2400791c

08013920 <__malloc_lock>:
 8013920:	4801      	ldr	r0, [pc, #4]	@ (8013928 <__malloc_lock+0x8>)
 8013922:	f7ff bfa3 	b.w	801386c <__retarget_lock_acquire_recursive>
 8013926:	bf00      	nop
 8013928:	24007918 	.word	0x24007918

0801392c <__malloc_unlock>:
 801392c:	4801      	ldr	r0, [pc, #4]	@ (8013934 <__malloc_unlock+0x8>)
 801392e:	f7ff bf9e 	b.w	801386e <__retarget_lock_release_recursive>
 8013932:	bf00      	nop
 8013934:	24007918 	.word	0x24007918

08013938 <_init>:
 8013938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801393a:	bf00      	nop
 801393c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801393e:	bc08      	pop	{r3}
 8013940:	469e      	mov	lr, r3
 8013942:	4770      	bx	lr

08013944 <_fini>:
 8013944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013946:	bf00      	nop
 8013948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801394a:	bc08      	pop	{r3}
 801394c:	469e      	mov	lr, r3
 801394e:	4770      	bx	lr
