<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Main_processing_system7_0_0_synth_1" LaunchDir="D:/Repositories/FPGA/Xilinx/Vivado/SevenSegmentsTest/SevenSegmentsTest.runs/Main_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Main_rst_ps7_0_50M_0_synth_1" LaunchDir="D:/Repositories/FPGA/Xilinx/Vivado/SevenSegmentsTest/SevenSegmentsTest.runs/Main_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Main_auto_pc_0_synth_1" LaunchDir="D:/Repositories/FPGA/Xilinx/Vivado/SevenSegmentsTest/SevenSegmentsTest.runs/Main_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Main_axi_gpio_0_0_synth_1" LaunchDir="D:/Repositories/FPGA/Xilinx/Vivado/SevenSegmentsTest/SevenSegmentsTest.runs/Main_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/Repositories/FPGA/Xilinx/Vivado/SevenSegmentsTest/SevenSegmentsTest.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Main_processing_system7_0_0_synth_1"/>
		<Parent Id="Main_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="Main_auto_pc_0_synth_1"/>
		<Parent Id="Main_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/Repositories/FPGA/Xilinx/Vivado/SevenSegmentsTest/SevenSegmentsTest.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="Main_processing_system7_0_0_synth_1"/>
		<Parent Id="Main_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="Main_auto_pc_0_synth_1"/>
		<Parent Id="Main_axi_gpio_0_0_synth_1"/>
	</Run>
</Runs>

