Running: /home/lhebendanz/Projects/hwsec2/xilinx_install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/lhebendanz/Projects/hwsec2/hwsec/top_test_isim_beh.exe -prj /home/lhebendanz/Projects/hwsec2/hwsec/top_test_beh.prj work.top_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/lhebendanz/Projects/hwsec2/hwsec/uart_tx_sol.v" into library work
Analyzing Verilog file "/home/lhebendanz/Projects/hwsec2/hwsec/uart_rx_sol.v" into library work
Analyzing Verilog file "/home/lhebendanz/Projects/hwsec2/hwsec/top.v" into library work
Analyzing Verilog file "/home/lhebendanz/Projects/hwsec2/hwsec/top_test.v" into library work
WARNING:HDLCompiler:35 - "/home/lhebendanz/Projects/hwsec2/hwsec/top_test.v" Line 42: <rst> is already implicitly declared earlier.
Analyzing Verilog file "/home/lhebendanz/Projects/hwsec2/xilinx_install/14.7/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/lhebendanz/Projects/hwsec2/hwsec/top_test.v" Line 17: Port A1 is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 82816 KB
Fuse CPU Usage: 510 ms
Compiling module uart_rx_sol
Compiling module uart_tx_sol
Compiling module top
Compiling module top_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/lhebendanz/Projects/hwsec2/hwsec/top_test_isim_beh.exe
Fuse Memory Usage: 1167492 KB
Fuse CPU Usage: 540 ms
GCC CPU Usage: 830 ms
