// Seed: 1954889185
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    output uwire id_5
);
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output tri0 id_2,
    output uwire id_3
    , id_36,
    output wand id_4,
    input wand id_5,
    input wor id_6,
    input supply0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri1 id_10,
    output wire id_11
    , id_37,
    output wor id_12,
    input tri1 id_13,
    output tri0 id_14,
    output tri id_15,
    output tri1 id_16,
    output supply0 id_17,
    input tri1 id_18,
    output wor id_19,
    output wire id_20,
    output uwire id_21,
    input wand id_22,
    output wand id_23,
    output uwire id_24,
    input wand id_25,
    input supply1 id_26,
    input uwire id_27,
    input uwire id_28,
    input tri0 id_29
    , id_38,
    input wand id_30,
    input wire id_31,
    input tri id_32,
    output supply1 id_33,
    output tri id_34
);
  id_39(
      .id_0(1'd0), .id_1(1), .id_2(1), .id_3(id_6), .id_4(1'd0), .id_5(id_24)
  );
  assign id_37 = 1;
  module_0(
      id_6, id_0, id_19, id_30, id_3, id_12
  );
endmodule
