

================================================================
== Vitis HLS Report for 'load_matrix_from_dram'
================================================================
* Date:           Sun Feb 22 21:56:51 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.455 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                                          |                                                                |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                                 Instance                                 |                             Module                             |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_68  |load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |   102402|   102402|  1.024 ms|  1.024 ms|  102401|  102401|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80  |load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4  |        ?|        ?|         ?|         ?|       0|       0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     211|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    4|     204|     655|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|     229|    -|
|Register         |        -|    -|     130|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    4|     334|    1095|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                 Instance                                 |                             Module                             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_68  |load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |        0|   0|   56|  200|    0|
    |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80  |load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4  |        0|   0|  148|  431|    0|
    |mul_31ns_31ns_62_1_1_U12                                                  |mul_31ns_31ns_62_1_1                                            |        0|   4|    0|   24|    0|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                     |                                                                |        0|   4|  204|  655|    0|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |empty_23_fu_141_p2   |      icmp|   0|  0|  39|          32|           1|
    |empty_24_fu_155_p2   |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln45_fu_101_p2  |      icmp|   0|  0|  39|          32|           7|
    |M_t_capacity         |    select|   0|  0|  32|           1|           7|
    |smax2_fu_161_p3      |    select|   0|  0|  31|           1|          31|
    |smax_fu_147_p3       |    select|   0|  0|  31|           1|          31|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 211|          99|          78|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |M_e_0_address0  |  13|          3|   15|         45|
    |M_e_0_ce0       |  13|          3|    1|          3|
    |M_e_0_d0        |  13|          3|   32|         96|
    |M_e_0_we0       |  13|          3|    1|          3|
    |M_e_1_address0  |  13|          3|   15|         45|
    |M_e_1_ce0       |  13|          3|    1|          3|
    |M_e_1_d0        |  13|          3|   32|         96|
    |M_e_1_we0       |  13|          3|    1|          3|
    |M_e_2_address0  |  13|          3|   15|         45|
    |M_e_2_ce0       |  13|          3|    1|          3|
    |M_e_2_d0        |  13|          3|   32|         96|
    |M_e_2_we0       |  13|          3|    1|          3|
    |M_e_3_address0  |  13|          3|   15|         45|
    |M_e_3_ce0       |  13|          3|    1|          3|
    |M_e_3_d0        |  13|          3|   32|         96|
    |M_e_3_we0       |  13|          3|    1|          3|
    |ap_NS_fsm       |  21|          5|    1|          5|
    +----------------+----+-----------+-----+-----------+
    |Total           | 229|         53|  197|        593|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                              |   4|   0|    4|          0|
    |bound5_reg_203                                                                         |  62|   0|   62|          0|
    |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_68_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |smax2_reg_193                                                                          |  31|   0|   31|          0|
    |smax_reg_188                                                                           |  31|   0|   31|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  | 130|   0|  130|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram|  return value|
|A_dram_read          |   in|   32|     ap_none|            A_dram_read|        scalar|
|rows                 |   in|   32|     ap_none|                   rows|        scalar|
|cols                 |   in|   32|     ap_none|                   cols|        scalar|
|t_capacity           |   in|   32|     ap_none|             t_capacity|        scalar|
|M_rows               |  out|   32|      ap_vld|                 M_rows|       pointer|
|M_rows_ap_vld        |  out|    1|      ap_vld|                 M_rows|       pointer|
|M_cols               |  out|   32|      ap_vld|                 M_cols|       pointer|
|M_cols_ap_vld        |  out|    1|      ap_vld|                 M_cols|       pointer|
|M_t                  |  out|   32|      ap_vld|                    M_t|       pointer|
|M_t_ap_vld           |  out|    1|      ap_vld|                    M_t|       pointer|
|M_t_capacity         |  out|   32|      ap_vld|           M_t_capacity|       pointer|
|M_t_capacity_ap_vld  |  out|    1|      ap_vld|           M_t_capacity|       pointer|
|M_e_0_address0       |  out|   15|   ap_memory|                  M_e_0|         array|
|M_e_0_ce0            |  out|    1|   ap_memory|                  M_e_0|         array|
|M_e_0_we0            |  out|    1|   ap_memory|                  M_e_0|         array|
|M_e_0_d0             |  out|   32|   ap_memory|                  M_e_0|         array|
|M_e_1_address0       |  out|   15|   ap_memory|                  M_e_1|         array|
|M_e_1_ce0            |  out|    1|   ap_memory|                  M_e_1|         array|
|M_e_1_we0            |  out|    1|   ap_memory|                  M_e_1|         array|
|M_e_1_d0             |  out|   32|   ap_memory|                  M_e_1|         array|
|M_e_2_address0       |  out|   15|   ap_memory|                  M_e_2|         array|
|M_e_2_ce0            |  out|    1|   ap_memory|                  M_e_2|         array|
|M_e_2_we0            |  out|    1|   ap_memory|                  M_e_2|         array|
|M_e_2_d0             |  out|   32|   ap_memory|                  M_e_2|         array|
|M_e_3_address0       |  out|   15|   ap_memory|                  M_e_3|         array|
|M_e_3_ce0            |  out|    1|   ap_memory|                  M_e_3|         array|
|M_e_3_we0            |  out|    1|   ap_memory|                  M_e_3|         array|
|M_e_3_d0             |  out|   32|   ap_memory|                  M_e_3|         array|
+---------------------+-----+-----+------------+-----------------------+--------------+

