static int F_1 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 V_4 )\r\n{\r\nif ( V_2 == NULL || V_2 -> V_5 == NULL )\r\nreturn - V_6 ;\r\nF_2 ((0 == (3 & smcAddress)),\r\nL_1 ,\r\nreturn -1;) ;\r\nF_2 ((limit > (smcAddress + 3)),\r\nL_2 ,\r\nreturn -1;) ;\r\nF_3 ( V_2 -> V_5 , V_7 , V_3 ) ;\r\nF_4 ( V_2 -> V_5 , V_8 , V_9 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nint F_5 ( struct V_1 * V_2 ,\r\nT_1 V_10 , const T_2 * V_11 ,\r\nT_1 V_12 , T_1 V_4 )\r\n{\r\nT_1 V_13 ;\r\nT_1 V_14 , V_15 ;\r\nint V_16 = 0 ;\r\nT_1 V_17 ;\r\nif ( V_2 == NULL || V_2 -> V_5 == NULL )\r\nreturn - V_6 ;\r\nF_2 ((0 == (3 & smcStartAddress)),\r\nL_1 ,\r\nreturn 0;) ;\r\nF_2 ((limit > (smcStartAddress + byteCount)),\r\nL_2 ,\r\nreturn 0;) ;\r\nV_13 = V_10 ;\r\nwhile ( V_12 >= 4 ) {\r\nV_14 = ( V_11 [ 0 ] << 24 ) + ( V_11 [ 1 ] << 16 ) + ( V_11 [ 2 ] << 8 ) + V_11 [ 3 ] ;\r\nV_16 = F_1 ( V_2 , V_13 , V_4 ) ;\r\nif ( V_16 )\r\ngoto V_18;\r\nF_3 ( V_2 -> V_5 , V_19 , V_14 ) ;\r\nV_11 += 4 ;\r\nV_12 -= 4 ;\r\nV_13 += 4 ;\r\n}\r\nif ( 0 != V_12 ) {\r\nV_14 = 0 ;\r\nV_16 = F_1 ( V_2 , V_13 , V_4 ) ;\r\nif ( V_16 )\r\ngoto V_18;\r\nV_15 = F_6 ( V_2 -> V_5 ,\r\nV_19 ) ;\r\nV_17 = 8 * ( 4 - V_12 ) ;\r\nwhile ( V_12 > 0 ) {\r\nV_14 = ( V_14 << 8 ) + * V_11 ++ ;\r\nV_12 -- ;\r\n}\r\nV_14 <<= V_17 ;\r\nV_14 |= ( V_15 & ~ ( ( ~ 0UL ) << V_17 ) ) ;\r\nV_16 = F_1 ( V_2 , V_13 , V_4 ) ;\r\nif ( V_16 )\r\ngoto V_18;\r\nF_3 ( V_2 -> V_5 , V_19 , V_14 ) ;\r\n}\r\nV_18:\r\nreturn V_16 ;\r\n}\r\nint F_7 ( struct V_1 * V_2 )\r\n{\r\nstatic unsigned char V_20 [] = { 0xE0 , 0x00 , 0x80 , 0x40 } ;\r\nF_5 ( V_2 , 0x0 , V_20 , 4 , sizeof( V_20 ) + 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_2 )\r\n{\r\nreturn ( ( 0 == F_9 ( V_2 -> V_5 , V_21 ,\r\nV_22 , V_23 ) )\r\n&& ( 0x20100 <= F_10 ( V_2 -> V_5 ,\r\nV_21 , V_24 ) ) ) ;\r\n}\r\nstatic int F_11 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 == NULL || V_2 -> V_5 == NULL )\r\nreturn - V_6 ;\r\nF_12 ( V_2 , V_25 , V_26 , 0 ) ;\r\nF_3 ( V_2 -> V_5 , V_27 , 0x20000 ) ;\r\nF_3 ( V_2 -> V_5 , V_28 , V_29 ) ;\r\nF_12 ( V_2 , V_25 , V_26 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( struct V_1 * V_2 , T_3 V_30 )\r\n{\r\nif ( V_2 == NULL || V_2 -> V_5 == NULL )\r\nreturn - V_6 ;\r\nif ( ! F_8 ( V_2 ) )\r\nreturn - 1 ;\r\nF_12 ( V_2 , V_25 , V_26 , 0 ) ;\r\nF_2 (\r\n1 == F_14 ( V_2 -> V_5 , V_25 , V_26 ) ,\r\nL_3 ,\r\n) ;\r\nF_3 ( V_2 -> V_5 , V_28 , V_30 ) ;\r\nF_12 ( V_2 , V_25 , V_26 , 0 ) ;\r\nF_2 (\r\n1 == F_14 ( V_2 -> V_5 , V_25 , V_26 ) ,\r\nL_4 ,\r\n) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_15\r\n( struct V_1 * V_2 , T_3 V_30 )\r\n{\r\nif ( V_2 == NULL || V_2 -> V_5 == NULL )\r\nreturn - V_6 ;\r\nF_12 ( V_2 , V_25 , V_26 , 0 ) ;\r\nF_2 (\r\n1 == F_14 ( V_2 -> V_5 , V_25 , V_26 ) ,\r\nL_3 ,\r\n) ;\r\nF_3 ( V_2 -> V_5 , V_28 , V_30 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 ,\r\nT_3 V_30 , T_1 V_31 )\r\n{\r\nif ( V_2 == NULL || V_2 -> V_5 == NULL )\r\nreturn - V_6 ;\r\nif ( ! F_8 ( V_2 ) )\r\nreturn V_32 ;\r\nF_12 ( V_2 , V_25 , V_26 , 0 ) ;\r\nF_3 ( V_2 -> V_5 , V_27 , V_31 ) ;\r\nreturn F_13 ( V_2 , V_30 ) ;\r\n}\r\nstatic int F_17 (\r\nstruct V_1 * V_2 ,\r\nT_3 V_30 , T_1 V_31 )\r\n{\r\nif ( V_2 == NULL || V_2 -> V_5 == NULL )\r\nreturn - V_6 ;\r\nF_12 ( V_2 , V_25 , V_26 , 0 ) ;\r\nF_3 ( V_2 -> V_5 , V_27 , V_31 ) ;\r\nreturn F_15 ( V_2 , V_30 ) ;\r\n}\r\nint F_18 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 * V_33 ,\r\nT_1 V_4 )\r\n{\r\nint V_16 ;\r\nV_16 = F_1 ( V_2 , V_3 , V_4 ) ;\r\nif ( 0 != V_16 )\r\nreturn V_16 ;\r\n* V_33 = F_6 ( V_2 -> V_5 , V_19 ) ;\r\nreturn 0 ;\r\n}\r\nint F_19 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 V_33 ,\r\nT_1 V_4 )\r\n{\r\nint V_16 ;\r\nV_16 = F_1 ( V_2 , V_3 , V_4 ) ;\r\nif ( 0 != V_16 )\r\nreturn V_16 ;\r\nF_3 ( V_2 -> V_5 , V_19 , V_33 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_20 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_34 != NULL ) {\r\nF_21 ( V_2 -> V_34 ) ;\r\nV_2 -> V_34 = NULL ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic enum V_35 F_22 ( T_1 V_36 )\r\n{\r\nenum V_35 V_16 = V_37 ;\r\nswitch ( V_36 ) {\r\ncase V_38 :\r\nV_16 = V_39 ;\r\nbreak;\r\ncase V_40 :\r\nV_16 = V_41 ;\r\nbreak;\r\ncase V_42 :\r\nV_16 = V_43 ;\r\nbreak;\r\ncase V_44 :\r\nV_16 = V_45 ;\r\nbreak;\r\ncase V_46 :\r\nV_16 = V_47 ;\r\nbreak;\r\ncase V_48 :\r\nV_16 = V_49 ;\r\nbreak;\r\ncase V_50 :\r\nV_16 = V_51 ;\r\nbreak;\r\ncase V_52 :\r\nV_16 = V_53 ;\r\nbreak;\r\ncase V_54 :\r\nV_16 = V_55 ;\r\nbreak;\r\ncase V_56 :\r\nV_16 = V_57 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_16 ;\r\n}\r\nstatic T_3 F_23 ( T_3 V_58 )\r\n{\r\nT_3 V_16 = 0 ;\r\nswitch ( V_58 ) {\r\ncase V_40 :\r\nV_16 = V_59 ;\r\nbreak;\r\ncase V_42 :\r\nV_16 = V_60 ;\r\nbreak;\r\ncase V_44 :\r\nV_16 = V_61 ;\r\nbreak;\r\ncase V_46 :\r\nV_16 = V_62 ;\r\nbreak;\r\ncase V_48 :\r\nV_16 = V_63 ;\r\nbreak;\r\ncase V_50 :\r\ncase V_52 :\r\ncase V_54 :\r\nV_16 = V_64 ;\r\nbreak;\r\ncase V_56 :\r\nV_16 = V_65 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_16 ;\r\n}\r\nstatic int F_24 ( struct V_1 * V_2 , T_1 V_66 )\r\n{\r\nT_3 V_67 = F_23 ( V_66 ) ;\r\nif ( 0 != F_25 ( V_2 , V_68 ,\r\nV_69 , V_67 , V_67 ) ) {\r\nF_26 ( V_70 L_5 ) ;\r\nreturn - V_6 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_27 ( struct V_1 * V_2 ,\r\nT_3 V_71 ,\r\nstruct V_72 * V_73 )\r\n{\r\nint V_16 ;\r\nstruct V_74 V_75 = { 0 } ;\r\nV_16 = F_28 (\r\nV_2 -> V_5 ,\r\nF_22 ( V_71 ) ,\r\n& V_75 ) ;\r\nif ( V_16 == 0 ) {\r\nV_73 -> V_76 = 0 ;\r\nV_73 -> V_77 = ( T_3 ) V_71 ;\r\nV_73 -> V_78 = F_29 ( V_75 . V_79 ) ;\r\nV_73 -> V_80 = F_30 ( V_75 . V_79 ) ;\r\nV_73 -> V_81 = 0 ;\r\nV_73 -> V_82 = 0 ;\r\nV_73 -> V_83 = V_75 . V_84 ;\r\nV_73 -> V_85 = 0 ;\r\nif ( V_71 == V_56 )\r\nV_73 -> V_86 = 1 ;\r\nelse\r\nV_73 -> V_86 = 0 ;\r\n} else {\r\nreturn V_16 ;\r\n}\r\nreturn V_16 ;\r\n}\r\nstatic int F_31 ( struct V_1 * V_2 )\r\n{\r\nstruct V_87 * V_88 =\r\n(struct V_87 * ) ( V_2 -> V_34 ) ;\r\nT_3 V_89 ;\r\nint V_16 = 0 ;\r\nstruct V_90 * V_91 ;\r\nF_32 ( V_2 -> V_5 ,\r\nV_21 , V_92 , 0 ) ;\r\nF_16 ( V_2 ,\r\nV_93 ,\r\nV_88 -> V_94 . V_95 ) ;\r\nF_16 ( V_2 ,\r\nV_96 ,\r\nV_88 -> V_94 . V_97 ) ;\r\nV_91 = (struct V_90 * ) V_88 -> V_98 ;\r\nV_91 -> V_99 = 0 ;\r\nV_91 -> V_100 = 1 ;\r\nF_2 (\r\n0 == tonga_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_RLC_G,\r\n&toc->entry[toc->num_entries++]),\r\nL_6 ,\r\nreturn -1 ) ;\r\nF_2 (\r\n0 == tonga_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_CE,\r\n&toc->entry[toc->num_entries++]),\r\nL_6 ,\r\nreturn -1 ) ;\r\nF_2 (\r\n0 == tonga_populate_single_firmware_entry\r\n(smumgr, UCODE_ID_CP_PFP, &toc->entry[toc->num_entries++]),\r\nL_6 , return -1 ) ;\r\nF_2 (\r\n0 == tonga_populate_single_firmware_entry\r\n(smumgr, UCODE_ID_CP_ME, &toc->entry[toc->num_entries++]),\r\nL_6 , return -1 ) ;\r\nF_2 (\r\n0 == tonga_populate_single_firmware_entry\r\n(smumgr, UCODE_ID_CP_MEC, &toc->entry[toc->num_entries++]),\r\nL_6 , return -1 ) ;\r\nF_2 (\r\n0 == tonga_populate_single_firmware_entry\r\n(smumgr, UCODE_ID_CP_MEC_JT1, &toc->entry[toc->num_entries++]),\r\nL_6 , return -1 ) ;\r\nF_2 (\r\n0 == tonga_populate_single_firmware_entry\r\n(smumgr, UCODE_ID_CP_MEC_JT2, &toc->entry[toc->num_entries++]),\r\nL_6 , return -1 ) ;\r\nF_2 (\r\n0 == tonga_populate_single_firmware_entry\r\n(smumgr, UCODE_ID_SDMA0, &toc->entry[toc->num_entries++]),\r\nL_6 , return -1 ) ;\r\nF_2 (\r\n0 == tonga_populate_single_firmware_entry\r\n(smumgr, UCODE_ID_SDMA1, &toc->entry[toc->num_entries++]),\r\nL_6 , return -1 ) ;\r\nF_16 ( V_2 ,\r\nV_101 ,\r\nV_88 -> V_102 . V_95 ) ;\r\nF_16 ( V_2 ,\r\nV_103 ,\r\nV_88 -> V_102 . V_97 ) ;\r\nV_89 = V_65\r\n+ V_59\r\n+ V_60\r\n+ V_61\r\n+ V_63\r\n+ V_62\r\n+ V_64 ;\r\nF_2 (\r\n0 == tonga_send_msg_to_smc_with_parameter_without_waiting(\r\nsmumgr, PPSMC_MSG_LoadUcodes, fw_to_load),\r\nL_7 , return 0 ) ;\r\nreturn V_16 ;\r\n}\r\nstatic int F_33 ( struct V_1 * V_2 ,\r\nT_1 V_58 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( struct V_1 * V_2 )\r\n{\r\nconst T_2 * V_11 ;\r\nT_1 V_104 ;\r\nT_1 * V_14 ;\r\nstruct V_74 V_75 = { 0 } ;\r\nif ( V_2 == NULL || V_2 -> V_5 == NULL )\r\nreturn - V_6 ;\r\nF_28 ( V_2 -> V_5 ,\r\nF_22 ( V_38 ) , & V_75 ) ;\r\nif ( V_75 . V_84 & 3 ) {\r\nF_26 ( V_70 L_8 ) ;\r\nreturn - V_6 ;\r\n}\r\nif ( V_75 . V_84 > V_105 ) {\r\nF_26 ( V_70 L_9 ) ;\r\nreturn - V_6 ;\r\n}\r\nF_3 ( V_2 -> V_5 , V_7 , 0x20000 ) ;\r\nF_4 ( V_2 -> V_5 , V_8 , V_106 , 1 ) ;\r\nV_104 = V_75 . V_84 ;\r\nV_11 = ( const T_2 * ) V_75 . V_107 ;\r\nV_14 = ( T_1 * ) V_11 ;\r\nfor (; V_104 >= 4 ; V_14 ++ , V_104 -= 4 )\r\nF_3 ( V_2 -> V_5 , V_19 , V_14 [ 0 ] ) ;\r\nF_4 ( V_2 -> V_5 , V_8 , V_106 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_35 ( struct V_1 * V_2 )\r\n{\r\nint V_16 ;\r\nF_36 ( V_2 -> V_5 , V_21 ,\r\nV_108 , V_109 , 1 ) ;\r\nV_16 = F_34 ( V_2 ) ;\r\nif ( V_16 )\r\nreturn V_16 ;\r\nF_32 ( V_2 -> V_5 , V_21 ,\r\nV_110 , 0 ) ;\r\nF_36 ( V_2 -> V_5 , V_21 ,\r\nV_22 , V_23 , 0 ) ;\r\nF_36 ( V_2 -> V_5 , V_21 ,\r\nV_108 , V_109 , 0 ) ;\r\nF_36 ( V_2 -> V_5 , V_21 ,\r\nV_111 , V_112 , 1 ) ;\r\nF_32 ( V_2 -> V_5 , V_21 ,\r\nV_113 , 0 ) ;\r\nF_37 ( V_2 , V_68 ,\r\nV_114 , V_115 , 1 ) ;\r\nF_11 ( V_2 ) ;\r\nF_38 ( V_2 , V_68 ,\r\nV_116 , V_117 , 0 ) ;\r\nif ( 1 != F_9 ( V_2 -> V_5 ,\r\nV_21 , V_116 , V_118 ) ) {\r\nF_26 ( V_70 L_10 ) ;\r\nreturn - V_6 ;\r\n}\r\nF_37 ( V_2 , V_68 ,\r\nV_119 , V_115 , 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( struct V_1 * V_2 )\r\n{\r\nint V_16 = 0 ;\r\nF_38 ( V_2 , V_68 ,\r\nV_114 , V_120 , 0 ) ;\r\nF_32 ( V_2 -> V_5 , V_21 ,\r\nV_113 , 0 ) ;\r\nF_36 ( V_2 -> V_5 , V_21 ,\r\nV_108 , V_109 , 1 ) ;\r\nV_16 = F_34 ( V_2 ) ;\r\nif ( V_16 != 0 )\r\nreturn V_16 ;\r\nF_7 ( V_2 ) ;\r\nF_36 ( V_2 -> V_5 , V_21 ,\r\nV_22 , V_23 , 0 ) ;\r\nF_36 ( V_2 -> V_5 , V_21 ,\r\nV_108 , V_109 , 0 ) ;\r\nF_37 ( V_2 , V_68 ,\r\nV_119 , V_115 , 1 ) ;\r\nreturn V_16 ;\r\n}\r\nstatic int F_40 ( struct V_1 * V_2 )\r\n{\r\nint V_16 ;\r\nif ( ! F_8 ( V_2 ) ) {\r\nif ( 0 == F_9 ( V_2 -> V_5 , V_21 ,\r\nV_121 , V_122 ) ) {\r\nV_16 = F_39 ( V_2 ) ;\r\nif ( V_16 )\r\nreturn V_16 ;\r\n} else {\r\nV_16 = F_35 ( V_2 ) ;\r\nif ( V_16 )\r\nreturn V_16 ;\r\n}\r\n}\r\nV_16 = F_31 ( V_2 ) ;\r\nreturn V_16 ;\r\n}\r\nstatic int F_41 ( struct V_1 * V_2 )\r\n{\r\nstruct V_87 * V_88 ;\r\nT_2 * V_123 ;\r\nT_4 V_79 = 0 ;\r\nV_88 = (struct V_87 * ) ( V_2 -> V_34 ) ;\r\nV_88 -> V_102 . V_124 =\r\n( ( sizeof( struct V_90 ) / 4096 ) + 1 ) * 4096 ;\r\nV_88 -> V_94 . V_124 = 200 * 4096 ;\r\nF_42 ( V_2 -> V_5 ,\r\nV_88 -> V_102 . V_124 ,\r\nV_125 ,\r\nV_126 ,\r\n& V_79 ,\r\n& V_88 -> V_102 . V_127 ,\r\n& V_88 -> V_102 . V_128 ) ;\r\nV_88 -> V_98 = V_88 -> V_102 . V_127 ;\r\nV_88 -> V_102 . V_95 = F_29 ( V_79 ) ;\r\nV_88 -> V_102 . V_97 = F_30 ( V_79 ) ;\r\nF_2 ((NULL != tonga_smu->pHeader),\r\nL_11 ,\r\nkfree(smumgr->backend);\r\ncgs_free_gpu_mem(smumgr->device,\r\n(cgs_handle_t)tonga_smu->header_buffer.handle);\r\nreturn -1 ) ;\r\nF_42 ( V_2 -> V_5 ,\r\nV_88 -> V_94 . V_124 ,\r\nV_125 ,\r\nV_126 ,\r\n& V_79 ,\r\n& V_88 -> V_94 . V_127 ,\r\n& V_88 -> V_94 . V_128 ) ;\r\nV_123 = V_88 -> V_94 . V_127 ;\r\nV_88 -> V_94 . V_95 = F_29 ( V_79 ) ;\r\nV_88 -> V_94 . V_97 = F_30 ( V_79 ) ;\r\nF_2 ((NULL != internal_buf),\r\nL_11 ,\r\nkfree(smumgr->backend);\r\ncgs_free_gpu_mem(smumgr->device,\r\n(cgs_handle_t)tonga_smu->smu_buffer.handle);\r\nreturn -1;) ;\r\nreturn 0 ;\r\n}\r\nint F_43 ( struct V_1 * V_2 )\r\n{\r\nstruct V_87 * V_88 = NULL ;\r\nV_88 = F_44 ( sizeof( struct V_87 ) , V_129 ) ;\r\nif ( V_88 == NULL )\r\nreturn - V_130 ;\r\nV_2 -> V_34 = V_88 ;\r\nV_2 -> V_131 = & V_132 ;\r\nreturn 0 ;\r\n}
