

================================================================
== Vitis HLS Report for 'add_patch9'
================================================================
* Date:           Wed Jul 31 13:57:51 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.104 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_patch_perSuperpointSP0_add_patch_perPointSP0                                           |       82|       82|         4|          1|          1|    80|       yes|
        |- add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0  |      122|      122|         4|          1|          1|   120|       yes|
        |- add_patch_checkDiff                                                                        |        ?|        ?|         6|          6|          1|     ?|       yes|
        |- add_patch_perSuperpointSP1_add_patch_perPointSP1                                           |       82|       82|         4|          1|          1|    80|       yes|
        |- add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1  |      122|      122|         4|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 5
  Pipeline-0 : II = 6, D = 6, States = { 5 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 4, States = { 12 13 14 15 }
  Pipeline-2 : II = 1, D = 4, States = { 17 18 19 20 }
  Pipeline-3 : II = 1, D = 4, States = { 23 24 25 26 }
  Pipeline-4 : II = 1, D = 4, States = { 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 23 
2 --> 3 
3 --> 4 
4 --> 21 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 22 5 
11 --> 21 12 
12 --> 16 13 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 21 18 
18 --> 19 
19 --> 20 
20 --> 17 
21 --> 
22 --> 21 
23 --> 27 24 
24 --> 25 
25 --> 26 
26 --> 23 
27 --> 28 
28 --> 32 29 
29 --> 30 
30 --> 31 
31 --> 28 
32 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%n_patches_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read" [patchMaker.cpp:323]   --->   Operation 33 'read' 'n_patches_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln323 = trunc i8 %n_patches_read_4" [patchMaker.cpp:323]   --->   Operation 34 'trunc' 'trunc_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i8 %n_patches_read_4" [patchMaker.cpp:326]   --->   Operation 35 'trunc' 'trunc_ln326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.58ns)   --->   "%icmp_ln326 = icmp_eq  i8 %n_patches_read_4, i8 0" [patchMaker.cpp:326]   --->   Operation 36 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln326 = br i1 %icmp_ln326, void, void %.preheader2.preheader.preheader" [patchMaker.cpp:326]   --->   Operation 37 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%sub = add i5 %trunc_ln326, i5 31" [patchMaker.cpp:326]   --->   Operation 38 'add' 'sub' <Predicate = (!icmp_ln326)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %sub, i7 0" [patchMaker.cpp:326]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %sub, i3 0" [patchMaker.cpp:326]   --->   Operation 40 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i8 %tmp_27" [patchMaker.cpp:326]   --->   Operation 41 'zext' 'tmp_88_cast' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_95 = sub i12 %tmp_s, i12 %tmp_88_cast" [patchMaker.cpp:326]   --->   Operation 42 'sub' 'empty_95' <Predicate = (!icmp_ln326)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 43 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%empty_96 = add i12 %empty_95, i12 102" [patchMaker.cpp:326]   --->   Operation 43 'add' 'empty_96' <Predicate = (!icmp_ln326)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln330 = br void %.preheader2.preheader" [patchMaker.cpp:330]   --->   Operation 44 'br' 'br_ln330' <Predicate = (icmp_ln326)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_96" [patchMaker.cpp:326]   --->   Operation 45 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %p_cast" [patchMaker.cpp:326]   --->   Operation 46 'getelementptr' 'patches_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr" [patchMaker.cpp:326]   --->   Operation 47 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 48 [1/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr" [patchMaker.cpp:326]   --->   Operation 48 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 4 <SV = 3> <Delay = 0.85>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i5 %sub" [patchMaker.cpp:381]   --->   Operation 49 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %sub, i2 0" [patchMaker.cpp:381]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln381_1 = zext i7 %tmp" [patchMaker.cpp:381]   --->   Operation 51 'zext' 'zext_ln381_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln381 = add i8 %zext_ln381_1, i8 %zext_ln381" [patchMaker.cpp:381]   --->   Operation 52 'add' 'add_ln381' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%add_ln381_cast = zext i8 %add_ln381" [patchMaker.cpp:381]   --->   Operation 53 'zext' 'add_ln381_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.85ns)   --->   "%icmp_ln379 = icmp_sgt  i32 %patches_parameters_load, i32 0" [patchMaker.cpp:379]   --->   Operation 54 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln379, void %.loopexit, void %.lr.ph.preheader" [patchMaker.cpp:379]   --->   Operation 55 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 56 'br' 'br_ln0' <Predicate = (icmp_ln379)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.19>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i8 %i_13, void, i8 0, void %.lr.ph.preheader"   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i8 %i" [patchMaker.cpp:379]   --->   Operation 59 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln379_1 = icmp_slt  i32 %zext_ln379, i32 %patches_parameters_load" [patchMaker.cpp:379]   --->   Operation 60 'icmp' 'icmp_ln379_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.70ns)   --->   "%i_13 = add i8 %i, i8 1" [patchMaker.cpp:379]   --->   Operation 61 'add' 'i_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln379_1, void %.loopexit.loopexit, void %.split21" [patchMaker.cpp:379]   --->   Operation 62 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i8 %i"   --->   Operation 63 'zext' 'zext_ln874' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %i, i5 0"   --->   Operation 64 'bitconcatenate' 'tmp_29' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln874 = or i13 %tmp_29, i13 1"   --->   Operation 65 'or' 'or_ln874' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln874"   --->   Operation 66 'bitconcatenate' 'tmp_30' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_30"   --->   Operation 67 'getelementptr' 'wp_superpoints_addr' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln874_1 = or i13 %tmp_29, i13 31"   --->   Operation 68 'or' 'or_ln874_1' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %or_ln874_1"   --->   Operation 69 'bitconcatenate' 'tmp_31' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_7 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_31"   --->   Operation 70 'getelementptr' 'wp_superpoints_addr_7' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln381_2 = add i8 %add_ln381, i8 %i" [patchMaker.cpp:381]   --->   Operation 71 'add' 'add_ln381_2' <Predicate = (icmp_ln379_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln381_1 = add i9 %add_ln381_cast, i9 %zext_ln874" [patchMaker.cpp:381]   --->   Operation 72 'add' 'add_ln381_1' <Predicate = (icmp_ln379_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [2/2] (1.19ns)   --->   "%wp_superpoints_load = load i8 %wp_superpoints_addr"   --->   Operation 73 'load' 'wp_superpoints_load' <Predicate = (icmp_ln379_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %add_ln381_1, i4 0" [patchMaker.cpp:381]   --->   Operation 74 'bitconcatenate' 'tmp_35' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln381_2 = zext i13 %tmp_35" [patchMaker.cpp:381]   --->   Operation 75 'zext' 'zext_ln381_2' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln381_2" [patchMaker.cpp:381]   --->   Operation 76 'getelementptr' 'patches_superpoints_addr' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr" [patchMaker.cpp:381]   --->   Operation 77 'load' 'packedCoordinates_V' <Predicate = (icmp_ln379_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_6 : Operation 78 [1/2] (1.19ns)   --->   "%wp_superpoints_load = load i8 %wp_superpoints_addr"   --->   Operation 78 'load' 'wp_superpoints_load' <Predicate = (icmp_ln379_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 7 <SV = 6> <Delay = 1.64>
ST_7 : Operation 79 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr" [patchMaker.cpp:381]   --->   Operation 79 'load' 'packedCoordinates_V' <Predicate = (icmp_ln379_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %packedCoordinates_V"   --->   Operation 80 'trunc' 'trunc_ln69' <Predicate = (icmp_ln379_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.64>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln379 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [patchMaker.cpp:379]   --->   Operation 81 'specloopname' 'specloopname_ln379' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_96_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln381_2, i4 0" [patchMaker.cpp:381]   --->   Operation 82 'bitconcatenate' 'tmp_96_cast' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln382 = or i12 %tmp_96_cast, i12 15" [patchMaker.cpp:382]   --->   Operation 83 'or' 'or_ln382' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i12 %or_ln382" [patchMaker.cpp:382]   --->   Operation 84 'zext' 'zext_ln382' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_3 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln382" [patchMaker.cpp:382]   --->   Operation 85 'getelementptr' 'patches_superpoints_addr_3' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i32 %trunc_ln69, i32 %wp_superpoints_load"   --->   Operation 86 'icmp' 'icmp_ln874' <Predicate = (icmp_ln379_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln381 = br i1 %icmp_ln874, void %.critedge, void" [patchMaker.cpp:381]   --->   Operation 87 'br' 'br_ln381' <Predicate = (icmp_ln379_1)> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (1.64ns)   --->   "%packedCoordinates_V_3 = load i12 %patches_superpoints_addr_3" [patchMaker.cpp:382]   --->   Operation 88 'load' 'packedCoordinates_V_3' <Predicate = (icmp_ln379_1 & icmp_ln874)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_8 : Operation 89 [2/2] (1.19ns)   --->   "%wp_superpoints_load_6 = load i8 %wp_superpoints_addr_7"   --->   Operation 89 'load' 'wp_superpoints_load_6' <Predicate = (icmp_ln379_1 & icmp_ln874)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 9 <SV = 8> <Delay = 1.64>
ST_9 : Operation 90 [1/2] (1.64ns)   --->   "%packedCoordinates_V_3 = load i12 %patches_superpoints_addr_3" [patchMaker.cpp:382]   --->   Operation 90 'load' 'packedCoordinates_V_3' <Predicate = (icmp_ln379_1 & icmp_ln874)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln69_2 = trunc i64 %packedCoordinates_V_3"   --->   Operation 91 'trunc' 'trunc_ln69_2' <Predicate = (icmp_ln379_1 & icmp_ln874)> <Delay = 0.00>
ST_9 : Operation 92 [1/2] (1.19ns)   --->   "%wp_superpoints_load_6 = load i8 %wp_superpoints_addr_7"   --->   Operation 92 'load' 'wp_superpoints_load_6' <Predicate = (icmp_ln379_1 & icmp_ln874)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 10 <SV = 9> <Delay = 0.85>
ST_10 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln874_4 = icmp_eq  i32 %trunc_ln69_2, i32 %wp_superpoints_load_6"   --->   Operation 93 'icmp' 'icmp_ln874_4' <Predicate = (icmp_ln379_1 & icmp_ln874)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln381 = br i1 %icmp_ln874_4, void %.critedge, void" [patchMaker.cpp:381]   --->   Operation 94 'br' 'br_ln381' <Predicate = (icmp_ln379_1 & icmp_ln874)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 95 'br' 'br_ln0' <Predicate = (icmp_ln379_1 & icmp_ln874 & icmp_ln874_4)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.72>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %n_patches_read_4, i32 5, i32 7" [patchMaker.cpp:392]   --->   Operation 96 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.49ns)   --->   "%icmp_ln392 = icmp_eq  i3 %tmp_38, i3 0" [patchMaker.cpp:392]   --->   Operation 97 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln392 = br i1 %icmp_ln392, void %.loopexit, void" [patchMaker.cpp:392]   --->   Operation 98 'br' 'br_ln392' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i8 %n_patches_read_4" [patchMaker.cpp:406]   --->   Operation 99 'zext' 'zext_ln406' <Predicate = (icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %n_patches_read_4, i2 0" [patchMaker.cpp:406]   --->   Operation 100 'bitconcatenate' 'tmp_33' <Predicate = (icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln406_1 = zext i10 %tmp_33" [patchMaker.cpp:406]   --->   Operation 101 'zext' 'zext_ln406_1' <Predicate = (icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.72ns)   --->   "%add_ln406 = add i11 %zext_ln406_1, i11 %zext_ln406" [patchMaker.cpp:406]   --->   Operation 102 'add' 'add_ln406' <Predicate = (icmp_ln392)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln395 = br void" [patchMaker.cpp:395]   --->   Operation 103 'br' 'br_ln395' <Predicate = (icmp_ln392)> <Delay = 0.38>

State 12 <SV = 11> <Delay = 1.62>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i7 0, void, i7 %add_ln395_1, void %.split19" [patchMaker.cpp:395]   --->   Operation 104 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%a_4 = phi i3 0, void, i3 %select_ln395_1, void %.split19" [patchMaker.cpp:395]   --->   Operation 105 'phi' 'a_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%b_6 = phi i5 0, void, i5 %add_ln401, void %.split19" [patchMaker.cpp:401]   --->   Operation 106 'phi' 'b_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.70ns)   --->   "%add_ln395_1 = add i7 %indvar_flatten29, i7 1" [patchMaker.cpp:395]   --->   Operation 107 'add' 'add_ln395_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.59ns)   --->   "%icmp_ln395 = icmp_eq  i7 %indvar_flatten29, i7 80" [patchMaker.cpp:395]   --->   Operation 109 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln395 = br i1 %icmp_ln395, void %.split19, void %.preheader.preheader.preheader" [patchMaker.cpp:395]   --->   Operation 110 'br' 'br_ln395' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.57ns)   --->   "%add_ln395 = add i3 %a_4, i3 1" [patchMaker.cpp:395]   --->   Operation 111 'add' 'add_ln395' <Predicate = (!icmp_ln395)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.63ns)   --->   "%icmp_ln401 = icmp_eq  i5 %b_6, i5 16" [patchMaker.cpp:401]   --->   Operation 112 'icmp' 'icmp_ln401' <Predicate = (!icmp_ln395)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.27ns)   --->   "%select_ln395 = select i1 %icmp_ln401, i5 0, i5 %b_6" [patchMaker.cpp:395]   --->   Operation 113 'select' 'select_ln395' <Predicate = (!icmp_ln395)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.27ns)   --->   "%select_ln395_1 = select i1 %icmp_ln401, i3 %add_ln395, i3 %a_4" [patchMaker.cpp:395]   --->   Operation 114 'select' 'select_ln395_1' <Predicate = (!icmp_ln395)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln401 = add i5 %select_ln395, i5 1" [patchMaker.cpp:401]   --->   Operation 115 'add' 'add_ln401' <Predicate = (!icmp_ln395)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.90>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln395_1, i4 0" [patchMaker.cpp:406]   --->   Operation 116 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln406_2 = zext i7 %tmp_39" [patchMaker.cpp:406]   --->   Operation 117 'zext' 'zext_ln406_2' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln406_5 = zext i5 %select_ln395" [patchMaker.cpp:406]   --->   Operation 118 'zext' 'zext_ln406_5' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln406_2 = add i8 %zext_ln406_2, i8 %zext_ln406_5" [patchMaker.cpp:406]   --->   Operation 119 'add' 'add_ln406_2' <Predicate = (!icmp_ln395)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln406_2, i1 0" [patchMaker.cpp:406]   --->   Operation 120 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln406_6 = zext i9 %tmp_40" [patchMaker.cpp:406]   --->   Operation 121 'zext' 'zext_ln406_6' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln406 = shl i8 %add_ln406_2, i8 1" [patchMaker.cpp:406]   --->   Operation 122 'shl' 'shl_ln406' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_8 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln406_6" [patchMaker.cpp:406]   --->   Operation 123 'getelementptr' 'wp_superpoints_addr_8' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln406 = or i8 %shl_ln406, i8 1" [patchMaker.cpp:406]   --->   Operation 124 'or' 'or_ln406' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln406_7 = zext i8 %or_ln406" [patchMaker.cpp:406]   --->   Operation 125 'zext' 'zext_ln406_7' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_9 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln406_7" [patchMaker.cpp:406]   --->   Operation 126 'getelementptr' 'wp_superpoints_addr_9' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 127 [2/2] (1.19ns)   --->   "%wp_superpoints_load_7 = load i8 %wp_superpoints_addr_8" [patchMaker.cpp:406]   --->   Operation 127 'load' 'wp_superpoints_load_7' <Predicate = (!icmp_ln395)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_13 : Operation 128 [2/2] (1.19ns)   --->   "%wp_superpoints_load_8 = load i8 %wp_superpoints_addr_9" [patchMaker.cpp:406]   --->   Operation 128 'load' 'wp_superpoints_load_8' <Predicate = (!icmp_ln395)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 14 <SV = 13> <Delay = 1.45>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln406 = trunc i11 %add_ln406" [patchMaker.cpp:406]   --->   Operation 129 'trunc' 'trunc_ln406' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln406_3 = zext i3 %select_ln395_1" [patchMaker.cpp:406]   --->   Operation 130 'zext' 'zext_ln406_3' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.70ns)   --->   "%add_ln406_1 = add i8 %trunc_ln406, i8 %zext_ln406_3" [patchMaker.cpp:406]   --->   Operation 131 'add' 'add_ln406_1' <Predicate = (!icmp_ln395)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_103_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln406_1, i4 0" [patchMaker.cpp:406]   --->   Operation 132 'bitconcatenate' 'tmp_103_cast' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln406_4 = zext i5 %select_ln395" [patchMaker.cpp:406]   --->   Operation 133 'zext' 'zext_ln406_4' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.74ns)   --->   "%add_ln406_3 = add i12 %tmp_103_cast, i12 %zext_ln406_4" [patchMaker.cpp:406]   --->   Operation 134 'add' 'add_ln406_3' <Predicate = (!icmp_ln395)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/2] (1.19ns)   --->   "%wp_superpoints_load_7 = load i8 %wp_superpoints_addr_8" [patchMaker.cpp:406]   --->   Operation 135 'load' 'wp_superpoints_load_7' <Predicate = (!icmp_ln395)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_14 : Operation 136 [1/2] (1.19ns)   --->   "%wp_superpoints_load_8 = load i8 %wp_superpoints_addr_9" [patchMaker.cpp:406]   --->   Operation 136 'load' 'wp_superpoints_load_8' <Predicate = (!icmp_ln395)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 15 <SV = 14> <Delay = 2.03>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP1_add_patch_perPointSP1_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 138 'speclooptripcount' 'empty_97' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln406_8 = zext i12 %add_ln406_3" [patchMaker.cpp:406]   --->   Operation 140 'zext' 'zext_ln406_8' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_4 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln406_8" [patchMaker.cpp:406]   --->   Operation 141 'getelementptr' 'patches_superpoints_addr_4' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln401 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [patchMaker.cpp:401]   --->   Operation 142 'specloopname' 'specloopname_ln401' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.38ns)   --->   "%ref_tmp2 = call i64 @encodeCoordinates, i32 %wp_superpoints_load_7, i32 %wp_superpoints_load_8" [patchMaker.cpp:406]   --->   Operation 143 'call' 'ref_tmp2' <Predicate = (!icmp_ln395)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 144 [1/1] (1.64ns)   --->   "%store_ln406 = store i64 %ref_tmp2, i12 %patches_superpoints_addr_4" [patchMaker.cpp:406]   --->   Operation 144 'store' 'store_ln406' <Predicate = (!icmp_ln395)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 145 'br' 'br_ln0' <Predicate = (!icmp_ln395)> <Delay = 0.00>

State 16 <SV = 12> <Delay = 0.38>
ST_16 : Operation 146 [1/1] (0.38ns)   --->   "%br_ln411 = br void %.preheader.preheader" [patchMaker.cpp:411]   --->   Operation 146 'br' 'br_ln411' <Predicate = true> <Delay = 0.38>

State 17 <SV = 13> <Delay = 1.74>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%indvar_flatten51 = phi i7 %add_ln411_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:411]   --->   Operation 147 'phi' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%a_5 = phi i3 %select_ln411_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:411]   --->   Operation 148 'phi' 'a_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i6 %select_ln417_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:417]   --->   Operation 149 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%b_7 = phi i3 %select_ln417_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:417]   --->   Operation 150 'phi' 'b_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%c_4 = phi i3 %add_ln423, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:423]   --->   Operation 151 'phi' 'c_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.70ns)   --->   "%add_ln411_1 = add i7 %indvar_flatten51, i7 1" [patchMaker.cpp:411]   --->   Operation 152 'add' 'add_ln411_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 153 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.59ns)   --->   "%icmp_ln411 = icmp_eq  i7 %indvar_flatten51, i7 120" [patchMaker.cpp:411]   --->   Operation 154 'icmp' 'icmp_ln411' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln411 = br i1 %icmp_ln411, void %.preheader, void" [patchMaker.cpp:411]   --->   Operation 155 'br' 'br_ln411' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.57ns)   --->   "%add_ln411 = add i3 %a_5, i3 1" [patchMaker.cpp:411]   --->   Operation 156 'add' 'add_ln411' <Predicate = (!icmp_ln411)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/1] (0.61ns)   --->   "%icmp_ln417 = icmp_eq  i6 %indvar_flatten37, i6 24" [patchMaker.cpp:417]   --->   Operation 157 'icmp' 'icmp_ln417' <Predicate = (!icmp_ln411)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/1] (0.27ns)   --->   "%select_ln411 = select i1 %icmp_ln417, i3 0, i3 %b_7" [patchMaker.cpp:411]   --->   Operation 158 'select' 'select_ln411' <Predicate = (!icmp_ln411)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 159 [1/1] (0.27ns)   --->   "%select_ln411_1 = select i1 %icmp_ln417, i3 %add_ln411, i3 %a_5" [patchMaker.cpp:411]   --->   Operation 159 'select' 'select_ln411_1' <Predicate = (!icmp_ln411)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln428 = zext i3 %select_ln411_1" [patchMaker.cpp:428]   --->   Operation 160 'zext' 'zext_ln428' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.73ns)   --->   "%add_ln428 = add i11 %add_ln406, i11 %zext_ln428" [patchMaker.cpp:428]   --->   Operation 161 'add' 'add_ln428' <Predicate = (!icmp_ln411)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln411)   --->   "%xor_ln411 = xor i1 %icmp_ln417, i1 1" [patchMaker.cpp:411]   --->   Operation 162 'xor' 'xor_ln411' <Predicate = (!icmp_ln411)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/1] (0.49ns)   --->   "%icmp_ln423 = icmp_eq  i3 %c_4, i3 6" [patchMaker.cpp:423]   --->   Operation 163 'icmp' 'icmp_ln423' <Predicate = (!icmp_ln411)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln411 = and i1 %icmp_ln423, i1 %xor_ln411" [patchMaker.cpp:411]   --->   Operation 164 'and' 'and_ln411' <Predicate = (!icmp_ln411)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [1/1] (0.57ns)   --->   "%add_ln417 = add i3 %select_ln411, i3 1" [patchMaker.cpp:417]   --->   Operation 165 'add' 'add_ln417' <Predicate = (!icmp_ln411)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln417)   --->   "%or_ln417 = or i1 %and_ln411, i1 %icmp_ln417" [patchMaker.cpp:417]   --->   Operation 166 'or' 'or_ln417' <Predicate = (!icmp_ln411)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln417 = select i1 %or_ln417, i3 0, i3 %c_4" [patchMaker.cpp:417]   --->   Operation 167 'select' 'select_ln417' <Predicate = (!icmp_ln411)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (0.27ns)   --->   "%select_ln417_1 = select i1 %and_ln411, i3 %add_ln417, i3 %select_ln411" [patchMaker.cpp:417]   --->   Operation 168 'select' 'select_ln417_1' <Predicate = (!icmp_ln411)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (0.57ns)   --->   "%add_ln423 = add i3 %select_ln417, i3 1" [patchMaker.cpp:423]   --->   Operation 169 'add' 'add_ln423' <Predicate = (!icmp_ln411)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.70ns)   --->   "%add_ln417_1 = add i6 %indvar_flatten37, i6 1" [patchMaker.cpp:417]   --->   Operation 170 'add' 'add_ln417_1' <Predicate = (!icmp_ln411)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.29ns)   --->   "%select_ln417_2 = select i1 %icmp_ln417, i6 1, i6 %add_ln417_1" [patchMaker.cpp:417]   --->   Operation 171 'select' 'select_ln417_2' <Predicate = (!icmp_ln411)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 14> <Delay = 2.03>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln411_1, i2 0" [patchMaker.cpp:428]   --->   Operation 172 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln428_1 = zext i5 %tmp_41" [patchMaker.cpp:428]   --->   Operation 173 'zext' 'zext_ln428_1' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln428, i2 0" [patchMaker.cpp:417]   --->   Operation 174 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i13 %tmp_42" [patchMaker.cpp:417]   --->   Operation 175 'zext' 'zext_ln417' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln428_2 = zext i3 %select_ln417_1" [patchMaker.cpp:428]   --->   Operation 176 'zext' 'zext_ln428_2' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln428_3 = zext i3 %select_ln417_1" [patchMaker.cpp:428]   --->   Operation 177 'zext' 'zext_ln428_3' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln428_1 = add i6 %zext_ln428_1, i6 %zext_ln428_3" [patchMaker.cpp:428]   --->   Operation 178 'add' 'add_ln428_1' <Predicate = (!icmp_ln411)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln428 = trunc i6 %add_ln428_1" [patchMaker.cpp:428]   --->   Operation 179 'trunc' 'trunc_ln428' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln428, i3 0" [patchMaker.cpp:428]   --->   Operation 180 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%p_shl9_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln428_1, i1 0" [patchMaker.cpp:428]   --->   Operation 181 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln428 = sub i7 %p_shl8_cast, i7 %p_shl9_cast" [patchMaker.cpp:428]   --->   Operation 182 'sub' 'sub_ln428' <Predicate = (!icmp_ln411)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 183 [1/1] (0.75ns)   --->   "%add_ln428_2 = add i63 %zext_ln417, i63 %zext_ln428_2" [patchMaker.cpp:428]   --->   Operation 183 'add' 'add_ln428_2' <Predicate = (!icmp_ln411)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln428_1 = trunc i63 %add_ln428_2" [patchMaker.cpp:428]   --->   Operation 184 'trunc' 'trunc_ln428_1' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln428_1, i3 0" [patchMaker.cpp:428]   --->   Operation 185 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln428_2 = trunc i63 %add_ln428_2" [patchMaker.cpp:428]   --->   Operation 186 'trunc' 'trunc_ln428_2' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln428_2, i1 0" [patchMaker.cpp:428]   --->   Operation 187 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln428_1 = sub i12 %p_shl6_cast, i12 %p_shl7_cast" [patchMaker.cpp:428]   --->   Operation 188 'sub' 'sub_ln428_1' <Predicate = (!icmp_ln411)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln428_4 = zext i3 %select_ln417" [patchMaker.cpp:428]   --->   Operation 189 'zext' 'zext_ln428_4' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln428_5 = zext i3 %select_ln417" [patchMaker.cpp:428]   --->   Operation 190 'zext' 'zext_ln428_5' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln428_3 = add i7 %sub_ln428, i7 %zext_ln428_5" [patchMaker.cpp:428]   --->   Operation 191 'add' 'add_ln428_3' <Predicate = (!icmp_ln411)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln428_6 = zext i7 %add_ln428_3" [patchMaker.cpp:428]   --->   Operation 192 'zext' 'zext_ln428_6' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%wp_parameters_addr_36 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln428_6" [patchMaker.cpp:428]   --->   Operation 193 'getelementptr' 'wp_parameters_addr_36' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln428_4 = add i12 %sub_ln428_1, i12 %zext_ln428_4" [patchMaker.cpp:428]   --->   Operation 194 'add' 'add_ln428_4' <Predicate = (!icmp_ln411)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 195 [2/2] (0.60ns)   --->   "%wp_parameters_load_15 = load i7 %wp_parameters_addr_36" [patchMaker.cpp:428]   --->   Operation 195 'load' 'wp_parameters_load_15' <Predicate = (!icmp_ln411)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 19 <SV = 15> <Delay = 0.60>
ST_19 : Operation 196 [1/2] (0.60ns)   --->   "%wp_parameters_load_15 = load i7 %wp_parameters_addr_36" [patchMaker.cpp:428]   --->   Operation 196 'load' 'wp_parameters_load_15' <Predicate = (!icmp_ln411)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 20 <SV = 16> <Delay = 1.64>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1_str"   --->   Operation 197 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 198 'speclooptripcount' 'empty_98' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 199 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1_str"   --->   Operation 200 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 201 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln428_7 = zext i12 %add_ln428_4" [patchMaker.cpp:428]   --->   Operation 202 'zext' 'zext_ln428_7' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%patches_parameters_addr_24 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln428_7" [patchMaker.cpp:428]   --->   Operation 203 'getelementptr' 'patches_parameters_addr_24' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln423 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [patchMaker.cpp:423]   --->   Operation 204 'specloopname' 'specloopname_ln423' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (1.64ns)   --->   "%store_ln428 = store i32 %wp_parameters_load_15, i12 %patches_parameters_addr_24" [patchMaker.cpp:428]   --->   Operation 205 'store' 'store_ln428' <Predicate = (!icmp_ln411)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 206 'br' 'br_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>

State 21 <SV = 14> <Delay = 0.70>
ST_21 : Operation 207 [1/1] (0.70ns)   --->   "%add_ln436 = add i6 %trunc_ln323, i6 1" [patchMaker.cpp:436]   --->   Operation 207 'add' 'add_ln436' <Predicate = (!icmp_ln326 & icmp_ln379 & icmp_ln379_1 & icmp_ln392)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i6 %add_ln436" [patchMaker.cpp:436]   --->   Operation 208 'zext' 'zext_ln436' <Predicate = (!icmp_ln326 & icmp_ln379 & icmp_ln379_1 & icmp_ln392)> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%write_ln436 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %zext_ln436" [patchMaker.cpp:436]   --->   Operation 209 'write' 'write_ln436' <Predicate = (!icmp_ln326 & icmp_ln379 & icmp_ln379_1 & icmp_ln392)> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln437 = br void %.loopexit" [patchMaker.cpp:437]   --->   Operation 210 'br' 'br_ln437' <Predicate = (!icmp_ln326 & icmp_ln379 & icmp_ln379_1 & icmp_ln392)> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln440 = ret" [patchMaker.cpp:440]   --->   Operation 211 'ret' 'ret_ln440' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 212 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 1> <Delay = 1.62>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln330_1, void %.preheader2, i7 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:330]   --->   Operation 213 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%a = phi i3 %select_ln330_1, void %.preheader2, i3 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:330]   --->   Operation 214 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%b = phi i5 %add_ln336, void %.preheader2, i5 0, void %.preheader2.preheader.preheader" [patchMaker.cpp:336]   --->   Operation 215 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.70ns)   --->   "%add_ln330_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:330]   --->   Operation 216 'add' 'add_ln330_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 217 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.59ns)   --->   "%icmp_ln330 = icmp_eq  i7 %indvar_flatten, i7 80" [patchMaker.cpp:330]   --->   Operation 218 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln330 = br i1 %icmp_ln330, void %.preheader2, void %.preheader1.preheader.preheader" [patchMaker.cpp:330]   --->   Operation 219 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.57ns)   --->   "%add_ln330 = add i3 %a, i3 1" [patchMaker.cpp:330]   --->   Operation 220 'add' 'add_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 221 [1/1] (0.63ns)   --->   "%icmp_ln336 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:336]   --->   Operation 221 'icmp' 'icmp_ln336' <Predicate = (!icmp_ln330)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [1/1] (0.27ns)   --->   "%select_ln330 = select i1 %icmp_ln336, i5 0, i5 %b" [patchMaker.cpp:330]   --->   Operation 222 'select' 'select_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 223 [1/1] (0.27ns)   --->   "%select_ln330_1 = select i1 %icmp_ln336, i3 %add_ln330, i3 %a" [patchMaker.cpp:330]   --->   Operation 223 'select' 'select_ln330_1' <Predicate = (!icmp_ln330)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 224 [1/1] (0.70ns)   --->   "%add_ln336 = add i5 %select_ln330, i5 1" [patchMaker.cpp:336]   --->   Operation 224 'add' 'add_ln336' <Predicate = (!icmp_ln330)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 2> <Delay = 1.90>
ST_24 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln330_1, i4 0" [patchMaker.cpp:341]   --->   Operation 225 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_24 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i7 %tmp_28" [patchMaker.cpp:341]   --->   Operation 226 'zext' 'tmp_89_cast' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i5 %select_ln330" [patchMaker.cpp:341]   --->   Operation 227 'zext' 'zext_ln341' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (0.70ns)   --->   "%add_ln341 = add i8 %tmp_89_cast, i8 %zext_ln341" [patchMaker.cpp:341]   --->   Operation 228 'add' 'add_ln341' <Predicate = (!icmp_ln330)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln341, i1 0" [patchMaker.cpp:341]   --->   Operation 229 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i9 %tmp_34" [patchMaker.cpp:341]   --->   Operation 230 'zext' 'zext_ln341_2' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln341 = shl i8 %add_ln341, i8 1" [patchMaker.cpp:341]   --->   Operation 231 'shl' 'shl_ln341' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_5 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln341_2" [patchMaker.cpp:341]   --->   Operation 232 'getelementptr' 'wp_superpoints_addr_5' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln341 = or i8 %shl_ln341, i8 1" [patchMaker.cpp:341]   --->   Operation 233 'or' 'or_ln341' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln341_3 = zext i8 %or_ln341" [patchMaker.cpp:341]   --->   Operation 234 'zext' 'zext_ln341_3' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%wp_superpoints_addr_6 = getelementptr i32 %wp_superpoints, i64 0, i64 %zext_ln341_3" [patchMaker.cpp:341]   --->   Operation 235 'getelementptr' 'wp_superpoints_addr_6' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_24 : Operation 236 [2/2] (1.19ns)   --->   "%wp_superpoints_load_4 = load i8 %wp_superpoints_addr_5" [patchMaker.cpp:341]   --->   Operation 236 'load' 'wp_superpoints_load_4' <Predicate = (!icmp_ln330)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_24 : Operation 237 [2/2] (1.19ns)   --->   "%wp_superpoints_load_5 = load i8 %wp_superpoints_addr_6" [patchMaker.cpp:341]   --->   Operation 237 'load' 'wp_superpoints_load_5' <Predicate = (!icmp_ln330)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 25 <SV = 3> <Delay = 1.19>
ST_25 : Operation 238 [1/2] (1.19ns)   --->   "%wp_superpoints_load_4 = load i8 %wp_superpoints_addr_5" [patchMaker.cpp:341]   --->   Operation 238 'load' 'wp_superpoints_load_4' <Predicate = (!icmp_ln330)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_25 : Operation 239 [1/2] (1.19ns)   --->   "%wp_superpoints_load_5 = load i8 %wp_superpoints_addr_6" [patchMaker.cpp:341]   --->   Operation 239 'load' 'wp_superpoints_load_5' <Predicate = (!icmp_ln330)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>

State 26 <SV = 4> <Delay = 2.03>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perSuperpointSP0_add_patch_perPointSP0_str"   --->   Operation 240 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 241 'speclooptripcount' 'empty' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 242 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %add_ln341" [patchMaker.cpp:341]   --->   Operation 243 'zext' 'zext_ln341_1' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_2 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln341_1" [patchMaker.cpp:341]   --->   Operation 244 'getelementptr' 'patches_superpoints_addr_2' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [patchMaker.cpp:336]   --->   Operation 245 'specloopname' 'specloopname_ln336' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.38ns)   --->   "%ref_tmp = call i64 @encodeCoordinates, i32 %wp_superpoints_load_4, i32 %wp_superpoints_load_5" [patchMaker.cpp:341]   --->   Operation 246 'call' 'ref_tmp' <Predicate = (!icmp_ln330)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 247 [1/1] (1.64ns)   --->   "%store_ln341 = store i64 %ref_tmp, i12 %patches_superpoints_addr_2" [patchMaker.cpp:341]   --->   Operation 247 'store' 'store_ln341' <Predicate = (!icmp_ln330)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!icmp_ln330)> <Delay = 0.00>

State 27 <SV = 2> <Delay = 0.38>
ST_27 : Operation 249 [1/1] (0.38ns)   --->   "%br_ln346 = br void %.preheader1.preheader" [patchMaker.cpp:346]   --->   Operation 249 'br' 'br_ln346' <Predicate = true> <Delay = 0.38>

State 28 <SV = 3> <Delay = 1.74>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %add_ln346_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:346]   --->   Operation 250 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%a_3 = phi i3 %select_ln346_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:346]   --->   Operation 251 'phi' 'a_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i6 %select_ln352_2, void %.preheader1, i6 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:352]   --->   Operation 252 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%b_5 = phi i3 %select_ln352_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:352]   --->   Operation 253 'phi' 'b_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%c = phi i3 %add_ln358, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:358]   --->   Operation 254 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (0.70ns)   --->   "%add_ln346_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:346]   --->   Operation 255 'add' 'add_ln346_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 256 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (0.59ns)   --->   "%icmp_ln346 = icmp_eq  i7 %indvar_flatten21, i7 120" [patchMaker.cpp:346]   --->   Operation 257 'icmp' 'icmp_ln346' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln346 = br i1 %icmp_ln346, void %.preheader1, void" [patchMaker.cpp:346]   --->   Operation 258 'br' 'br_ln346' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 259 [1/1] (0.57ns)   --->   "%add_ln346 = add i3 %a_3, i3 1" [patchMaker.cpp:346]   --->   Operation 259 'add' 'add_ln346' <Predicate = (!icmp_ln346)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 260 [1/1] (0.61ns)   --->   "%icmp_ln352 = icmp_eq  i6 %indvar_flatten7, i6 24" [patchMaker.cpp:352]   --->   Operation 260 'icmp' 'icmp_ln352' <Predicate = (!icmp_ln346)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 261 [1/1] (0.27ns)   --->   "%select_ln346 = select i1 %icmp_ln352, i3 0, i3 %b_5" [patchMaker.cpp:346]   --->   Operation 261 'select' 'select_ln346' <Predicate = (!icmp_ln346)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (0.27ns)   --->   "%select_ln346_1 = select i1 %icmp_ln352, i3 %add_ln346, i3 %a_3" [patchMaker.cpp:346]   --->   Operation 262 'select' 'select_ln346_1' <Predicate = (!icmp_ln346)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln346)   --->   "%xor_ln346 = xor i1 %icmp_ln352, i1 1" [patchMaker.cpp:346]   --->   Operation 263 'xor' 'xor_ln346' <Predicate = (!icmp_ln346)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 264 [1/1] (0.49ns)   --->   "%icmp_ln358 = icmp_eq  i3 %c, i3 6" [patchMaker.cpp:358]   --->   Operation 264 'icmp' 'icmp_ln358' <Predicate = (!icmp_ln346)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 265 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln346 = and i1 %icmp_ln358, i1 %xor_ln346" [patchMaker.cpp:346]   --->   Operation 265 'and' 'and_ln346' <Predicate = (!icmp_ln346)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 266 [1/1] (0.57ns)   --->   "%add_ln352 = add i3 %select_ln346, i3 1" [patchMaker.cpp:352]   --->   Operation 266 'add' 'add_ln352' <Predicate = (!icmp_ln346)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln352)   --->   "%or_ln352 = or i1 %and_ln346, i1 %icmp_ln352" [patchMaker.cpp:352]   --->   Operation 267 'or' 'or_ln352' <Predicate = (!icmp_ln346)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 268 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln352 = select i1 %or_ln352, i3 0, i3 %c" [patchMaker.cpp:352]   --->   Operation 268 'select' 'select_ln352' <Predicate = (!icmp_ln346)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 269 [1/1] (0.27ns)   --->   "%select_ln352_1 = select i1 %and_ln346, i3 %add_ln352, i3 %select_ln346" [patchMaker.cpp:352]   --->   Operation 269 'select' 'select_ln352_1' <Predicate = (!icmp_ln346)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 270 [1/1] (0.57ns)   --->   "%add_ln358 = add i3 %select_ln352, i3 1" [patchMaker.cpp:358]   --->   Operation 270 'add' 'add_ln358' <Predicate = (!icmp_ln346)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 271 [1/1] (0.70ns)   --->   "%add_ln352_1 = add i6 %indvar_flatten7, i6 1" [patchMaker.cpp:352]   --->   Operation 271 'add' 'add_ln352_1' <Predicate = (!icmp_ln346)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 272 [1/1] (0.29ns)   --->   "%select_ln352_2 = select i1 %icmp_ln352, i6 1, i6 %add_ln352_1" [patchMaker.cpp:352]   --->   Operation 272 'select' 'select_ln352_2' <Predicate = (!icmp_ln346)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 4> <Delay = 2.10>
ST_29 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln346_1, i2 0" [patchMaker.cpp:363]   --->   Operation 273 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i5 %tmp_32" [patchMaker.cpp:352]   --->   Operation 274 'zext' 'zext_ln352' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i3 %select_ln352_1" [patchMaker.cpp:363]   --->   Operation 275 'zext' 'zext_ln363' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 276 [1/1] (0.70ns)   --->   "%add_ln363 = add i6 %zext_ln352, i6 %zext_ln363" [patchMaker.cpp:363]   --->   Operation 276 'add' 'add_ln363' <Predicate = (!icmp_ln346)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln363, i3 0" [patchMaker.cpp:363]   --->   Operation 277 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln363_1 = zext i9 %tmp_36" [patchMaker.cpp:363]   --->   Operation 278 'zext' 'zext_ln363_1' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln363, i1 0" [patchMaker.cpp:363]   --->   Operation 279 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln363_2 = zext i7 %tmp_37" [patchMaker.cpp:363]   --->   Operation 280 'zext' 'zext_ln363_2' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln363 = sub i12 %zext_ln363_1, i12 %zext_ln363_2" [patchMaker.cpp:363]   --->   Operation 281 'sub' 'sub_ln363' <Predicate = (!icmp_ln346)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_29 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln363_3 = zext i3 %select_ln352" [patchMaker.cpp:363]   --->   Operation 282 'zext' 'zext_ln363_3' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 283 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln363_1 = add i12 %sub_ln363, i12 %zext_ln363_3" [patchMaker.cpp:363]   --->   Operation 283 'add' 'add_ln363_1' <Predicate = (!icmp_ln346)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_29 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln363_4 = zext i12 %add_ln363_1" [patchMaker.cpp:363]   --->   Operation 284 'zext' 'zext_ln363_4' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 285 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln363_4" [patchMaker.cpp:363]   --->   Operation 285 'getelementptr' 'wp_parameters_addr' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 286 [2/2] (0.60ns)   --->   "%wp_parameters_load = load i7 %wp_parameters_addr" [patchMaker.cpp:363]   --->   Operation 286 'load' 'wp_parameters_load' <Predicate = (!icmp_ln346)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 30 <SV = 5> <Delay = 0.60>
ST_30 : Operation 287 [1/2] (0.60ns)   --->   "%wp_parameters_load = load i7 %wp_parameters_addr" [patchMaker.cpp:363]   --->   Operation 287 'load' 'wp_parameters_load' <Predicate = (!icmp_ln346)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 31 <SV = 6> <Delay = 1.64>
ST_31 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str"   --->   Operation 288 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_31 : Operation 289 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 289 'speclooptripcount' 'empty_94' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_31 : Operation 290 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 290 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_31 : Operation 291 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str"   --->   Operation 291 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_31 : Operation 292 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 292 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_31 : Operation 293 [1/1] (0.00ns)   --->   "%patches_parameters_addr_23 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln363_4" [patchMaker.cpp:363]   --->   Operation 293 'getelementptr' 'patches_parameters_addr_23' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_31 : Operation 294 [1/1] (0.00ns)   --->   "%specloopname_ln358 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [patchMaker.cpp:358]   --->   Operation 294 'specloopname' 'specloopname_ln358' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_31 : Operation 295 [1/1] (1.64ns)   --->   "%store_ln363 = store i32 %wp_parameters_load, i12 %patches_parameters_addr_23" [patchMaker.cpp:363]   --->   Operation 295 'store' 'store_ln363' <Predicate = (!icmp_ln346)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_31 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 296 'br' 'br_ln0' <Predicate = (!icmp_ln346)> <Delay = 0.00>

State 32 <SV = 4> <Delay = 0.00>
ST_32 : Operation 297 [1/1] (0.00ns)   --->   "%write_ln372 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 1" [patchMaker.cpp:372]   --->   Operation 297 'write' 'write_ln372' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln373 = br void %.loopexit" [patchMaker.cpp:373]   --->   Operation 298 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	wire read on port 'n_patches_read' (patchMaker.cpp:323) [7]  (0 ns)
	'add' operation ('sub', patchMaker.cpp:326) [13]  (0.707 ns)
	'sub' operation ('empty_95', patchMaker.cpp:326) [22]  (0 ns)
	'add' operation ('empty_96', patchMaker.cpp:326) [23]  (0.756 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:326) [25]  (0 ns)
	'load' operation ('patches_parameters_load', patchMaker.cpp:326) on array 'patches_parameters' [26]  (1.65 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load', patchMaker.cpp:326) on array 'patches_parameters' [26]  (1.65 ns)

 <State 4>: 0.859ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln379', patchMaker.cpp:379) [27]  (0.859 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', patchMaker.cpp:379) [32]  (0 ns)
	'or' operation ('or_ln874') [42]  (0 ns)
	'getelementptr' operation ('wp_superpoints_addr') [44]  (0 ns)
	'load' operation ('wp_superpoints_load') on array 'wp_superpoints' [59]  (1.2 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:381) [53]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:381) on array 'patches_superpoints' [57]  (1.65 ns)

 <State 7>: 1.65ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:381) on array 'patches_superpoints' [57]  (1.65 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'or' operation ('or_ln382', patchMaker.cpp:382) [54]  (0 ns)
	'getelementptr' operation ('patches_superpoints_addr_3', patchMaker.cpp:382) [56]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:382) on array 'patches_superpoints' [63]  (1.65 ns)

 <State 9>: 1.65ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:382) on array 'patches_superpoints' [63]  (1.65 ns)

 <State 10>: 0.859ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln874_4') [66]  (0.859 ns)

 <State 11>: 0.725ns
The critical path consists of the following:
	'add' operation ('add_ln406', patchMaker.cpp:406) [78]  (0.725 ns)

 <State 12>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:401) with incoming values : ('add_ln401', patchMaker.cpp:401) [83]  (0 ns)
	'icmp' operation ('icmp_ln401', patchMaker.cpp:401) [92]  (0.637 ns)
	'select' operation ('select_ln395', patchMaker.cpp:395) [93]  (0.278 ns)
	'add' operation ('add_ln401', patchMaker.cpp:401) [120]  (0.707 ns)

 <State 13>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln406_2', patchMaker.cpp:406) [104]  (0.706 ns)
	'getelementptr' operation ('wp_superpoints_addr_8', patchMaker.cpp:406) [108]  (0 ns)
	'load' operation ('wp_superpoints_load_7', patchMaker.cpp:406) on array 'wp_superpoints' [116]  (1.2 ns)

 <State 14>: 1.45ns
The critical path consists of the following:
	'add' operation ('add_ln406_1', patchMaker.cpp:406) [99]  (0.705 ns)
	'add' operation ('add_ln406_3', patchMaker.cpp:406) [112]  (0.745 ns)

 <State 15>: 2.03ns
The critical path consists of the following:
	'call' operation ('ref_tmp2', patchMaker.cpp:406) to 'encodeCoordinates' [118]  (0.387 ns)
	'store' operation ('store_ln406', patchMaker.cpp:406) of variable 'ref_tmp2', patchMaker.cpp:406 on array 'patches_superpoints' [119]  (1.65 ns)

 <State 16>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten51', patchMaker.cpp:411) with incoming values : ('add_ln411_1', patchMaker.cpp:411) [125]  (0.387 ns)

 <State 17>: 1.75ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten37', patchMaker.cpp:417) with incoming values : ('select_ln417_2', patchMaker.cpp:417) [127]  (0 ns)
	'icmp' operation ('icmp_ln417', patchMaker.cpp:417) [138]  (0.619 ns)
	'select' operation ('select_ln411', patchMaker.cpp:411) [139]  (0.278 ns)
	'add' operation ('add_ln417', patchMaker.cpp:417) [151]  (0.572 ns)
	'select' operation ('select_ln417_1', patchMaker.cpp:417) [155]  (0.278 ns)

 <State 18>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln428_1', patchMaker.cpp:428) [158]  (0.707 ns)
	'sub' operation ('sub_ln428', patchMaker.cpp:428) [162]  (0 ns)
	'add' operation ('add_ln428_3', patchMaker.cpp:428) [172]  (0.723 ns)
	'getelementptr' operation ('wp_parameters_addr_36', patchMaker.cpp:428) [174]  (0 ns)
	'load' operation ('wp_parameters_load_15', patchMaker.cpp:428) on array 'wp_parameters' [179]  (0.6 ns)

 <State 19>: 0.6ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_15', patchMaker.cpp:428) on array 'wp_parameters' [179]  (0.6 ns)

 <State 20>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_addr_24', patchMaker.cpp:428) [177]  (0 ns)
	'store' operation ('store_ln428', patchMaker.cpp:428) of variable 'wp_parameters_load_15', patchMaker.cpp:428 on array 'patches_parameters' [180]  (1.65 ns)

 <State 21>: 0.706ns
The critical path consists of the following:
	'add' operation ('add_ln436', patchMaker.cpp:436) [186]  (0.706 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:336) with incoming values : ('add_ln336', patchMaker.cpp:336) [197]  (0 ns)
	'icmp' operation ('icmp_ln336', patchMaker.cpp:336) [206]  (0.637 ns)
	'select' operation ('select_ln330', patchMaker.cpp:330) [207]  (0.278 ns)
	'add' operation ('add_ln336', patchMaker.cpp:336) [228]  (0.707 ns)

 <State 24>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln341', patchMaker.cpp:341) [213]  (0.706 ns)
	'getelementptr' operation ('wp_superpoints_addr_5', patchMaker.cpp:341) [218]  (0 ns)
	'load' operation ('wp_superpoints_load_4', patchMaker.cpp:341) on array 'wp_superpoints' [224]  (1.2 ns)

 <State 25>: 1.2ns
The critical path consists of the following:
	'load' operation ('wp_superpoints_load_4', patchMaker.cpp:341) on array 'wp_superpoints' [224]  (1.2 ns)

 <State 26>: 2.03ns
The critical path consists of the following:
	'call' operation ('ref_tmp', patchMaker.cpp:341) to 'encodeCoordinates' [226]  (0.387 ns)
	'store' operation ('store_ln341', patchMaker.cpp:341) of variable 'ref_tmp', patchMaker.cpp:341 on array 'patches_superpoints' [227]  (1.65 ns)

 <State 27>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', patchMaker.cpp:346) with incoming values : ('add_ln346_1', patchMaker.cpp:346) [233]  (0.387 ns)

 <State 28>: 1.75ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', patchMaker.cpp:352) with incoming values : ('select_ln352_2', patchMaker.cpp:352) [235]  (0 ns)
	'icmp' operation ('icmp_ln352', patchMaker.cpp:352) [246]  (0.619 ns)
	'select' operation ('select_ln346', patchMaker.cpp:346) [247]  (0.278 ns)
	'add' operation ('add_ln352', patchMaker.cpp:352) [255]  (0.572 ns)
	'select' operation ('select_ln352_1', patchMaker.cpp:352) [259]  (0.278 ns)

 <State 29>: 2.1ns
The critical path consists of the following:
	'add' operation ('add_ln363', patchMaker.cpp:363) [261]  (0.707 ns)
	'sub' operation ('sub_ln363', patchMaker.cpp:363) [266]  (0 ns)
	'add' operation ('add_ln363_1', patchMaker.cpp:363) [269]  (0.797 ns)
	'getelementptr' operation ('wp_parameters_addr', patchMaker.cpp:363) [271]  (0 ns)
	'load' operation ('wp_parameters_load', patchMaker.cpp:363) on array 'wp_parameters' [274]  (0.6 ns)

 <State 30>: 0.6ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load', patchMaker.cpp:363) on array 'wp_parameters' [274]  (0.6 ns)

 <State 31>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_addr_23', patchMaker.cpp:363) [272]  (0 ns)
	'store' operation ('store_ln363', patchMaker.cpp:363) of variable 'wp_parameters_load', patchMaker.cpp:363 on array 'patches_parameters' [275]  (1.65 ns)

 <State 32>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
