// Origin: mlx-lm@2184db2, mlx_lm/models/gated_delta.py:352.
// Representative call: scalar g, Dk=128, 8 rows per SIMD; lanes_per_row=4, values_per_lane=32.
// Grid=(32, Dv/8, B*Hv), threadgroup=(32, 2, 1).
// Templates InT=float32, StT=float32, Dk=128, Dv=128, Hk=2, Hv=2; concrete instantiation custom_kernel_gated_delta_step_packed_btree__float_float_128_128_2_2_float_float_float_float_float_float_int32_ts_float_float.

template <typename InT, typename StT, int Dk, int Dv, int Hk, int Hv>
[[kernel]] void custom_kernel_gated_delta_step_packed_btree__float_float_128_128_2_2_float_float_float_float_float_float_int32_ts_float_float(
  const device float* q [[buffer(0)]],
  const device float* k [[buffer(1)]],
  const device float* v [[buffer(2)]],
  const device float* g [[buffer(3)]],
  const device float* beta [[buffer(4)]],
  const device float* state_in [[buffer(5)]],
  const constant int32_t& T [[buffer(6)]],
  device float* y [[buffer(7)]],
  device float* state_out [[buffer(8)]],
  uint thread_index_in_simdgroup [[thread_index_in_simdgroup]],
  uint3 thread_position_in_grid [[thread_position_in_grid]]
) {

constexpr int lanes_per_row = 4;
constexpr int rows_per_simdgroup = 32 / lanes_per_row;
constexpr int values_per_lane = Dk / lanes_per_row;
constexpr int partials_per_lane = values_per_lane / 4;

auto n = thread_position_in_grid.z;
auto b_idx = n / Hv;
auto hv_idx = n % Hv;
auto hk_idx = hv_idx / (Hv / Hk);

auto lane = thread_index_in_simdgroup;
auto row_in_simdgroup = lane / lanes_per_row;
auto lane_in_row = lane & (lanes_per_row - 1);
auto row_group = thread_position_in_grid.y;
auto dv_idx = row_group * rows_per_simdgroup + row_in_simdgroup;

// q, k: [B, T, Hk, Dk]
auto q_ = q + (b_idx * T * Hk + hk_idx) * Dk + lane_in_row * values_per_lane;
auto k_ = k + (b_idx * T * Hk + hk_idx) * Dk + lane_in_row * values_per_lane;

// v, y: [B, T, Hv, Dv]
auto v_ = v + (b_idx * T * Hv + hv_idx) * Dv;
y += (b_idx * T * Hv + hv_idx) * Dv;

// state_in, state_out: [B, Hv, Dv, Dk]
auto i_state = state_in + (n * Dv + dv_idx) * Dk + lane_in_row * values_per_lane;
auto o_state = state_out + (n * Dv + dv_idx) * Dk + lane_in_row * values_per_lane;

float state[values_per_lane];
for (int i = 0; i < values_per_lane; ++i) {
  state[i] = static_cast<float>(i_state[i]);
}

// g, beta: [B, T, Hv]
auto g_ = g + b_idx * T * Hv;
auto beta_ = beta + b_idx * T * Hv;

for (int t = 0; t < T; ++t) {
  float gt = static_cast<float>(g_[hv_idx]);

  // Partials mirror the generic kernel: each 4-element chain is one
  // original lane's sequential accumulation.
  float part[partials_per_lane];
  for (int pb = 0; pb < partials_per_lane; ++pb) {
    float acc = 0.0f;
    for (int i = 0; i < 4; ++i) {
      int e = pb * 4 + i;
      state[e] = state[e] * gt;
      acc += state[e] * static_cast<float>(k_[e]);
    }
    part[pb] = acc;
  }
  // Butterfly levels xor 1,2,4 stay inside this lane (commutative
  // pairwise tree); levels xor 8,16 become the row-group shuffles.
  float kv_mem =
      ((part[0] + part[1]) + (part[2] + part[3])) +
      ((part[4] + part[5]) + (part[6] + part[7]));
  kv_mem += simd_shuffle_xor(kv_mem, 1);
  kv_mem += simd_shuffle_xor(kv_mem, 2);

  auto delta =
      (static_cast<float>(v_[dv_idx]) - kv_mem) *
      static_cast<float>(beta_[hv_idx]);

  for (int pb = 0; pb < partials_per_lane; ++pb) {
    float acc = 0.0f;
    for (int i = 0; i < 4; ++i) {
      int e = pb * 4 + i;
      state[e] = state[e] + static_cast<float>(k_[e]) * delta;
      acc += state[e] * static_cast<float>(q_[e]);
    }
    part[pb] = acc;
  }
  float out =
      ((part[0] + part[1]) + (part[2] + part[3])) +
      ((part[4] + part[5]) + (part[6] + part[7]));
  out += simd_shuffle_xor(out, 1);
  out += simd_shuffle_xor(out, 2);
  if (lane_in_row == 0) {
    y[dv_idx] = static_cast<InT>(out);
  }

  q_ += Hk * Dk;
  k_ += Hk * Dk;
  v_ += Hv * Dv;
  y += Hv * Dv;
  g_ += Hv;
  beta_ += Hv;
}

for (int i = 0; i < values_per_lane; ++i) {
  o_state[i] = static_cast<StT>(state[i]);
}
}

template [[host_name("custom_kernel_gated_delta_step_packed_btree__float_float_128_128_2_2_float_float_float_float_float_float_int32_ts_float_float")]] [[kernel]] decltype(custom_kernel_gated_delta_step_packed_btree__float_float_128_128_2_2_float_float_float_float_float_float_int32_ts_float_float<float, float, 128, 128, 2, 2>) custom_kernel_gated_delta_step_packed_btree__float_float_128_128_2_2_float_float_float_float_float_float_int32_ts_float_float<float, float, 128, 128, 2, 2>;
