#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov  3 18:06:40 2024
# Process ID: 34336
# Current directory: D:/VerilogFile/state_machine/state_machine.runs/synth_1
# Command line: vivado.exe -log state_machine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source state_machine.tcl
# Log file: D:/VerilogFile/state_machine/state_machine.runs/synth_1/state_machine.vds
# Journal file: D:/VerilogFile/state_machine/state_machine.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source state_machine.tcl -notrace
Command: synth_design -top state_machine -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 339.020 ; gain = 77.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'state_machine' [D:/VerilogFile/state_machine/state_machine.srcs/sources_1/new/state_machine.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter DIVIDER bound to: 10416 - type: integer 
	Parameter DELAY_CNT_MAX bound to: 10000000 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/VerilogFile/state_machine/state_machine.srcs/sources_1/new/state_machine.v:84]
INFO: [Synth 8-226] default block is never used [D:/VerilogFile/state_machine/state_machine.srcs/sources_1/new/state_machine.v:107]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (1#1) [D:/VerilogFile/state_machine/state_machine.srcs/sources_1/new/state_machine.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 394.926 ; gain = 133.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 394.926 ; gain = 133.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 394.926 ; gain = 133.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VerilogFile/state_machine/state_machine.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/VerilogFile/state_machine/state_machine.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VerilogFile/state_machine/state_machine.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/state_machine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/state_machine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 737.695 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 737.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 737.695 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 737.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 737.695 ; gain = 475.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 737.695 ; gain = 475.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 737.695 ; gain = 475.824
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'state_machine'
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delay_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   START |                             0010 |                               01
                    DATA |                             0100 |                               10
                    STOP |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 737.695 ; gain = 475.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\index_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[9][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\student_id_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\student_id_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[14]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[15]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[16]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[17]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[18]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[19]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[20]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[21]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[22]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[23]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[24]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[25]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[26]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[27]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[28]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[29]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'baud_cnt_reg[30]' (FDC) to 'baud_cnt_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\baud_cnt_reg[31] )
INFO: [Synth 8-3886] merging instance 'data_reg[5]' (FDCE) to 'data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/delay_cnt_reg[28]' (FDCE) to 'i_0/delay_cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/delay_cnt_reg[26]' (FDCE) to 'i_0/delay_cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/delay_cnt_reg[31]' (FDCE) to 'i_0/delay_cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/delay_cnt_reg[29]' (FDCE) to 'i_0/delay_cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/delay_cnt_reg[27]' (FDCE) to 'i_0/delay_cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/delay_cnt_reg[25]' (FDCE) to 'i_0/delay_cnt_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\delay_cnt_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 737.695 ; gain = 475.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 737.695 ; gain = 475.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 737.695 ; gain = 475.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 754.332 ; gain = 492.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 754.332 ; gain = 492.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 754.332 ; gain = 492.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 754.332 ; gain = 492.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 754.332 ; gain = 492.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 754.332 ; gain = 492.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 754.332 ; gain = 492.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |     5|
|6     |LUT4   |    12|
|7     |LUT5   |    19|
|8     |LUT6   |    29|
|9     |FDCE   |    54|
|10    |FDPE   |     2|
|11    |IBUF   |     2|
|12    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   140|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 754.332 ; gain = 492.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 754.332 ; gain = 149.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 754.332 ; gain = 492.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 755.180 ; gain = 493.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VerilogFile/state_machine/state_machine.runs/synth_1/state_machine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file state_machine_utilization_synth.rpt -pb state_machine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 18:06:56 2024...
