
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kill_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401750 <.init>:
  401750:	stp	x29, x30, [sp, #-16]!
  401754:	mov	x29, sp
  401758:	bl	401c90 <ferror@plt+0x60>
  40175c:	ldp	x29, x30, [sp], #16
  401760:	ret

Disassembly of section .plt:

0000000000401770 <memcpy@plt-0x20>:
  401770:	stp	x16, x30, [sp, #-16]!
  401774:	adrp	x16, 418000 <ferror@plt+0x163d0>
  401778:	ldr	x17, [x16, #4088]
  40177c:	add	x16, x16, #0xff8
  401780:	br	x17
  401784:	nop
  401788:	nop
  40178c:	nop

0000000000401790 <memcpy@plt>:
  401790:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401794:	ldr	x17, [x16]
  401798:	add	x16, x16, #0x0
  40179c:	br	x17

00000000004017a0 <_exit@plt>:
  4017a0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4017a4:	ldr	x17, [x16, #8]
  4017a8:	add	x16, x16, #0x8
  4017ac:	br	x17

00000000004017b0 <strtoul@plt>:
  4017b0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4017b4:	ldr	x17, [x16, #16]
  4017b8:	add	x16, x16, #0x10
  4017bc:	br	x17

00000000004017c0 <strlen@plt>:
  4017c0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4017c4:	ldr	x17, [x16, #24]
  4017c8:	add	x16, x16, #0x18
  4017cc:	br	x17

00000000004017d0 <sigqueue@plt>:
  4017d0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4017d4:	ldr	x17, [x16, #32]
  4017d8:	add	x16, x16, #0x20
  4017dc:	br	x17

00000000004017e0 <fputs@plt>:
  4017e0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4017e4:	ldr	x17, [x16, #40]
  4017e8:	add	x16, x16, #0x28
  4017ec:	br	x17

00000000004017f0 <exit@plt>:
  4017f0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4017f4:	ldr	x17, [x16, #48]
  4017f8:	add	x16, x16, #0x30
  4017fc:	br	x17

0000000000401800 <dup@plt>:
  401800:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401804:	ldr	x17, [x16, #56]
  401808:	add	x16, x16, #0x38
  40180c:	br	x17

0000000000401810 <__libc_current_sigrtmax@plt>:
  401810:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401814:	ldr	x17, [x16, #64]
  401818:	add	x16, x16, #0x40
  40181c:	br	x17

0000000000401820 <strtoimax@plt>:
  401820:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401824:	ldr	x17, [x16, #72]
  401828:	add	x16, x16, #0x48
  40182c:	br	x17

0000000000401830 <strtod@plt>:
  401830:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401834:	ldr	x17, [x16, #80]
  401838:	add	x16, x16, #0x50
  40183c:	br	x17

0000000000401840 <ttyname@plt>:
  401840:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401844:	ldr	x17, [x16, #88]
  401848:	add	x16, x16, #0x58
  40184c:	br	x17

0000000000401850 <sprintf@plt>:
  401850:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401854:	ldr	x17, [x16, #96]
  401858:	add	x16, x16, #0x60
  40185c:	br	x17

0000000000401860 <getuid@plt>:
  401860:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401864:	ldr	x17, [x16, #104]
  401868:	add	x16, x16, #0x68
  40186c:	br	x17

0000000000401870 <opendir@plt>:
  401870:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401874:	ldr	x17, [x16, #112]
  401878:	add	x16, x16, #0x70
  40187c:	br	x17

0000000000401880 <__cxa_atexit@plt>:
  401880:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401884:	ldr	x17, [x16, #120]
  401888:	add	x16, x16, #0x78
  40188c:	br	x17

0000000000401890 <fputc@plt>:
  401890:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401894:	ldr	x17, [x16, #128]
  401898:	add	x16, x16, #0x80
  40189c:	br	x17

00000000004018a0 <kill@plt>:
  4018a0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4018a4:	ldr	x17, [x16, #136]
  4018a8:	add	x16, x16, #0x88
  4018ac:	br	x17

00000000004018b0 <snprintf@plt>:
  4018b0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4018b4:	ldr	x17, [x16, #144]
  4018b8:	add	x16, x16, #0x90
  4018bc:	br	x17

00000000004018c0 <localeconv@plt>:
  4018c0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4018c4:	ldr	x17, [x16, #152]
  4018c8:	add	x16, x16, #0x98
  4018cc:	br	x17

00000000004018d0 <fileno@plt>:
  4018d0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4018d4:	ldr	x17, [x16, #160]
  4018d8:	add	x16, x16, #0xa0
  4018dc:	br	x17

00000000004018e0 <fclose@plt>:
  4018e0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4018e4:	ldr	x17, [x16, #168]
  4018e8:	add	x16, x16, #0xa8
  4018ec:	br	x17

00000000004018f0 <malloc@plt>:
  4018f0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4018f4:	ldr	x17, [x16, #176]
  4018f8:	add	x16, x16, #0xb0
  4018fc:	br	x17

0000000000401900 <open@plt>:
  401900:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401904:	ldr	x17, [x16, #184]
  401908:	add	x16, x16, #0xb8
  40190c:	br	x17

0000000000401910 <strncmp@plt>:
  401910:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401914:	ldr	x17, [x16, #192]
  401918:	add	x16, x16, #0xc0
  40191c:	br	x17

0000000000401920 <bindtextdomain@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401924:	ldr	x17, [x16, #200]
  401928:	add	x16, x16, #0xc8
  40192c:	br	x17

0000000000401930 <__libc_current_sigrtmin@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401934:	ldr	x17, [x16, #208]
  401938:	add	x16, x16, #0xd0
  40193c:	br	x17

0000000000401940 <__libc_start_main@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401944:	ldr	x17, [x16, #216]
  401948:	add	x16, x16, #0xd8
  40194c:	br	x17

0000000000401950 <fgetc@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401954:	ldr	x17, [x16, #224]
  401958:	add	x16, x16, #0xe0
  40195c:	br	x17

0000000000401960 <memset@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401964:	ldr	x17, [x16, #232]
  401968:	add	x16, x16, #0xe8
  40196c:	br	x17

0000000000401970 <fdopen@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401974:	ldr	x17, [x16, #240]
  401978:	add	x16, x16, #0xf0
  40197c:	br	x17

0000000000401980 <calloc@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401984:	ldr	x17, [x16, #248]
  401988:	add	x16, x16, #0xf8
  40198c:	br	x17

0000000000401990 <strcasecmp@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401994:	ldr	x17, [x16, #256]
  401998:	add	x16, x16, #0x100
  40199c:	br	x17

00000000004019a0 <readdir@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4019a4:	ldr	x17, [x16, #264]
  4019a8:	add	x16, x16, #0x108
  4019ac:	br	x17

00000000004019b0 <strdup@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4019b4:	ldr	x17, [x16, #272]
  4019b8:	add	x16, x16, #0x110
  4019bc:	br	x17

00000000004019c0 <closedir@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4019c4:	ldr	x17, [x16, #280]
  4019c8:	add	x16, x16, #0x118
  4019cc:	br	x17

00000000004019d0 <close@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4019d4:	ldr	x17, [x16, #288]
  4019d8:	add	x16, x16, #0x120
  4019dc:	br	x17

00000000004019e0 <__gmon_start__@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4019e4:	ldr	x17, [x16, #296]
  4019e8:	add	x16, x16, #0x128
  4019ec:	br	x17

00000000004019f0 <strtoumax@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  4019f4:	ldr	x17, [x16, #304]
  4019f8:	add	x16, x16, #0x130
  4019fc:	br	x17

0000000000401a00 <abort@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401a04:	ldr	x17, [x16, #312]
  401a08:	add	x16, x16, #0x138
  401a0c:	br	x17

0000000000401a10 <puts@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401a14:	ldr	x17, [x16, #320]
  401a18:	add	x16, x16, #0x140
  401a1c:	br	x17

0000000000401a20 <textdomain@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401a24:	ldr	x17, [x16, #328]
  401a28:	add	x16, x16, #0x148
  401a2c:	br	x17

0000000000401a30 <strcmp@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401a34:	ldr	x17, [x16, #336]
  401a38:	add	x16, x16, #0x150
  401a3c:	br	x17

0000000000401a40 <warn@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401a44:	ldr	x17, [x16, #344]
  401a48:	add	x16, x16, #0x158
  401a4c:	br	x17

0000000000401a50 <__ctype_b_loc@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401a54:	ldr	x17, [x16, #352]
  401a58:	add	x16, x16, #0x160
  401a5c:	br	x17

0000000000401a60 <strtol@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401a64:	ldr	x17, [x16, #360]
  401a68:	add	x16, x16, #0x168
  401a6c:	br	x17

0000000000401a70 <free@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401a74:	ldr	x17, [x16, #368]
  401a78:	add	x16, x16, #0x170
  401a7c:	br	x17

0000000000401a80 <strncasecmp@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401a84:	ldr	x17, [x16, #376]
  401a88:	add	x16, x16, #0x178
  401a8c:	br	x17

0000000000401a90 <nanosleep@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401a94:	ldr	x17, [x16, #384]
  401a98:	add	x16, x16, #0x180
  401a9c:	br	x17

0000000000401aa0 <vasprintf@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401aa4:	ldr	x17, [x16, #392]
  401aa8:	add	x16, x16, #0x188
  401aac:	br	x17

0000000000401ab0 <strndup@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401ab4:	ldr	x17, [x16, #400]
  401ab8:	add	x16, x16, #0x190
  401abc:	br	x17

0000000000401ac0 <strspn@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401ac4:	ldr	x17, [x16, #408]
  401ac8:	add	x16, x16, #0x198
  401acc:	br	x17

0000000000401ad0 <strchr@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401ad4:	ldr	x17, [x16, #416]
  401ad8:	add	x16, x16, #0x1a0
  401adc:	br	x17

0000000000401ae0 <fwrite@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401ae4:	ldr	x17, [x16, #424]
  401ae8:	add	x16, x16, #0x1a8
  401aec:	br	x17

0000000000401af0 <fflush@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401af4:	ldr	x17, [x16, #432]
  401af8:	add	x16, x16, #0x1b0
  401afc:	br	x17

0000000000401b00 <dirfd@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401b04:	ldr	x17, [x16, #440]
  401b08:	add	x16, x16, #0x1b8
  401b0c:	br	x17

0000000000401b10 <warnx@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401b14:	ldr	x17, [x16, #448]
  401b18:	add	x16, x16, #0x1c0
  401b1c:	br	x17

0000000000401b20 <read@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401b24:	ldr	x17, [x16, #456]
  401b28:	add	x16, x16, #0x1c8
  401b2c:	br	x17

0000000000401b30 <isatty@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401b34:	ldr	x17, [x16, #464]
  401b38:	add	x16, x16, #0x1d0
  401b3c:	br	x17

0000000000401b40 <__isoc99_sscanf@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401b44:	ldr	x17, [x16, #472]
  401b48:	add	x16, x16, #0x1d8
  401b4c:	br	x17

0000000000401b50 <errx@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401b54:	ldr	x17, [x16, #480]
  401b58:	add	x16, x16, #0x1e0
  401b5c:	br	x17

0000000000401b60 <strcspn@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401b64:	ldr	x17, [x16, #488]
  401b68:	add	x16, x16, #0x1e8
  401b6c:	br	x17

0000000000401b70 <openat@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401b74:	ldr	x17, [x16, #496]
  401b78:	add	x16, x16, #0x1f0
  401b7c:	br	x17

0000000000401b80 <printf@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401b84:	ldr	x17, [x16, #504]
  401b88:	add	x16, x16, #0x1f8
  401b8c:	br	x17

0000000000401b90 <__assert_fail@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401b94:	ldr	x17, [x16, #512]
  401b98:	add	x16, x16, #0x200
  401b9c:	br	x17

0000000000401ba0 <__errno_location@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401ba4:	ldr	x17, [x16, #520]
  401ba8:	add	x16, x16, #0x208
  401bac:	br	x17

0000000000401bb0 <getenv@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401bb4:	ldr	x17, [x16, #528]
  401bb8:	add	x16, x16, #0x210
  401bbc:	br	x17

0000000000401bc0 <gettext@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401bc4:	ldr	x17, [x16, #536]
  401bc8:	add	x16, x16, #0x218
  401bcc:	br	x17

0000000000401bd0 <fprintf@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401bd4:	ldr	x17, [x16, #544]
  401bd8:	add	x16, x16, #0x220
  401bdc:	br	x17

0000000000401be0 <fgets@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401be4:	ldr	x17, [x16, #552]
  401be8:	add	x16, x16, #0x228
  401bec:	br	x17

0000000000401bf0 <err@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401bf4:	ldr	x17, [x16, #560]
  401bf8:	add	x16, x16, #0x230
  401bfc:	br	x17

0000000000401c00 <ioctl@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401c04:	ldr	x17, [x16, #568]
  401c08:	add	x16, x16, #0x238
  401c0c:	br	x17

0000000000401c10 <setlocale@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401c14:	ldr	x17, [x16, #576]
  401c18:	add	x16, x16, #0x240
  401c1c:	br	x17

0000000000401c20 <__fxstatat@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401c24:	ldr	x17, [x16, #584]
  401c28:	add	x16, x16, #0x248
  401c2c:	br	x17

0000000000401c30 <ferror@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x173d0>
  401c34:	ldr	x17, [x16, #592]
  401c38:	add	x16, x16, #0x250
  401c3c:	br	x17

Disassembly of section .text:

0000000000401c40 <.text>:
  401c40:	mov	x29, #0x0                   	// #0
  401c44:	mov	x30, #0x0                   	// #0
  401c48:	mov	x5, x0
  401c4c:	ldr	x1, [sp]
  401c50:	add	x2, sp, #0x8
  401c54:	mov	x6, sp
  401c58:	movz	x0, #0x0, lsl #48
  401c5c:	movk	x0, #0x0, lsl #32
  401c60:	movk	x0, #0x40, lsl #16
  401c64:	movk	x0, #0x2e24
  401c68:	movz	x3, #0x0, lsl #48
  401c6c:	movk	x3, #0x0, lsl #32
  401c70:	movk	x3, #0x40, lsl #16
  401c74:	movk	x3, #0x6ca8
  401c78:	movz	x4, #0x0, lsl #48
  401c7c:	movk	x4, #0x0, lsl #32
  401c80:	movk	x4, #0x40, lsl #16
  401c84:	movk	x4, #0x6d28
  401c88:	bl	401940 <__libc_start_main@plt>
  401c8c:	bl	401a00 <abort@plt>
  401c90:	adrp	x0, 418000 <ferror@plt+0x163d0>
  401c94:	ldr	x0, [x0, #4064]
  401c98:	cbz	x0, 401ca0 <ferror@plt+0x70>
  401c9c:	b	4019e0 <__gmon_start__@plt>
  401ca0:	ret
  401ca4:	stp	x29, x30, [sp, #-32]!
  401ca8:	mov	x29, sp
  401cac:	adrp	x0, 419000 <ferror@plt+0x173d0>
  401cb0:	add	x0, x0, #0x288
  401cb4:	str	x0, [sp, #24]
  401cb8:	ldr	x0, [sp, #24]
  401cbc:	str	x0, [sp, #24]
  401cc0:	ldr	x1, [sp, #24]
  401cc4:	adrp	x0, 419000 <ferror@plt+0x173d0>
  401cc8:	add	x0, x0, #0x288
  401ccc:	cmp	x1, x0
  401cd0:	b.eq	401d0c <ferror@plt+0xdc>  // b.none
  401cd4:	adrp	x0, 406000 <ferror@plt+0x43d0>
  401cd8:	add	x0, x0, #0xd78
  401cdc:	ldr	x0, [x0]
  401ce0:	str	x0, [sp, #16]
  401ce4:	ldr	x0, [sp, #16]
  401ce8:	str	x0, [sp, #16]
  401cec:	ldr	x0, [sp, #16]
  401cf0:	cmp	x0, #0x0
  401cf4:	b.eq	401d10 <ferror@plt+0xe0>  // b.none
  401cf8:	ldr	x1, [sp, #16]
  401cfc:	adrp	x0, 419000 <ferror@plt+0x173d0>
  401d00:	add	x0, x0, #0x288
  401d04:	blr	x1
  401d08:	b	401d10 <ferror@plt+0xe0>
  401d0c:	nop
  401d10:	ldp	x29, x30, [sp], #32
  401d14:	ret
  401d18:	stp	x29, x30, [sp, #-48]!
  401d1c:	mov	x29, sp
  401d20:	adrp	x0, 419000 <ferror@plt+0x173d0>
  401d24:	add	x0, x0, #0x288
  401d28:	str	x0, [sp, #40]
  401d2c:	ldr	x0, [sp, #40]
  401d30:	str	x0, [sp, #40]
  401d34:	ldr	x1, [sp, #40]
  401d38:	adrp	x0, 419000 <ferror@plt+0x173d0>
  401d3c:	add	x0, x0, #0x288
  401d40:	sub	x0, x1, x0
  401d44:	asr	x0, x0, #3
  401d48:	lsr	x1, x0, #63
  401d4c:	add	x0, x1, x0
  401d50:	asr	x0, x0, #1
  401d54:	str	x0, [sp, #32]
  401d58:	ldr	x0, [sp, #32]
  401d5c:	cmp	x0, #0x0
  401d60:	b.eq	401da0 <ferror@plt+0x170>  // b.none
  401d64:	adrp	x0, 406000 <ferror@plt+0x43d0>
  401d68:	add	x0, x0, #0xd80
  401d6c:	ldr	x0, [x0]
  401d70:	str	x0, [sp, #24]
  401d74:	ldr	x0, [sp, #24]
  401d78:	str	x0, [sp, #24]
  401d7c:	ldr	x0, [sp, #24]
  401d80:	cmp	x0, #0x0
  401d84:	b.eq	401da4 <ferror@plt+0x174>  // b.none
  401d88:	ldr	x2, [sp, #24]
  401d8c:	ldr	x1, [sp, #32]
  401d90:	adrp	x0, 419000 <ferror@plt+0x173d0>
  401d94:	add	x0, x0, #0x288
  401d98:	blr	x2
  401d9c:	b	401da4 <ferror@plt+0x174>
  401da0:	nop
  401da4:	ldp	x29, x30, [sp], #48
  401da8:	ret
  401dac:	stp	x29, x30, [sp, #-16]!
  401db0:	mov	x29, sp
  401db4:	adrp	x0, 419000 <ferror@plt+0x173d0>
  401db8:	add	x0, x0, #0x2a0
  401dbc:	ldrb	w0, [x0]
  401dc0:	and	x0, x0, #0xff
  401dc4:	cmp	x0, #0x0
  401dc8:	b.ne	401de4 <ferror@plt+0x1b4>  // b.any
  401dcc:	bl	401ca4 <ferror@plt+0x74>
  401dd0:	adrp	x0, 419000 <ferror@plt+0x173d0>
  401dd4:	add	x0, x0, #0x2a0
  401dd8:	mov	w1, #0x1                   	// #1
  401ddc:	strb	w1, [x0]
  401de0:	b	401de8 <ferror@plt+0x1b8>
  401de4:	nop
  401de8:	ldp	x29, x30, [sp], #16
  401dec:	ret
  401df0:	stp	x29, x30, [sp, #-16]!
  401df4:	mov	x29, sp
  401df8:	bl	401d18 <ferror@plt+0xe8>
  401dfc:	nop
  401e00:	ldp	x29, x30, [sp], #16
  401e04:	ret
  401e08:	stp	x29, x30, [sp, #-48]!
  401e0c:	mov	x29, sp
  401e10:	str	x0, [sp, #24]
  401e14:	bl	401ba0 <__errno_location@plt>
  401e18:	str	wzr, [x0]
  401e1c:	ldr	x0, [sp, #24]
  401e20:	bl	401c30 <ferror@plt>
  401e24:	cmp	w0, #0x0
  401e28:	b.ne	401e84 <ferror@plt+0x254>  // b.any
  401e2c:	ldr	x0, [sp, #24]
  401e30:	bl	401af0 <fflush@plt>
  401e34:	cmp	w0, #0x0
  401e38:	b.ne	401e84 <ferror@plt+0x254>  // b.any
  401e3c:	ldr	x0, [sp, #24]
  401e40:	bl	4018d0 <fileno@plt>
  401e44:	str	w0, [sp, #44]
  401e48:	ldr	w0, [sp, #44]
  401e4c:	cmp	w0, #0x0
  401e50:	b.lt	401e8c <ferror@plt+0x25c>  // b.tstop
  401e54:	ldr	w0, [sp, #44]
  401e58:	bl	401800 <dup@plt>
  401e5c:	str	w0, [sp, #44]
  401e60:	ldr	w0, [sp, #44]
  401e64:	cmp	w0, #0x0
  401e68:	b.lt	401e8c <ferror@plt+0x25c>  // b.tstop
  401e6c:	ldr	w0, [sp, #44]
  401e70:	bl	4019d0 <close@plt>
  401e74:	cmp	w0, #0x0
  401e78:	b.ne	401e8c <ferror@plt+0x25c>  // b.any
  401e7c:	mov	w0, #0x0                   	// #0
  401e80:	b	401eac <ferror@plt+0x27c>
  401e84:	nop
  401e88:	b	401e90 <ferror@plt+0x260>
  401e8c:	nop
  401e90:	bl	401ba0 <__errno_location@plt>
  401e94:	ldr	w0, [x0]
  401e98:	cmp	w0, #0x9
  401e9c:	b.ne	401ea8 <ferror@plt+0x278>  // b.any
  401ea0:	mov	w0, #0x0                   	// #0
  401ea4:	b	401eac <ferror@plt+0x27c>
  401ea8:	mov	w0, #0xffffffff            	// #-1
  401eac:	ldp	x29, x30, [sp], #48
  401eb0:	ret
  401eb4:	stp	x29, x30, [sp, #-16]!
  401eb8:	mov	x29, sp
  401ebc:	adrp	x0, 419000 <ferror@plt+0x173d0>
  401ec0:	add	x0, x0, #0x290
  401ec4:	ldr	x0, [x0]
  401ec8:	bl	401e08 <ferror@plt+0x1d8>
  401ecc:	cmp	w0, #0x0
  401ed0:	b.eq	401f20 <ferror@plt+0x2f0>  // b.none
  401ed4:	bl	401ba0 <__errno_location@plt>
  401ed8:	ldr	w0, [x0]
  401edc:	cmp	w0, #0x20
  401ee0:	b.eq	401f20 <ferror@plt+0x2f0>  // b.none
  401ee4:	bl	401ba0 <__errno_location@plt>
  401ee8:	ldr	w0, [x0]
  401eec:	cmp	w0, #0x0
  401ef0:	b.eq	401f08 <ferror@plt+0x2d8>  // b.none
  401ef4:	adrp	x0, 406000 <ferror@plt+0x43d0>
  401ef8:	add	x0, x0, #0xd88
  401efc:	bl	401bc0 <gettext@plt>
  401f00:	bl	401a40 <warn@plt>
  401f04:	b	401f18 <ferror@plt+0x2e8>
  401f08:	adrp	x0, 406000 <ferror@plt+0x43d0>
  401f0c:	add	x0, x0, #0xd88
  401f10:	bl	401bc0 <gettext@plt>
  401f14:	bl	401b10 <warnx@plt>
  401f18:	mov	w0, #0x1                   	// #1
  401f1c:	bl	4017a0 <_exit@plt>
  401f20:	adrp	x0, 419000 <ferror@plt+0x173d0>
  401f24:	add	x0, x0, #0x288
  401f28:	ldr	x0, [x0]
  401f2c:	bl	401e08 <ferror@plt+0x1d8>
  401f30:	cmp	w0, #0x0
  401f34:	b.eq	401f40 <ferror@plt+0x310>  // b.none
  401f38:	mov	w0, #0x1                   	// #1
  401f3c:	bl	4017a0 <_exit@plt>
  401f40:	nop
  401f44:	ldp	x29, x30, [sp], #16
  401f48:	ret
  401f4c:	stp	x29, x30, [sp, #-16]!
  401f50:	mov	x29, sp
  401f54:	adrp	x0, 401000 <memcpy@plt-0x790>
  401f58:	add	x0, x0, #0xeb4
  401f5c:	bl	406d30 <ferror@plt+0x5100>
  401f60:	nop
  401f64:	ldp	x29, x30, [sp], #16
  401f68:	ret
  401f6c:	stp	x29, x30, [sp, #-48]!
  401f70:	mov	x29, sp
  401f74:	str	w0, [sp, #28]
  401f78:	ldr	w0, [sp, #28]
  401f7c:	bl	406248 <ferror@plt+0x4618>
  401f80:	str	x0, [sp, #40]
  401f84:	ldr	x0, [sp, #40]
  401f88:	cmp	x0, #0x0
  401f8c:	b.eq	401f9c <ferror@plt+0x36c>  // b.none
  401f90:	ldr	x0, [sp, #40]
  401f94:	bl	401a10 <puts@plt>
  401f98:	b	401ff8 <ferror@plt+0x3c8>
  401f9c:	bl	401930 <__libc_current_sigrtmin@plt>
  401fa0:	mov	w1, w0
  401fa4:	ldr	w0, [sp, #28]
  401fa8:	cmp	w0, w1
  401fac:	b.lt	401fe8 <ferror@plt+0x3b8>  // b.tstop
  401fb0:	bl	401810 <__libc_current_sigrtmax@plt>
  401fb4:	mov	w1, w0
  401fb8:	ldr	w0, [sp, #28]
  401fbc:	cmp	w0, w1
  401fc0:	b.gt	401fe8 <ferror@plt+0x3b8>
  401fc4:	bl	401930 <__libc_current_sigrtmin@plt>
  401fc8:	mov	w1, w0
  401fcc:	ldr	w0, [sp, #28]
  401fd0:	sub	w0, w0, w1
  401fd4:	mov	w1, w0
  401fd8:	adrp	x0, 406000 <ferror@plt+0x43d0>
  401fdc:	add	x0, x0, #0xd98
  401fe0:	bl	401b80 <printf@plt>
  401fe4:	b	401ff8 <ferror@plt+0x3c8>
  401fe8:	ldr	w1, [sp, #28]
  401fec:	adrp	x0, 406000 <ferror@plt+0x43d0>
  401ff0:	add	x0, x0, #0xda0
  401ff4:	bl	401b80 <printf@plt>
  401ff8:	ldp	x29, x30, [sp], #48
  401ffc:	ret
  402000:	stp	x29, x30, [sp, #-64]!
  402004:	mov	x29, sp
  402008:	str	x0, [sp, #56]
  40200c:	str	x1, [sp, #48]
  402010:	str	x2, [sp, #40]
  402014:	str	w3, [sp, #36]
  402018:	str	x4, [sp, #24]
  40201c:	ldr	x0, [sp, #40]
  402020:	ldr	x0, [x0]
  402024:	add	x0, x0, #0xb
  402028:	ldr	x1, [sp, #48]
  40202c:	cmp	x1, x0
  402030:	b.cs	402048 <ferror@plt+0x418>  // b.hs, b.nlast
  402034:	ldr	x1, [sp, #56]
  402038:	mov	w0, #0xa                   	// #10
  40203c:	bl	401890 <fputc@plt>
  402040:	ldr	x0, [sp, #40]
  402044:	str	xzr, [x0]
  402048:	ldr	x0, [sp, #40]
  40204c:	ldr	x0, [x0]
  402050:	add	x1, x0, #0xb
  402054:	ldr	x0, [sp, #40]
  402058:	str	x1, [x0]
  40205c:	ldr	x3, [sp, #24]
  402060:	ldr	w2, [sp, #36]
  402064:	adrp	x0, 406000 <ferror@plt+0x43d0>
  402068:	add	x1, x0, #0xda8
  40206c:	ldr	x0, [sp, #56]
  402070:	bl	401bd0 <fprintf@plt>
  402074:	nop
  402078:	ldp	x29, x30, [sp], #64
  40207c:	ret
  402080:	stp	x29, x30, [sp, #-80]!
  402084:	mov	x29, sp
  402088:	str	x0, [sp, #24]
  40208c:	str	w1, [sp, #20]
  402090:	str	xzr, [sp, #48]
  402094:	str	xzr, [sp, #40]
  402098:	str	wzr, [sp, #36]
  40209c:	ldr	w0, [sp, #20]
  4020a0:	cmp	w0, #0x0
  4020a4:	b.ne	40216c <ferror@plt+0x53c>  // b.any
  4020a8:	str	xzr, [sp, #72]
  4020ac:	b	402128 <ferror@plt+0x4f8>
  4020b0:	ldr	x0, [sp, #40]
  4020b4:	bl	4017c0 <strlen@plt>
  4020b8:	add	x0, x0, #0x1
  4020bc:	str	x0, [sp, #56]
  4020c0:	ldr	x1, [sp, #48]
  4020c4:	ldr	x0, [sp, #56]
  4020c8:	add	x0, x1, x0
  4020cc:	cmp	x0, #0x48
  4020d0:	b.ls	4020e8 <ferror@plt+0x4b8>  // b.plast
  4020d4:	ldr	x1, [sp, #24]
  4020d8:	mov	w0, #0xa                   	// #10
  4020dc:	bl	401890 <fputc@plt>
  4020e0:	str	xzr, [sp, #48]
  4020e4:	b	402100 <ferror@plt+0x4d0>
  4020e8:	ldr	x0, [sp, #48]
  4020ec:	cmp	x0, #0x0
  4020f0:	b.eq	402100 <ferror@plt+0x4d0>  // b.none
  4020f4:	ldr	x1, [sp, #24]
  4020f8:	mov	w0, #0x20                  	// #32
  4020fc:	bl	401890 <fputc@plt>
  402100:	ldr	x1, [sp, #48]
  402104:	ldr	x0, [sp, #56]
  402108:	add	x0, x1, x0
  40210c:	str	x0, [sp, #48]
  402110:	ldr	x0, [sp, #40]
  402114:	ldr	x1, [sp, #24]
  402118:	bl	4017e0 <fputs@plt>
  40211c:	ldr	x0, [sp, #72]
  402120:	add	x0, x0, #0x1
  402124:	str	x0, [sp, #72]
  402128:	add	x0, sp, #0x28
  40212c:	mov	x2, #0x0                   	// #0
  402130:	mov	x1, x0
  402134:	ldr	x0, [sp, #72]
  402138:	bl	4062bc <ferror@plt+0x468c>
  40213c:	cmp	w0, #0x0
  402140:	b.eq	4020b0 <ferror@plt+0x480>  // b.none
  402144:	ldr	x3, [sp, #24]
  402148:	mov	x2, #0x1a                  	// #26
  40214c:	mov	x1, #0x1                   	// #1
  402150:	adrp	x0, 406000 <ferror@plt+0x43d0>
  402154:	add	x0, x0, #0xdb8
  402158:	bl	401ae0 <fwrite@plt>
  40215c:	ldr	x1, [sp, #24]
  402160:	mov	w0, #0xa                   	// #10
  402164:	bl	401890 <fputc@plt>
  402168:	b	402234 <ferror@plt+0x604>
  40216c:	mov	w0, #0x49                  	// #73
  402170:	bl	405d98 <ferror@plt+0x4168>
  402174:	sub	w0, w0, #0x1
  402178:	sxtw	x0, w0
  40217c:	str	x0, [sp, #64]
  402180:	str	xzr, [sp, #72]
  402184:	b	4021b8 <ferror@plt+0x588>
  402188:	ldr	w1, [sp, #36]
  40218c:	ldr	x2, [sp, #40]
  402190:	add	x0, sp, #0x30
  402194:	mov	x4, x2
  402198:	mov	w3, w1
  40219c:	mov	x2, x0
  4021a0:	ldr	x1, [sp, #64]
  4021a4:	ldr	x0, [sp, #24]
  4021a8:	bl	402000 <ferror@plt+0x3d0>
  4021ac:	ldr	x0, [sp, #72]
  4021b0:	add	x0, x0, #0x1
  4021b4:	str	x0, [sp, #72]
  4021b8:	add	x1, sp, #0x24
  4021bc:	add	x0, sp, #0x28
  4021c0:	mov	x2, x1
  4021c4:	mov	x1, x0
  4021c8:	ldr	x0, [sp, #72]
  4021cc:	bl	4062bc <ferror@plt+0x468c>
  4021d0:	cmp	w0, #0x0
  4021d4:	b.eq	402188 <ferror@plt+0x558>  // b.none
  4021d8:	bl	401930 <__libc_current_sigrtmin@plt>
  4021dc:	mov	w2, w0
  4021e0:	add	x1, sp, #0x30
  4021e4:	adrp	x0, 406000 <ferror@plt+0x43d0>
  4021e8:	add	x4, x0, #0xdd8
  4021ec:	mov	w3, w2
  4021f0:	mov	x2, x1
  4021f4:	ldr	x1, [sp, #64]
  4021f8:	ldr	x0, [sp, #24]
  4021fc:	bl	402000 <ferror@plt+0x3d0>
  402200:	bl	401810 <__libc_current_sigrtmax@plt>
  402204:	mov	w2, w0
  402208:	add	x1, sp, #0x30
  40220c:	adrp	x0, 406000 <ferror@plt+0x43d0>
  402210:	add	x4, x0, #0xde0
  402214:	mov	w3, w2
  402218:	mov	x2, x1
  40221c:	ldr	x1, [sp, #64]
  402220:	ldr	x0, [sp, #24]
  402224:	bl	402000 <ferror@plt+0x3d0>
  402228:	ldr	x1, [sp, #24]
  40222c:	mov	w0, #0xa                   	// #10
  402230:	bl	401890 <fputc@plt>
  402234:	ldp	x29, x30, [sp], #80
  402238:	ret
  40223c:	stp	x29, x30, [sp, #-32]!
  402240:	mov	x29, sp
  402244:	str	x0, [sp, #24]
  402248:	adrp	x0, 406000 <ferror@plt+0x43d0>
  40224c:	add	x0, x0, #0xde8
  402250:	bl	401bc0 <gettext@plt>
  402254:	ldr	x1, [sp, #24]
  402258:	bl	401b10 <warnx@plt>
  40225c:	adrp	x0, 419000 <ferror@plt+0x173d0>
  402260:	add	x0, x0, #0x288
  402264:	ldr	x0, [x0]
  402268:	mov	w1, #0x1                   	// #1
  40226c:	bl	402080 <ferror@plt+0x450>
  402270:	mov	w0, #0x1                   	// #1
  402274:	bl	4017f0 <exit@plt>
  402278:	stp	x29, x30, [sp, #-48]!
  40227c:	mov	x29, sp
  402280:	str	x0, [sp, #24]
  402284:	str	w1, [sp, #20]
  402288:	bl	401a50 <__ctype_b_loc@plt>
  40228c:	ldr	x1, [x0]
  402290:	ldr	x0, [sp, #24]
  402294:	ldrsb	w0, [x0]
  402298:	sxtb	x0, w0
  40229c:	lsl	x0, x0, #1
  4022a0:	add	x0, x1, x0
  4022a4:	ldrh	w0, [x0]
  4022a8:	and	w0, w0, #0x800
  4022ac:	cmp	w0, #0x0
  4022b0:	b.eq	402338 <ferror@plt+0x708>  // b.none
  4022b4:	add	x0, sp, #0x20
  4022b8:	mov	w2, #0xa                   	// #10
  4022bc:	mov	x1, x0
  4022c0:	ldr	x0, [sp, #24]
  4022c4:	bl	401a60 <strtol@plt>
  4022c8:	str	w0, [sp, #44]
  4022cc:	ldr	w0, [sp, #44]
  4022d0:	cmp	w0, #0x40
  4022d4:	b.le	402300 <ferror@plt+0x6d0>
  4022d8:	ldr	w0, [sp, #20]
  4022dc:	cmp	w0, #0x0
  4022e0:	b.eq	402300 <ferror@plt+0x6d0>  // b.none
  4022e4:	ldr	w0, [sp, #44]
  4022e8:	and	w0, w0, #0x80
  4022ec:	cmp	w0, #0x0
  4022f0:	b.eq	402300 <ferror@plt+0x6d0>  // b.none
  4022f4:	ldr	w0, [sp, #44]
  4022f8:	sub	w0, w0, #0x80
  4022fc:	str	w0, [sp, #44]
  402300:	ldr	x0, [sp, #32]
  402304:	ldrsb	w0, [x0]
  402308:	cmp	w0, #0x0
  40230c:	b.ne	402328 <ferror@plt+0x6f8>  // b.any
  402310:	ldr	w0, [sp, #44]
  402314:	cmp	w0, #0x0
  402318:	b.lt	402328 <ferror@plt+0x6f8>  // b.tstop
  40231c:	ldr	w0, [sp, #44]
  402320:	cmp	w0, #0x40
  402324:	b.le	402330 <ferror@plt+0x700>
  402328:	mov	w0, #0xffffffff            	// #-1
  40232c:	b	402340 <ferror@plt+0x710>
  402330:	ldr	w0, [sp, #44]
  402334:	b	402340 <ferror@plt+0x710>
  402338:	ldr	x0, [sp, #24]
  40233c:	bl	406178 <ferror@plt+0x4548>
  402340:	ldp	x29, x30, [sp], #48
  402344:	ret
  402348:	stp	x29, x30, [sp, #-48]!
  40234c:	mov	x29, sp
  402350:	str	x19, [sp, #16]
  402354:	adrp	x0, 419000 <ferror@plt+0x173d0>
  402358:	add	x0, x0, #0x290
  40235c:	ldr	x0, [x0]
  402360:	str	x0, [sp, #40]
  402364:	adrp	x0, 406000 <ferror@plt+0x43d0>
  402368:	add	x0, x0, #0xe10
  40236c:	bl	401bc0 <gettext@plt>
  402370:	ldr	x1, [sp, #40]
  402374:	bl	4017e0 <fputs@plt>
  402378:	adrp	x0, 406000 <ferror@plt+0x43d0>
  40237c:	add	x0, x0, #0xe20
  402380:	bl	401bc0 <gettext@plt>
  402384:	mov	x1, x0
  402388:	adrp	x0, 419000 <ferror@plt+0x173d0>
  40238c:	add	x0, x0, #0x298
  402390:	ldr	x0, [x0]
  402394:	mov	x2, x0
  402398:	ldr	x0, [sp, #40]
  40239c:	bl	401bd0 <fprintf@plt>
  4023a0:	ldr	x1, [sp, #40]
  4023a4:	mov	w0, #0xa                   	// #10
  4023a8:	bl	401890 <fputc@plt>
  4023ac:	adrp	x0, 406000 <ferror@plt+0x43d0>
  4023b0:	add	x0, x0, #0xe40
  4023b4:	bl	401bc0 <gettext@plt>
  4023b8:	ldr	x1, [sp, #40]
  4023bc:	bl	4017e0 <fputs@plt>
  4023c0:	adrp	x0, 406000 <ferror@plt+0x43d0>
  4023c4:	add	x0, x0, #0xe60
  4023c8:	bl	401bc0 <gettext@plt>
  4023cc:	ldr	x1, [sp, #40]
  4023d0:	bl	4017e0 <fputs@plt>
  4023d4:	adrp	x0, 406000 <ferror@plt+0x43d0>
  4023d8:	add	x0, x0, #0xe70
  4023dc:	bl	401bc0 <gettext@plt>
  4023e0:	ldr	x1, [sp, #40]
  4023e4:	bl	4017e0 <fputs@plt>
  4023e8:	adrp	x0, 406000 <ferror@plt+0x43d0>
  4023ec:	add	x0, x0, #0xf08
  4023f0:	bl	401bc0 <gettext@plt>
  4023f4:	ldr	x1, [sp, #40]
  4023f8:	bl	4017e0 <fputs@plt>
  4023fc:	adrp	x0, 406000 <ferror@plt+0x43d0>
  402400:	add	x0, x0, #0xf48
  402404:	bl	401bc0 <gettext@plt>
  402408:	ldr	x1, [sp, #40]
  40240c:	bl	4017e0 <fputs@plt>
  402410:	adrp	x0, 406000 <ferror@plt+0x43d0>
  402414:	add	x0, x0, #0xf98
  402418:	bl	401bc0 <gettext@plt>
  40241c:	ldr	x1, [sp, #40]
  402420:	bl	4017e0 <fputs@plt>
  402424:	adrp	x0, 406000 <ferror@plt+0x43d0>
  402428:	add	x0, x0, #0xfd8
  40242c:	bl	401bc0 <gettext@plt>
  402430:	ldr	x1, [sp, #40]
  402434:	bl	4017e0 <fputs@plt>
  402438:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40243c:	add	x0, x0, #0x30
  402440:	bl	401bc0 <gettext@plt>
  402444:	ldr	x1, [sp, #40]
  402448:	bl	4017e0 <fputs@plt>
  40244c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402450:	add	x0, x0, #0x68
  402454:	bl	401bc0 <gettext@plt>
  402458:	ldr	x1, [sp, #40]
  40245c:	bl	4017e0 <fputs@plt>
  402460:	ldr	x1, [sp, #40]
  402464:	mov	w0, #0xa                   	// #10
  402468:	bl	401890 <fputc@plt>
  40246c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402470:	add	x0, x0, #0xa8
  402474:	bl	401bc0 <gettext@plt>
  402478:	mov	x19, x0
  40247c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402480:	add	x0, x0, #0xc0
  402484:	bl	401bc0 <gettext@plt>
  402488:	mov	x4, x0
  40248c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402490:	add	x3, x0, #0xd0
  402494:	mov	x2, x19
  402498:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40249c:	add	x1, x0, #0xe0
  4024a0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4024a4:	add	x0, x0, #0xf0
  4024a8:	bl	401b80 <printf@plt>
  4024ac:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4024b0:	add	x0, x0, #0x108
  4024b4:	bl	401bc0 <gettext@plt>
  4024b8:	mov	x2, x0
  4024bc:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4024c0:	add	x1, x0, #0x128
  4024c4:	mov	x0, x2
  4024c8:	bl	401b80 <printf@plt>
  4024cc:	mov	w0, #0x0                   	// #0
  4024d0:	bl	4017f0 <exit@plt>
  4024d4:	stp	x29, x30, [sp, #-32]!
  4024d8:	mov	x29, sp
  4024dc:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4024e0:	add	x0, x0, #0x130
  4024e4:	bl	401bc0 <gettext@plt>
  4024e8:	mov	x3, x0
  4024ec:	adrp	x0, 419000 <ferror@plt+0x173d0>
  4024f0:	add	x0, x0, #0x298
  4024f4:	ldr	x1, [x0]
  4024f8:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4024fc:	add	x2, x0, #0x140
  402500:	mov	x0, x3
  402504:	bl	401b80 <printf@plt>
  402508:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40250c:	add	x0, x0, #0x158
  402510:	bl	401bc0 <gettext@plt>
  402514:	mov	x2, x0
  402518:	adrp	x0, 419000 <ferror@plt+0x173d0>
  40251c:	add	x0, x0, #0x290
  402520:	ldr	x0, [x0]
  402524:	mov	x1, x0
  402528:	mov	x0, x2
  40252c:	bl	4017e0 <fputs@plt>
  402530:	str	xzr, [sp, #24]
  402534:	b	40259c <ferror@plt+0x96c>
  402538:	adrp	x0, 419000 <ferror@plt+0x173d0>
  40253c:	add	x0, x0, #0x268
  402540:	ldr	x1, [sp, #24]
  402544:	ldr	x2, [x0, x1, lsl #3]
  402548:	adrp	x0, 419000 <ferror@plt+0x173d0>
  40254c:	add	x0, x0, #0x290
  402550:	ldr	x0, [x0]
  402554:	mov	x1, x0
  402558:	mov	x0, x2
  40255c:	bl	4017e0 <fputs@plt>
  402560:	ldr	x0, [sp, #24]
  402564:	cmn	x0, #0x1
  402568:	b.ne	402590 <ferror@plt+0x960>  // b.any
  40256c:	adrp	x0, 419000 <ferror@plt+0x173d0>
  402570:	add	x0, x0, #0x290
  402574:	ldr	x0, [x0]
  402578:	mov	x3, x0
  40257c:	mov	x2, #0x2                   	// #2
  402580:	mov	x1, #0x1                   	// #1
  402584:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402588:	add	x0, x0, #0x168
  40258c:	bl	401ae0 <fwrite@plt>
  402590:	ldr	x0, [sp, #24]
  402594:	add	x0, x0, #0x1
  402598:	str	x0, [sp, #24]
  40259c:	ldr	x0, [sp, #24]
  4025a0:	cmp	x0, #0x0
  4025a4:	b.eq	402538 <ferror@plt+0x908>  // b.none
  4025a8:	adrp	x0, 419000 <ferror@plt+0x173d0>
  4025ac:	add	x0, x0, #0x290
  4025b0:	ldr	x0, [x0]
  4025b4:	mov	x3, x0
  4025b8:	mov	x2, #0x2                   	// #2
  4025bc:	mov	x1, #0x1                   	// #1
  4025c0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4025c4:	add	x0, x0, #0x170
  4025c8:	bl	401ae0 <fwrite@plt>
  4025cc:	mov	w0, #0x0                   	// #0
  4025d0:	bl	4017f0 <exit@plt>
  4025d4:	stp	x29, x30, [sp, #-64]!
  4025d8:	mov	x29, sp
  4025dc:	str	w0, [sp, #44]
  4025e0:	str	x1, [sp, #32]
  4025e4:	str	x2, [sp, #24]
  4025e8:	ldr	w0, [sp, #44]
  4025ec:	sub	w0, w0, #0x1
  4025f0:	str	w0, [sp, #44]
  4025f4:	ldr	x0, [sp, #32]
  4025f8:	add	x0, x0, #0x8
  4025fc:	str	x0, [sp, #32]
  402600:	b	402ca8 <ferror@plt+0x1078>
  402604:	ldr	x0, [sp, #32]
  402608:	ldr	x0, [x0]
  40260c:	str	x0, [sp, #56]
  402610:	ldr	x0, [sp, #56]
  402614:	ldrsb	w0, [x0]
  402618:	cmp	w0, #0x2d
  40261c:	b.ne	402cb8 <ferror@plt+0x1088>  // b.any
  402620:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402624:	add	x1, x0, #0x178
  402628:	ldr	x0, [sp, #56]
  40262c:	bl	401a30 <strcmp@plt>
  402630:	cmp	w0, #0x0
  402634:	b.ne	402654 <ferror@plt+0xa24>  // b.any
  402638:	ldr	w0, [sp, #44]
  40263c:	sub	w0, w0, #0x1
  402640:	str	w0, [sp, #44]
  402644:	ldr	x0, [sp, #32]
  402648:	add	x0, x0, #0x8
  40264c:	str	x0, [sp, #32]
  402650:	b	402cc4 <ferror@plt+0x1094>
  402654:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402658:	add	x1, x0, #0x180
  40265c:	ldr	x0, [sp, #56]
  402660:	bl	401a30 <strcmp@plt>
  402664:	cmp	w0, #0x0
  402668:	b.eq	40269c <ferror@plt+0xa6c>  // b.none
  40266c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402670:	add	x1, x0, #0x188
  402674:	ldr	x0, [sp, #56]
  402678:	bl	401a30 <strcmp@plt>
  40267c:	cmp	w0, #0x0
  402680:	b.eq	40269c <ferror@plt+0xa6c>  // b.none
  402684:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402688:	add	x1, x0, #0x190
  40268c:	ldr	x0, [sp, #56]
  402690:	bl	401a30 <strcmp@plt>
  402694:	cmp	w0, #0x0
  402698:	b.ne	4026a0 <ferror@plt+0xa70>  // b.any
  40269c:	bl	4024d4 <ferror@plt+0x8a4>
  4026a0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4026a4:	add	x1, x0, #0x1a0
  4026a8:	ldr	x0, [sp, #56]
  4026ac:	bl	401a30 <strcmp@plt>
  4026b0:	cmp	w0, #0x0
  4026b4:	b.eq	4026d0 <ferror@plt+0xaa0>  // b.none
  4026b8:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4026bc:	add	x1, x0, #0x1a8
  4026c0:	ldr	x0, [sp, #56]
  4026c4:	bl	401a30 <strcmp@plt>
  4026c8:	cmp	w0, #0x0
  4026cc:	b.ne	4026d4 <ferror@plt+0xaa4>  // b.any
  4026d0:	bl	402348 <ferror@plt+0x718>
  4026d4:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4026d8:	add	x1, x0, #0x1b0
  4026dc:	ldr	x0, [sp, #56]
  4026e0:	bl	401a30 <strcmp@plt>
  4026e4:	cmp	w0, #0x0
  4026e8:	b.ne	402700 <ferror@plt+0xad0>  // b.any
  4026ec:	ldr	x0, [sp, #24]
  4026f0:	ldrb	w1, [x0, #24]
  4026f4:	orr	w1, w1, #0x10
  4026f8:	strb	w1, [x0, #24]
  4026fc:	b	402c90 <ferror@plt+0x1060>
  402700:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402704:	add	x1, x0, #0x1c0
  402708:	ldr	x0, [sp, #56]
  40270c:	bl	401a30 <strcmp@plt>
  402710:	cmp	w0, #0x0
  402714:	b.eq	402730 <ferror@plt+0xb00>  // b.none
  402718:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40271c:	add	x1, x0, #0x1c8
  402720:	ldr	x0, [sp, #56]
  402724:	bl	401a30 <strcmp@plt>
  402728:	cmp	w0, #0x0
  40272c:	b.ne	402744 <ferror@plt+0xb14>  // b.any
  402730:	ldr	x0, [sp, #24]
  402734:	ldrb	w1, [x0, #24]
  402738:	orr	w1, w1, #0x1
  40273c:	strb	w1, [x0, #24]
  402740:	b	402c90 <ferror@plt+0x1060>
  402744:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402748:	add	x1, x0, #0x1d0
  40274c:	ldr	x0, [sp, #56]
  402750:	bl	401a30 <strcmp@plt>
  402754:	cmp	w0, #0x0
  402758:	b.eq	402774 <ferror@plt+0xb44>  // b.none
  40275c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402760:	add	x1, x0, #0x1d8
  402764:	ldr	x0, [sp, #56]
  402768:	bl	401a30 <strcmp@plt>
  40276c:	cmp	w0, #0x0
  402770:	b.ne	402824 <ferror@plt+0xbf4>  // b.any
  402774:	ldr	w0, [sp, #44]
  402778:	cmp	w0, #0x1
  40277c:	b.gt	40279c <ferror@plt+0xb6c>
  402780:	adrp	x0, 419000 <ferror@plt+0x173d0>
  402784:	add	x0, x0, #0x290
  402788:	ldr	x0, [x0]
  40278c:	mov	w1, #0x0                   	// #0
  402790:	bl	402080 <ferror@plt+0x450>
  402794:	mov	w0, #0x0                   	// #0
  402798:	bl	4017f0 <exit@plt>
  40279c:	ldr	w0, [sp, #44]
  4027a0:	cmp	w0, #0x2
  4027a4:	b.le	4027c0 <ferror@plt+0xb90>
  4027a8:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4027ac:	add	x0, x0, #0x1e0
  4027b0:	bl	401bc0 <gettext@plt>
  4027b4:	mov	x1, x0
  4027b8:	mov	w0, #0x1                   	// #1
  4027bc:	bl	401b50 <errx@plt>
  4027c0:	ldr	x0, [sp, #32]
  4027c4:	ldr	x0, [x0, #8]
  4027c8:	str	x0, [sp, #56]
  4027cc:	mov	w1, #0x1                   	// #1
  4027d0:	ldr	x0, [sp, #56]
  4027d4:	bl	402278 <ferror@plt+0x648>
  4027d8:	mov	w1, w0
  4027dc:	ldr	x0, [sp, #24]
  4027e0:	str	w1, [x0, #12]
  4027e4:	ldr	x0, [sp, #24]
  4027e8:	ldr	w0, [x0, #12]
  4027ec:	cmp	w0, #0x0
  4027f0:	b.ge	402810 <ferror@plt+0xbe0>  // b.tcont
  4027f4:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4027f8:	add	x0, x0, #0x1f8
  4027fc:	bl	401bc0 <gettext@plt>
  402800:	ldr	x2, [sp, #56]
  402804:	mov	x1, x0
  402808:	mov	w0, #0x1                   	// #1
  40280c:	bl	401b50 <errx@plt>
  402810:	ldr	x0, [sp, #24]
  402814:	ldr	w0, [x0, #12]
  402818:	bl	401f6c <ferror@plt+0x33c>
  40281c:	mov	w0, #0x0                   	// #0
  402820:	bl	4017f0 <exit@plt>
  402824:	mov	x2, #0x7                   	// #7
  402828:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40282c:	add	x1, x0, #0x210
  402830:	ldr	x0, [sp, #56]
  402834:	bl	401910 <strncmp@plt>
  402838:	cmp	w0, #0x0
  40283c:	b.eq	40285c <ferror@plt+0xc2c>  // b.none
  402840:	mov	x2, #0x3                   	// #3
  402844:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402848:	add	x1, x0, #0x218
  40284c:	ldr	x0, [sp, #56]
  402850:	bl	401910 <strncmp@plt>
  402854:	cmp	w0, #0x0
  402858:	b.ne	4028c8 <ferror@plt+0xc98>  // b.any
  40285c:	mov	w1, #0x3d                  	// #61
  402860:	ldr	x0, [sp, #56]
  402864:	bl	401ad0 <strchr@plt>
  402868:	add	x0, x0, #0x1
  40286c:	str	x0, [sp, #48]
  402870:	mov	w1, #0x1                   	// #1
  402874:	ldr	x0, [sp, #48]
  402878:	bl	402278 <ferror@plt+0x648>
  40287c:	mov	w1, w0
  402880:	ldr	x0, [sp, #24]
  402884:	str	w1, [x0, #12]
  402888:	ldr	x0, [sp, #24]
  40288c:	ldr	w0, [x0, #12]
  402890:	cmp	w0, #0x0
  402894:	b.ge	4028b4 <ferror@plt+0xc84>  // b.tcont
  402898:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40289c:	add	x0, x0, #0x1f8
  4028a0:	bl	401bc0 <gettext@plt>
  4028a4:	ldr	x2, [sp, #48]
  4028a8:	mov	x1, x0
  4028ac:	mov	w0, #0x1                   	// #1
  4028b0:	bl	401b50 <errx@plt>
  4028b4:	ldr	x0, [sp, #24]
  4028b8:	ldr	w0, [x0, #12]
  4028bc:	bl	401f6c <ferror@plt+0x33c>
  4028c0:	mov	w0, #0x0                   	// #0
  4028c4:	bl	4017f0 <exit@plt>
  4028c8:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4028cc:	add	x1, x0, #0x220
  4028d0:	ldr	x0, [sp, #56]
  4028d4:	bl	401a30 <strcmp@plt>
  4028d8:	cmp	w0, #0x0
  4028dc:	b.eq	4028f8 <ferror@plt+0xcc8>  // b.none
  4028e0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4028e4:	add	x1, x0, #0x228
  4028e8:	ldr	x0, [sp, #56]
  4028ec:	bl	401a30 <strcmp@plt>
  4028f0:	cmp	w0, #0x0
  4028f4:	b.ne	402914 <ferror@plt+0xce4>  // b.any
  4028f8:	adrp	x0, 419000 <ferror@plt+0x173d0>
  4028fc:	add	x0, x0, #0x290
  402900:	ldr	x0, [x0]
  402904:	mov	w1, #0x1                   	// #1
  402908:	bl	402080 <ferror@plt+0x450>
  40290c:	mov	w0, #0x0                   	// #0
  402910:	bl	4017f0 <exit@plt>
  402914:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402918:	add	x1, x0, #0x230
  40291c:	ldr	x0, [sp, #56]
  402920:	bl	401a30 <strcmp@plt>
  402924:	cmp	w0, #0x0
  402928:	b.eq	402944 <ferror@plt+0xd14>  // b.none
  40292c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402930:	add	x1, x0, #0x238
  402934:	ldr	x0, [sp, #56]
  402938:	bl	401a30 <strcmp@plt>
  40293c:	cmp	w0, #0x0
  402940:	b.ne	4029d4 <ferror@plt+0xda4>  // b.any
  402944:	ldr	x0, [sp, #24]
  402948:	ldrb	w1, [x0, #24]
  40294c:	orr	w1, w1, #0x4
  402950:	strb	w1, [x0, #24]
  402954:	ldr	x0, [sp, #24]
  402958:	ldrb	w0, [x0, #24]
  40295c:	and	w0, w0, #0x2
  402960:	and	w0, w0, #0xff
  402964:	cmp	w0, #0x0
  402968:	b.eq	402994 <ferror@plt+0xd64>  // b.none
  40296c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402970:	add	x0, x0, #0x240
  402974:	bl	401bc0 <gettext@plt>
  402978:	mov	x1, x0
  40297c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402980:	add	x3, x0, #0x268
  402984:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402988:	add	x2, x0, #0x238
  40298c:	mov	w0, #0x1                   	// #1
  402990:	bl	401b50 <errx@plt>
  402994:	ldr	x0, [sp, #24]
  402998:	ldrb	w0, [x0, #24]
  40299c:	and	w0, w0, #0x8
  4029a0:	and	w0, w0, #0xff
  4029a4:	cmp	w0, #0x0
  4029a8:	b.eq	402c7c <ferror@plt+0x104c>  // b.none
  4029ac:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4029b0:	add	x0, x0, #0x240
  4029b4:	bl	401bc0 <gettext@plt>
  4029b8:	mov	x1, x0
  4029bc:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4029c0:	add	x3, x0, #0x278
  4029c4:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4029c8:	add	x2, x0, #0x238
  4029cc:	mov	w0, #0x1                   	// #1
  4029d0:	bl	401b50 <errx@plt>
  4029d4:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4029d8:	add	x1, x0, #0x280
  4029dc:	ldr	x0, [sp, #56]
  4029e0:	bl	401a30 <strcmp@plt>
  4029e4:	cmp	w0, #0x0
  4029e8:	b.eq	402a04 <ferror@plt+0xdd4>  // b.none
  4029ec:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4029f0:	add	x1, x0, #0x268
  4029f4:	ldr	x0, [sp, #56]
  4029f8:	bl	401a30 <strcmp@plt>
  4029fc:	cmp	w0, #0x0
  402a00:	b.ne	402ad0 <ferror@plt+0xea0>  // b.any
  402a04:	ldr	w0, [sp, #44]
  402a08:	cmp	w0, #0x1
  402a0c:	b.gt	402a28 <ferror@plt+0xdf8>
  402a10:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402a14:	add	x0, x0, #0x288
  402a18:	bl	401bc0 <gettext@plt>
  402a1c:	mov	x1, x0
  402a20:	mov	w0, #0x1                   	// #1
  402a24:	bl	401b50 <errx@plt>
  402a28:	ldr	x0, [sp, #24]
  402a2c:	ldrb	w1, [x0, #24]
  402a30:	orr	w1, w1, #0x2
  402a34:	strb	w1, [x0, #24]
  402a38:	ldr	x0, [sp, #24]
  402a3c:	ldrb	w0, [x0, #24]
  402a40:	and	w0, w0, #0x4
  402a44:	and	w0, w0, #0xff
  402a48:	cmp	w0, #0x0
  402a4c:	b.eq	402a78 <ferror@plt+0xe48>  // b.none
  402a50:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402a54:	add	x0, x0, #0x240
  402a58:	bl	401bc0 <gettext@plt>
  402a5c:	mov	x1, x0
  402a60:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402a64:	add	x3, x0, #0x268
  402a68:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402a6c:	add	x2, x0, #0x238
  402a70:	mov	w0, #0x1                   	// #1
  402a74:	bl	401b50 <errx@plt>
  402a78:	ldr	w0, [sp, #44]
  402a7c:	sub	w0, w0, #0x1
  402a80:	str	w0, [sp, #44]
  402a84:	ldr	x0, [sp, #32]
  402a88:	add	x0, x0, #0x8
  402a8c:	str	x0, [sp, #32]
  402a90:	ldr	x0, [sp, #32]
  402a94:	ldr	x0, [x0]
  402a98:	str	x0, [sp, #56]
  402a9c:	mov	w1, #0x0                   	// #0
  402aa0:	ldr	x0, [sp, #56]
  402aa4:	bl	402278 <ferror@plt+0x648>
  402aa8:	mov	w1, w0
  402aac:	ldr	x0, [sp, #24]
  402ab0:	str	w1, [x0, #12]
  402ab4:	ldr	x0, [sp, #24]
  402ab8:	ldr	w0, [x0, #12]
  402abc:	cmp	w0, #0x0
  402ac0:	b.ge	402c84 <ferror@plt+0x1054>  // b.tcont
  402ac4:	ldr	x0, [sp, #56]
  402ac8:	bl	40223c <ferror@plt+0x60c>
  402acc:	b	402c84 <ferror@plt+0x1054>
  402ad0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402ad4:	add	x1, x0, #0x2a0
  402ad8:	ldr	x0, [sp, #56]
  402adc:	bl	401a30 <strcmp@plt>
  402ae0:	cmp	w0, #0x0
  402ae4:	b.eq	402b00 <ferror@plt+0xed0>  // b.none
  402ae8:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402aec:	add	x1, x0, #0x278
  402af0:	ldr	x0, [sp, #56]
  402af4:	bl	401a30 <strcmp@plt>
  402af8:	cmp	w0, #0x0
  402afc:	b.ne	402bc4 <ferror@plt+0xf94>  // b.any
  402b00:	ldr	w0, [sp, #44]
  402b04:	cmp	w0, #0x1
  402b08:	b.gt	402b28 <ferror@plt+0xef8>
  402b0c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402b10:	add	x0, x0, #0x2a8
  402b14:	bl	401bc0 <gettext@plt>
  402b18:	ldr	x2, [sp, #56]
  402b1c:	mov	x1, x0
  402b20:	mov	w0, #0x1                   	// #1
  402b24:	bl	401b50 <errx@plt>
  402b28:	ldr	x0, [sp, #24]
  402b2c:	ldrb	w0, [x0, #24]
  402b30:	and	w0, w0, #0x4
  402b34:	and	w0, w0, #0xff
  402b38:	cmp	w0, #0x0
  402b3c:	b.eq	402b68 <ferror@plt+0xf38>  // b.none
  402b40:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402b44:	add	x0, x0, #0x240
  402b48:	bl	401bc0 <gettext@plt>
  402b4c:	mov	x1, x0
  402b50:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402b54:	add	x3, x0, #0x278
  402b58:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402b5c:	add	x2, x0, #0x238
  402b60:	mov	w0, #0x1                   	// #1
  402b64:	bl	401b50 <errx@plt>
  402b68:	ldr	w0, [sp, #44]
  402b6c:	sub	w0, w0, #0x1
  402b70:	str	w0, [sp, #44]
  402b74:	ldr	x0, [sp, #32]
  402b78:	add	x0, x0, #0x8
  402b7c:	str	x0, [sp, #32]
  402b80:	ldr	x0, [sp, #32]
  402b84:	ldr	x0, [x0]
  402b88:	str	x0, [sp, #56]
  402b8c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402b90:	add	x0, x0, #0x2d0
  402b94:	bl	401bc0 <gettext@plt>
  402b98:	mov	x1, x0
  402b9c:	ldr	x0, [sp, #56]
  402ba0:	bl	403cbc <ferror@plt+0x208c>
  402ba4:	mov	w1, w0
  402ba8:	ldr	x0, [sp, #24]
  402bac:	str	w1, [x0, #16]
  402bb0:	ldr	x0, [sp, #24]
  402bb4:	ldrb	w1, [x0, #24]
  402bb8:	orr	w1, w1, #0x8
  402bbc:	strb	w1, [x0, #24]
  402bc0:	b	402c90 <ferror@plt+0x1060>
  402bc4:	ldr	x0, [sp, #24]
  402bc8:	ldrb	w0, [x0, #24]
  402bcc:	and	w0, w0, #0x2
  402bd0:	and	w0, w0, #0xff
  402bd4:	cmp	w0, #0x0
  402bd8:	b.ne	402cc0 <ferror@plt+0x1090>  // b.any
  402bdc:	ldr	x0, [sp, #56]
  402be0:	add	x0, x0, #0x1
  402be4:	str	x0, [sp, #56]
  402be8:	mov	w1, #0x0                   	// #0
  402bec:	ldr	x0, [sp, #56]
  402bf0:	bl	402278 <ferror@plt+0x648>
  402bf4:	mov	w1, w0
  402bf8:	ldr	x0, [sp, #24]
  402bfc:	str	w1, [x0, #12]
  402c00:	ldr	x0, [sp, #24]
  402c04:	ldr	w0, [x0, #12]
  402c08:	cmp	w0, #0x0
  402c0c:	b.ge	402c2c <ferror@plt+0xffc>  // b.tcont
  402c10:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402c14:	add	x0, x0, #0x2e0
  402c18:	bl	401bc0 <gettext@plt>
  402c1c:	ldr	x2, [sp, #56]
  402c20:	mov	x1, x0
  402c24:	mov	w0, #0x1                   	// #1
  402c28:	bl	401b50 <errx@plt>
  402c2c:	ldr	x0, [sp, #24]
  402c30:	ldrb	w1, [x0, #24]
  402c34:	orr	w1, w1, #0x2
  402c38:	strb	w1, [x0, #24]
  402c3c:	ldr	x0, [sp, #24]
  402c40:	ldrb	w0, [x0, #24]
  402c44:	and	w0, w0, #0x4
  402c48:	and	w0, w0, #0xff
  402c4c:	cmp	w0, #0x0
  402c50:	b.eq	402c8c <ferror@plt+0x105c>  // b.none
  402c54:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402c58:	add	x0, x0, #0x240
  402c5c:	bl	401bc0 <gettext@plt>
  402c60:	mov	x1, x0
  402c64:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402c68:	add	x3, x0, #0x268
  402c6c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402c70:	add	x2, x0, #0x238
  402c74:	mov	w0, #0x1                   	// #1
  402c78:	bl	401b50 <errx@plt>
  402c7c:	nop
  402c80:	b	402c90 <ferror@plt+0x1060>
  402c84:	nop
  402c88:	b	402c90 <ferror@plt+0x1060>
  402c8c:	nop
  402c90:	ldr	w0, [sp, #44]
  402c94:	sub	w0, w0, #0x1
  402c98:	str	w0, [sp, #44]
  402c9c:	ldr	x0, [sp, #32]
  402ca0:	add	x0, x0, #0x8
  402ca4:	str	x0, [sp, #32]
  402ca8:	ldr	w0, [sp, #44]
  402cac:	cmp	w0, #0x0
  402cb0:	b.gt	402604 <ferror@plt+0x9d4>
  402cb4:	b	402cc4 <ferror@plt+0x1094>
  402cb8:	nop
  402cbc:	b	402cc4 <ferror@plt+0x1094>
  402cc0:	nop
  402cc4:	ldr	x0, [sp, #32]
  402cc8:	ldr	x0, [x0]
  402ccc:	cmp	x0, #0x0
  402cd0:	b.ne	402cec <ferror@plt+0x10bc>  // b.any
  402cd4:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402cd8:	add	x0, x0, #0x288
  402cdc:	bl	401bc0 <gettext@plt>
  402ce0:	mov	x1, x0
  402ce4:	mov	w0, #0x1                   	// #1
  402ce8:	bl	401b50 <errx@plt>
  402cec:	ldr	x0, [sp, #32]
  402cf0:	ldp	x29, x30, [sp], #64
  402cf4:	ret
  402cf8:	stp	x29, x30, [sp, #-48]!
  402cfc:	mov	x29, sp
  402d00:	str	x0, [sp, #24]
  402d04:	str	wzr, [sp, #44]
  402d08:	ldr	x0, [sp, #24]
  402d0c:	ldrb	w0, [x0, #24]
  402d10:	and	w0, w0, #0x10
  402d14:	and	w0, w0, #0xff
  402d18:	cmp	w0, #0x0
  402d1c:	b.eq	402d4c <ferror@plt+0x111c>  // b.none
  402d20:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402d24:	add	x0, x0, #0x308
  402d28:	bl	401bc0 <gettext@plt>
  402d2c:	mov	x3, x0
  402d30:	ldr	x0, [sp, #24]
  402d34:	ldr	w1, [x0, #12]
  402d38:	ldr	x0, [sp, #24]
  402d3c:	ldr	w0, [x0, #8]
  402d40:	mov	w2, w0
  402d44:	mov	x0, x3
  402d48:	bl	401b80 <printf@plt>
  402d4c:	ldr	x0, [sp, #24]
  402d50:	ldrb	w0, [x0, #24]
  402d54:	and	w0, w0, #0x4
  402d58:	and	w0, w0, #0xff
  402d5c:	cmp	w0, #0x0
  402d60:	b.eq	402d88 <ferror@plt+0x1158>  // b.none
  402d64:	ldr	x0, [sp, #24]
  402d68:	ldr	w0, [x0, #8]
  402d6c:	sxtw	x0, w0
  402d70:	mov	x1, x0
  402d74:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402d78:	add	x0, x0, #0x328
  402d7c:	bl	401b80 <printf@plt>
  402d80:	mov	w0, #0x0                   	// #0
  402d84:	b	402e1c <ferror@plt+0x11ec>
  402d88:	ldr	x0, [sp, #24]
  402d8c:	ldrb	w0, [x0, #24]
  402d90:	and	w0, w0, #0x8
  402d94:	and	w0, w0, #0xff
  402d98:	cmp	w0, #0x0
  402d9c:	b.eq	402dc8 <ferror@plt+0x1198>  // b.none
  402da0:	ldr	x0, [sp, #24]
  402da4:	ldr	w3, [x0, #8]
  402da8:	ldr	x0, [sp, #24]
  402dac:	ldr	w1, [x0, #12]
  402db0:	ldr	x0, [sp, #24]
  402db4:	ldr	x2, [x0, #16]
  402db8:	mov	w0, w3
  402dbc:	bl	4017d0 <sigqueue@plt>
  402dc0:	str	w0, [sp, #44]
  402dc4:	b	402de8 <ferror@plt+0x11b8>
  402dc8:	ldr	x0, [sp, #24]
  402dcc:	ldr	w2, [x0, #8]
  402dd0:	ldr	x0, [sp, #24]
  402dd4:	ldr	w0, [x0, #12]
  402dd8:	mov	w1, w0
  402ddc:	mov	w0, w2
  402de0:	bl	4018a0 <kill@plt>
  402de4:	str	w0, [sp, #44]
  402de8:	ldr	w0, [sp, #44]
  402dec:	cmp	w0, #0x0
  402df0:	b.ge	402e18 <ferror@plt+0x11e8>  // b.tcont
  402df4:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402df8:	add	x0, x0, #0x330
  402dfc:	bl	401bc0 <gettext@plt>
  402e00:	mov	x2, x0
  402e04:	ldr	x0, [sp, #24]
  402e08:	ldr	x0, [x0]
  402e0c:	mov	x1, x0
  402e10:	mov	x0, x2
  402e14:	bl	401a40 <warn@plt>
  402e18:	ldr	w0, [sp, #44]
  402e1c:	ldp	x29, x30, [sp], #48
  402e20:	ret
  402e24:	stp	x29, x30, [sp, #-96]!
  402e28:	mov	x29, sp
  402e2c:	str	w0, [sp, #28]
  402e30:	str	x1, [sp, #16]
  402e34:	stp	xzr, xzr, [sp, #40]
  402e38:	stp	xzr, xzr, [sp, #56]
  402e3c:	mov	w0, #0xf                   	// #15
  402e40:	str	w0, [sp, #52]
  402e44:	str	wzr, [sp, #92]
  402e48:	str	wzr, [sp, #88]
  402e4c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402e50:	add	x1, x0, #0x350
  402e54:	mov	w0, #0x6                   	// #6
  402e58:	bl	401c10 <setlocale@plt>
  402e5c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402e60:	add	x1, x0, #0x358
  402e64:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402e68:	add	x0, x0, #0x370
  402e6c:	bl	401920 <bindtextdomain@plt>
  402e70:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402e74:	add	x0, x0, #0x370
  402e78:	bl	401a20 <textdomain@plt>
  402e7c:	bl	401f4c <ferror@plt+0x31c>
  402e80:	add	x0, sp, #0x28
  402e84:	mov	x2, x0
  402e88:	ldr	x1, [sp, #16]
  402e8c:	ldr	w0, [sp, #28]
  402e90:	bl	4025d4 <ferror@plt+0x9a4>
  402e94:	str	x0, [sp, #16]
  402e98:	b	403020 <ferror@plt+0x13f0>
  402e9c:	str	xzr, [sp, #32]
  402ea0:	bl	401ba0 <__errno_location@plt>
  402ea4:	str	wzr, [x0]
  402ea8:	ldr	x0, [sp, #40]
  402eac:	add	x1, sp, #0x20
  402eb0:	mov	w2, #0xa                   	// #10
  402eb4:	bl	401a60 <strtol@plt>
  402eb8:	str	w0, [sp, #48]
  402ebc:	bl	401ba0 <__errno_location@plt>
  402ec0:	ldr	w0, [x0]
  402ec4:	cmp	w0, #0x0
  402ec8:	b.ne	402f24 <ferror@plt+0x12f4>  // b.any
  402ecc:	ldr	x0, [sp, #32]
  402ed0:	cmp	x0, #0x0
  402ed4:	b.eq	402f24 <ferror@plt+0x12f4>  // b.none
  402ed8:	ldr	x0, [sp, #32]
  402edc:	ldrsb	w0, [x0]
  402ee0:	cmp	w0, #0x0
  402ee4:	b.ne	402f24 <ferror@plt+0x12f4>  // b.any
  402ee8:	ldr	x1, [sp, #40]
  402eec:	ldr	x0, [sp, #32]
  402ef0:	cmp	x1, x0
  402ef4:	b.cs	402f24 <ferror@plt+0x12f4>  // b.hs, b.nlast
  402ef8:	add	x0, sp, #0x28
  402efc:	bl	402cf8 <ferror@plt+0x10c8>
  402f00:	cmp	w0, #0x0
  402f04:	b.eq	402f14 <ferror@plt+0x12e4>  // b.none
  402f08:	ldr	w0, [sp, #92]
  402f0c:	add	w0, w0, #0x1
  402f10:	str	w0, [sp, #92]
  402f14:	ldr	w0, [sp, #88]
  402f18:	add	w0, w0, #0x1
  402f1c:	str	w0, [sp, #88]
  402f20:	b	403014 <ferror@plt+0x13e4>
  402f24:	bl	40689c <ferror@plt+0x4c6c>
  402f28:	str	x0, [sp, #72]
  402f2c:	str	wzr, [sp, #84]
  402f30:	ldr	x0, [sp, #72]
  402f34:	cmp	x0, #0x0
  402f38:	b.eq	403010 <ferror@plt+0x13e0>  // b.none
  402f3c:	ldrb	w0, [sp, #64]
  402f40:	and	w0, w0, #0x1
  402f44:	and	w0, w0, #0xff
  402f48:	cmp	w0, #0x0
  402f4c:	b.ne	402f60 <ferror@plt+0x1330>  // b.any
  402f50:	bl	401860 <getuid@plt>
  402f54:	mov	w1, w0
  402f58:	ldr	x0, [sp, #72]
  402f5c:	bl	406990 <ferror@plt+0x4d60>
  402f60:	ldr	x0, [sp, #40]
  402f64:	mov	x1, x0
  402f68:	ldr	x0, [sp, #72]
  402f6c:	bl	40694c <ferror@plt+0x4d1c>
  402f70:	b	402fa4 <ferror@plt+0x1374>
  402f74:	add	x0, sp, #0x28
  402f78:	bl	402cf8 <ferror@plt+0x10c8>
  402f7c:	cmp	w0, #0x0
  402f80:	b.eq	402f90 <ferror@plt+0x1360>  // b.none
  402f84:	ldr	w0, [sp, #92]
  402f88:	add	w0, w0, #0x1
  402f8c:	str	w0, [sp, #92]
  402f90:	ldr	w0, [sp, #88]
  402f94:	add	w0, w0, #0x1
  402f98:	str	w0, [sp, #88]
  402f9c:	mov	w0, #0x1                   	// #1
  402fa0:	str	w0, [sp, #84]
  402fa4:	add	x0, sp, #0x28
  402fa8:	add	x0, x0, #0x8
  402fac:	mov	x1, x0
  402fb0:	ldr	x0, [sp, #72]
  402fb4:	bl	4069c4 <ferror@plt+0x4d94>
  402fb8:	cmp	w0, #0x0
  402fbc:	b.eq	402f74 <ferror@plt+0x1344>  // b.none
  402fc0:	ldr	x0, [sp, #72]
  402fc4:	bl	406904 <ferror@plt+0x4cd4>
  402fc8:	ldr	w0, [sp, #84]
  402fcc:	cmp	w0, #0x0
  402fd0:	b.ne	403014 <ferror@plt+0x13e4>  // b.any
  402fd4:	ldr	w0, [sp, #92]
  402fd8:	add	w0, w0, #0x1
  402fdc:	str	w0, [sp, #92]
  402fe0:	ldr	w0, [sp, #88]
  402fe4:	add	w0, w0, #0x1
  402fe8:	str	w0, [sp, #88]
  402fec:	adrp	x0, 407000 <ferror@plt+0x53d0>
  402ff0:	add	x0, x0, #0x380
  402ff4:	bl	401bc0 <gettext@plt>
  402ff8:	mov	x2, x0
  402ffc:	ldr	x0, [sp, #40]
  403000:	mov	x1, x0
  403004:	mov	x0, x2
  403008:	bl	401b10 <warnx@plt>
  40300c:	b	403014 <ferror@plt+0x13e4>
  403010:	nop
  403014:	ldr	x0, [sp, #16]
  403018:	add	x0, x0, #0x8
  40301c:	str	x0, [sp, #16]
  403020:	ldr	x0, [sp, #16]
  403024:	ldr	x0, [x0]
  403028:	str	x0, [sp, #40]
  40302c:	ldr	x0, [sp, #40]
  403030:	cmp	x0, #0x0
  403034:	b.ne	402e9c <ferror@plt+0x126c>  // b.any
  403038:	ldr	w0, [sp, #88]
  40303c:	cmp	w0, #0x0
  403040:	b.eq	403058 <ferror@plt+0x1428>  // b.none
  403044:	ldr	w0, [sp, #92]
  403048:	cmp	w0, #0x0
  40304c:	b.ne	403058 <ferror@plt+0x1428>  // b.any
  403050:	mov	w0, #0x0                   	// #0
  403054:	b	403074 <ferror@plt+0x1444>
  403058:	ldr	w1, [sp, #88]
  40305c:	ldr	w0, [sp, #92]
  403060:	cmp	w1, w0
  403064:	b.ne	403070 <ferror@plt+0x1440>  // b.any
  403068:	mov	w0, #0x1                   	// #1
  40306c:	b	403074 <ferror@plt+0x1444>
  403070:	mov	w0, #0x40                  	// #64
  403074:	ldp	x29, x30, [sp], #96
  403078:	ret
  40307c:	sub	sp, sp, #0x10
  403080:	str	w0, [sp, #12]
  403084:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403088:	add	x0, x0, #0x270
  40308c:	ldr	w1, [sp, #12]
  403090:	str	w1, [x0]
  403094:	nop
  403098:	add	sp, sp, #0x10
  40309c:	ret
  4030a0:	sub	sp, sp, #0x10
  4030a4:	str	x0, [sp, #8]
  4030a8:	str	w1, [sp, #4]
  4030ac:	str	w2, [sp]
  4030b0:	b	403100 <ferror@plt+0x14d0>
  4030b4:	ldr	x0, [sp, #8]
  4030b8:	ldr	x1, [x0]
  4030bc:	ldrsw	x0, [sp, #4]
  4030c0:	mov	x2, #0x0                   	// #0
  4030c4:	umulh	x0, x1, x0
  4030c8:	cmp	x0, #0x0
  4030cc:	b.eq	4030d4 <ferror@plt+0x14a4>  // b.none
  4030d0:	mov	x2, #0x1                   	// #1
  4030d4:	mov	x0, x2
  4030d8:	cmp	x0, #0x0
  4030dc:	b.eq	4030e8 <ferror@plt+0x14b8>  // b.none
  4030e0:	mov	w0, #0xffffffde            	// #-34
  4030e4:	b	403118 <ferror@plt+0x14e8>
  4030e8:	ldr	x0, [sp, #8]
  4030ec:	ldr	x1, [x0]
  4030f0:	ldrsw	x0, [sp, #4]
  4030f4:	mul	x1, x1, x0
  4030f8:	ldr	x0, [sp, #8]
  4030fc:	str	x1, [x0]
  403100:	ldr	w0, [sp]
  403104:	sub	w1, w0, #0x1
  403108:	str	w1, [sp]
  40310c:	cmp	w0, #0x0
  403110:	b.ne	4030b4 <ferror@plt+0x1484>  // b.any
  403114:	mov	w0, #0x0                   	// #0
  403118:	add	sp, sp, #0x10
  40311c:	ret
  403120:	stp	x29, x30, [sp, #-192]!
  403124:	mov	x29, sp
  403128:	str	x0, [sp, #40]
  40312c:	str	x1, [sp, #32]
  403130:	str	x2, [sp, #24]
  403134:	str	xzr, [sp, #176]
  403138:	mov	w0, #0x400                 	// #1024
  40313c:	str	w0, [sp, #172]
  403140:	str	wzr, [sp, #168]
  403144:	str	wzr, [sp, #164]
  403148:	str	wzr, [sp, #160]
  40314c:	ldr	x0, [sp, #32]
  403150:	str	xzr, [x0]
  403154:	ldr	x0, [sp, #40]
  403158:	cmp	x0, #0x0
  40315c:	b.eq	403170 <ferror@plt+0x1540>  // b.none
  403160:	ldr	x0, [sp, #40]
  403164:	ldrsb	w0, [x0]
  403168:	cmp	w0, #0x0
  40316c:	b.ne	40317c <ferror@plt+0x154c>  // b.any
  403170:	mov	w0, #0xffffffea            	// #-22
  403174:	str	w0, [sp, #168]
  403178:	b	403764 <ferror@plt+0x1b34>
  40317c:	ldr	x0, [sp, #40]
  403180:	str	x0, [sp, #184]
  403184:	b	403194 <ferror@plt+0x1564>
  403188:	ldr	x0, [sp, #184]
  40318c:	add	x0, x0, #0x1
  403190:	str	x0, [sp, #184]
  403194:	bl	401a50 <__ctype_b_loc@plt>
  403198:	ldr	x1, [x0]
  40319c:	ldr	x0, [sp, #184]
  4031a0:	ldrsb	w0, [x0]
  4031a4:	and	w0, w0, #0xff
  4031a8:	and	x0, x0, #0xff
  4031ac:	lsl	x0, x0, #1
  4031b0:	add	x0, x1, x0
  4031b4:	ldrh	w0, [x0]
  4031b8:	and	w0, w0, #0x2000
  4031bc:	cmp	w0, #0x0
  4031c0:	b.ne	403188 <ferror@plt+0x1558>  // b.any
  4031c4:	ldr	x0, [sp, #184]
  4031c8:	ldrsb	w0, [x0]
  4031cc:	cmp	w0, #0x2d
  4031d0:	b.ne	4031e0 <ferror@plt+0x15b0>  // b.any
  4031d4:	mov	w0, #0xffffffea            	// #-22
  4031d8:	str	w0, [sp, #168]
  4031dc:	b	403764 <ferror@plt+0x1b34>
  4031e0:	bl	401ba0 <__errno_location@plt>
  4031e4:	str	wzr, [x0]
  4031e8:	str	xzr, [sp, #72]
  4031ec:	add	x0, sp, #0x48
  4031f0:	mov	w2, #0x0                   	// #0
  4031f4:	mov	x1, x0
  4031f8:	ldr	x0, [sp, #40]
  4031fc:	bl	4019f0 <strtoumax@plt>
  403200:	str	x0, [sp, #64]
  403204:	ldr	x0, [sp, #72]
  403208:	ldr	x1, [sp, #40]
  40320c:	cmp	x1, x0
  403210:	b.eq	40323c <ferror@plt+0x160c>  // b.none
  403214:	bl	401ba0 <__errno_location@plt>
  403218:	ldr	w0, [x0]
  40321c:	cmp	w0, #0x0
  403220:	b.eq	403268 <ferror@plt+0x1638>  // b.none
  403224:	ldr	x0, [sp, #64]
  403228:	cmn	x0, #0x1
  40322c:	b.eq	40323c <ferror@plt+0x160c>  // b.none
  403230:	ldr	x0, [sp, #64]
  403234:	cmp	x0, #0x0
  403238:	b.ne	403268 <ferror@plt+0x1638>  // b.any
  40323c:	bl	401ba0 <__errno_location@plt>
  403240:	ldr	w0, [x0]
  403244:	cmp	w0, #0x0
  403248:	b.eq	40325c <ferror@plt+0x162c>  // b.none
  40324c:	bl	401ba0 <__errno_location@plt>
  403250:	ldr	w0, [x0]
  403254:	neg	w0, w0
  403258:	b	403260 <ferror@plt+0x1630>
  40325c:	mov	w0, #0xffffffea            	// #-22
  403260:	str	w0, [sp, #168]
  403264:	b	403764 <ferror@plt+0x1b34>
  403268:	ldr	x0, [sp, #72]
  40326c:	cmp	x0, #0x0
  403270:	b.eq	40374c <ferror@plt+0x1b1c>  // b.none
  403274:	ldr	x0, [sp, #72]
  403278:	ldrsb	w0, [x0]
  40327c:	cmp	w0, #0x0
  403280:	b.eq	40374c <ferror@plt+0x1b1c>  // b.none
  403284:	ldr	x0, [sp, #72]
  403288:	str	x0, [sp, #184]
  40328c:	ldr	x0, [sp, #184]
  403290:	add	x0, x0, #0x1
  403294:	ldrsb	w0, [x0]
  403298:	cmp	w0, #0x69
  40329c:	b.ne	4032e8 <ferror@plt+0x16b8>  // b.any
  4032a0:	ldr	x0, [sp, #184]
  4032a4:	add	x0, x0, #0x2
  4032a8:	ldrsb	w0, [x0]
  4032ac:	cmp	w0, #0x42
  4032b0:	b.eq	4032c8 <ferror@plt+0x1698>  // b.none
  4032b4:	ldr	x0, [sp, #184]
  4032b8:	add	x0, x0, #0x2
  4032bc:	ldrsb	w0, [x0]
  4032c0:	cmp	w0, #0x62
  4032c4:	b.ne	4032e8 <ferror@plt+0x16b8>  // b.any
  4032c8:	ldr	x0, [sp, #184]
  4032cc:	add	x0, x0, #0x3
  4032d0:	ldrsb	w0, [x0]
  4032d4:	cmp	w0, #0x0
  4032d8:	b.ne	4032e8 <ferror@plt+0x16b8>  // b.any
  4032dc:	mov	w0, #0x400                 	// #1024
  4032e0:	str	w0, [sp, #172]
  4032e4:	b	403520 <ferror@plt+0x18f0>
  4032e8:	ldr	x0, [sp, #184]
  4032ec:	add	x0, x0, #0x1
  4032f0:	ldrsb	w0, [x0]
  4032f4:	cmp	w0, #0x42
  4032f8:	b.eq	403310 <ferror@plt+0x16e0>  // b.none
  4032fc:	ldr	x0, [sp, #184]
  403300:	add	x0, x0, #0x1
  403304:	ldrsb	w0, [x0]
  403308:	cmp	w0, #0x62
  40330c:	b.ne	403330 <ferror@plt+0x1700>  // b.any
  403310:	ldr	x0, [sp, #184]
  403314:	add	x0, x0, #0x2
  403318:	ldrsb	w0, [x0]
  40331c:	cmp	w0, #0x0
  403320:	b.ne	403330 <ferror@plt+0x1700>  // b.any
  403324:	mov	w0, #0x3e8                 	// #1000
  403328:	str	w0, [sp, #172]
  40332c:	b	403520 <ferror@plt+0x18f0>
  403330:	ldr	x0, [sp, #184]
  403334:	add	x0, x0, #0x1
  403338:	ldrsb	w0, [x0]
  40333c:	cmp	w0, #0x0
  403340:	b.eq	403520 <ferror@plt+0x18f0>  // b.none
  403344:	bl	4018c0 <localeconv@plt>
  403348:	str	x0, [sp, #128]
  40334c:	ldr	x0, [sp, #128]
  403350:	cmp	x0, #0x0
  403354:	b.eq	403364 <ferror@plt+0x1734>  // b.none
  403358:	ldr	x0, [sp, #128]
  40335c:	ldr	x0, [x0]
  403360:	b	403368 <ferror@plt+0x1738>
  403364:	mov	x0, #0x0                   	// #0
  403368:	str	x0, [sp, #120]
  40336c:	ldr	x0, [sp, #120]
  403370:	cmp	x0, #0x0
  403374:	b.eq	403384 <ferror@plt+0x1754>  // b.none
  403378:	ldr	x0, [sp, #120]
  40337c:	bl	4017c0 <strlen@plt>
  403380:	b	403388 <ferror@plt+0x1758>
  403384:	mov	x0, #0x0                   	// #0
  403388:	str	x0, [sp, #112]
  40338c:	ldr	x0, [sp, #176]
  403390:	cmp	x0, #0x0
  403394:	b.ne	403514 <ferror@plt+0x18e4>  // b.any
  403398:	ldr	x0, [sp, #184]
  40339c:	ldrsb	w0, [x0]
  4033a0:	cmp	w0, #0x0
  4033a4:	b.eq	403514 <ferror@plt+0x18e4>  // b.none
  4033a8:	ldr	x0, [sp, #120]
  4033ac:	cmp	x0, #0x0
  4033b0:	b.eq	403514 <ferror@plt+0x18e4>  // b.none
  4033b4:	ldr	x2, [sp, #112]
  4033b8:	ldr	x1, [sp, #184]
  4033bc:	ldr	x0, [sp, #120]
  4033c0:	bl	401910 <strncmp@plt>
  4033c4:	cmp	w0, #0x0
  4033c8:	b.ne	403514 <ferror@plt+0x18e4>  // b.any
  4033cc:	ldr	x1, [sp, #184]
  4033d0:	ldr	x0, [sp, #112]
  4033d4:	add	x0, x1, x0
  4033d8:	str	x0, [sp, #104]
  4033dc:	ldr	x0, [sp, #104]
  4033e0:	str	x0, [sp, #184]
  4033e4:	b	403400 <ferror@plt+0x17d0>
  4033e8:	ldr	w0, [sp, #160]
  4033ec:	add	w0, w0, #0x1
  4033f0:	str	w0, [sp, #160]
  4033f4:	ldr	x0, [sp, #184]
  4033f8:	add	x0, x0, #0x1
  4033fc:	str	x0, [sp, #184]
  403400:	ldr	x0, [sp, #184]
  403404:	ldrsb	w0, [x0]
  403408:	cmp	w0, #0x30
  40340c:	b.eq	4033e8 <ferror@plt+0x17b8>  // b.none
  403410:	ldr	x0, [sp, #184]
  403414:	str	x0, [sp, #104]
  403418:	bl	401a50 <__ctype_b_loc@plt>
  40341c:	ldr	x1, [x0]
  403420:	ldr	x0, [sp, #104]
  403424:	ldrsb	w0, [x0]
  403428:	sxtb	x0, w0
  40342c:	lsl	x0, x0, #1
  403430:	add	x0, x1, x0
  403434:	ldrh	w0, [x0]
  403438:	and	w0, w0, #0x800
  40343c:	cmp	w0, #0x0
  403440:	b.eq	4034cc <ferror@plt+0x189c>  // b.none
  403444:	bl	401ba0 <__errno_location@plt>
  403448:	str	wzr, [x0]
  40344c:	str	xzr, [sp, #72]
  403450:	add	x0, sp, #0x48
  403454:	mov	w2, #0x0                   	// #0
  403458:	mov	x1, x0
  40345c:	ldr	x0, [sp, #104]
  403460:	bl	4019f0 <strtoumax@plt>
  403464:	str	x0, [sp, #176]
  403468:	ldr	x0, [sp, #72]
  40346c:	ldr	x1, [sp, #104]
  403470:	cmp	x1, x0
  403474:	b.eq	4034a0 <ferror@plt+0x1870>  // b.none
  403478:	bl	401ba0 <__errno_location@plt>
  40347c:	ldr	w0, [x0]
  403480:	cmp	w0, #0x0
  403484:	b.eq	4034d4 <ferror@plt+0x18a4>  // b.none
  403488:	ldr	x0, [sp, #176]
  40348c:	cmn	x0, #0x1
  403490:	b.eq	4034a0 <ferror@plt+0x1870>  // b.none
  403494:	ldr	x0, [sp, #176]
  403498:	cmp	x0, #0x0
  40349c:	b.ne	4034d4 <ferror@plt+0x18a4>  // b.any
  4034a0:	bl	401ba0 <__errno_location@plt>
  4034a4:	ldr	w0, [x0]
  4034a8:	cmp	w0, #0x0
  4034ac:	b.eq	4034c0 <ferror@plt+0x1890>  // b.none
  4034b0:	bl	401ba0 <__errno_location@plt>
  4034b4:	ldr	w0, [x0]
  4034b8:	neg	w0, w0
  4034bc:	b	4034c4 <ferror@plt+0x1894>
  4034c0:	mov	w0, #0xffffffea            	// #-22
  4034c4:	str	w0, [sp, #168]
  4034c8:	b	403764 <ferror@plt+0x1b34>
  4034cc:	ldr	x0, [sp, #184]
  4034d0:	str	x0, [sp, #72]
  4034d4:	ldr	x0, [sp, #176]
  4034d8:	cmp	x0, #0x0
  4034dc:	b.eq	403508 <ferror@plt+0x18d8>  // b.none
  4034e0:	ldr	x0, [sp, #72]
  4034e4:	cmp	x0, #0x0
  4034e8:	b.eq	4034fc <ferror@plt+0x18cc>  // b.none
  4034ec:	ldr	x0, [sp, #72]
  4034f0:	ldrsb	w0, [x0]
  4034f4:	cmp	w0, #0x0
  4034f8:	b.ne	403508 <ferror@plt+0x18d8>  // b.any
  4034fc:	mov	w0, #0xffffffea            	// #-22
  403500:	str	w0, [sp, #168]
  403504:	b	403764 <ferror@plt+0x1b34>
  403508:	ldr	x0, [sp, #72]
  40350c:	str	x0, [sp, #184]
  403510:	b	40328c <ferror@plt+0x165c>
  403514:	mov	w0, #0xffffffea            	// #-22
  403518:	str	w0, [sp, #168]
  40351c:	b	403764 <ferror@plt+0x1b34>
  403520:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403524:	add	x0, x0, #0x278
  403528:	ldr	x2, [x0]
  40352c:	ldr	x0, [sp, #184]
  403530:	ldrsb	w0, [x0]
  403534:	mov	w1, w0
  403538:	mov	x0, x2
  40353c:	bl	401ad0 <strchr@plt>
  403540:	str	x0, [sp, #96]
  403544:	ldr	x0, [sp, #96]
  403548:	cmp	x0, #0x0
  40354c:	b.eq	403570 <ferror@plt+0x1940>  // b.none
  403550:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403554:	add	x0, x0, #0x278
  403558:	ldr	x0, [x0]
  40355c:	ldr	x1, [sp, #96]
  403560:	sub	x0, x1, x0
  403564:	add	w0, w0, #0x1
  403568:	str	w0, [sp, #164]
  40356c:	b	4035cc <ferror@plt+0x199c>
  403570:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403574:	add	x0, x0, #0x280
  403578:	ldr	x2, [x0]
  40357c:	ldr	x0, [sp, #184]
  403580:	ldrsb	w0, [x0]
  403584:	mov	w1, w0
  403588:	mov	x0, x2
  40358c:	bl	401ad0 <strchr@plt>
  403590:	str	x0, [sp, #96]
  403594:	ldr	x0, [sp, #96]
  403598:	cmp	x0, #0x0
  40359c:	b.eq	4035c0 <ferror@plt+0x1990>  // b.none
  4035a0:	adrp	x0, 419000 <ferror@plt+0x173d0>
  4035a4:	add	x0, x0, #0x280
  4035a8:	ldr	x0, [x0]
  4035ac:	ldr	x1, [sp, #96]
  4035b0:	sub	x0, x1, x0
  4035b4:	add	w0, w0, #0x1
  4035b8:	str	w0, [sp, #164]
  4035bc:	b	4035cc <ferror@plt+0x199c>
  4035c0:	mov	w0, #0xffffffea            	// #-22
  4035c4:	str	w0, [sp, #168]
  4035c8:	b	403764 <ferror@plt+0x1b34>
  4035cc:	add	x0, sp, #0x40
  4035d0:	ldr	w2, [sp, #164]
  4035d4:	ldr	w1, [sp, #172]
  4035d8:	bl	4030a0 <ferror@plt+0x1470>
  4035dc:	str	w0, [sp, #168]
  4035e0:	ldr	x0, [sp, #24]
  4035e4:	cmp	x0, #0x0
  4035e8:	b.eq	4035f8 <ferror@plt+0x19c8>  // b.none
  4035ec:	ldr	x0, [sp, #24]
  4035f0:	ldr	w1, [sp, #164]
  4035f4:	str	w1, [x0]
  4035f8:	ldr	x0, [sp, #176]
  4035fc:	cmp	x0, #0x0
  403600:	b.eq	403754 <ferror@plt+0x1b24>  // b.none
  403604:	ldr	w0, [sp, #164]
  403608:	cmp	w0, #0x0
  40360c:	b.eq	403754 <ferror@plt+0x1b24>  // b.none
  403610:	mov	x0, #0xa                   	// #10
  403614:	str	x0, [sp, #144]
  403618:	mov	x0, #0x1                   	// #1
  40361c:	str	x0, [sp, #136]
  403620:	mov	x0, #0x1                   	// #1
  403624:	str	x0, [sp, #56]
  403628:	add	x0, sp, #0x38
  40362c:	ldr	w2, [sp, #164]
  403630:	ldr	w1, [sp, #172]
  403634:	bl	4030a0 <ferror@plt+0x1470>
  403638:	b	403654 <ferror@plt+0x1a24>
  40363c:	ldr	x1, [sp, #144]
  403640:	mov	x0, x1
  403644:	lsl	x0, x0, #2
  403648:	add	x0, x0, x1
  40364c:	lsl	x0, x0, #1
  403650:	str	x0, [sp, #144]
  403654:	ldr	x1, [sp, #144]
  403658:	ldr	x0, [sp, #176]
  40365c:	cmp	x1, x0
  403660:	b.cc	40363c <ferror@plt+0x1a0c>  // b.lo, b.ul, b.last
  403664:	str	wzr, [sp, #156]
  403668:	b	403690 <ferror@plt+0x1a60>
  40366c:	ldr	x1, [sp, #144]
  403670:	mov	x0, x1
  403674:	lsl	x0, x0, #2
  403678:	add	x0, x0, x1
  40367c:	lsl	x0, x0, #1
  403680:	str	x0, [sp, #144]
  403684:	ldr	w0, [sp, #156]
  403688:	add	w0, w0, #0x1
  40368c:	str	w0, [sp, #156]
  403690:	ldr	w1, [sp, #156]
  403694:	ldr	w0, [sp, #160]
  403698:	cmp	w1, w0
  40369c:	b.lt	40366c <ferror@plt+0x1a3c>  // b.tstop
  4036a0:	ldr	x2, [sp, #176]
  4036a4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4036a8:	movk	x0, #0xcccd
  4036ac:	umulh	x0, x2, x0
  4036b0:	lsr	x1, x0, #3
  4036b4:	mov	x0, x1
  4036b8:	lsl	x0, x0, #2
  4036bc:	add	x0, x0, x1
  4036c0:	lsl	x0, x0, #1
  4036c4:	sub	x1, x2, x0
  4036c8:	mov	w0, w1
  4036cc:	str	w0, [sp, #92]
  4036d0:	ldr	x1, [sp, #144]
  4036d4:	ldr	x0, [sp, #136]
  4036d8:	udiv	x0, x1, x0
  4036dc:	str	x0, [sp, #80]
  4036e0:	ldr	x1, [sp, #176]
  4036e4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4036e8:	movk	x0, #0xcccd
  4036ec:	umulh	x0, x1, x0
  4036f0:	lsr	x0, x0, #3
  4036f4:	str	x0, [sp, #176]
  4036f8:	ldr	x1, [sp, #136]
  4036fc:	mov	x0, x1
  403700:	lsl	x0, x0, #2
  403704:	add	x0, x0, x1
  403708:	lsl	x0, x0, #1
  40370c:	str	x0, [sp, #136]
  403710:	ldr	w0, [sp, #92]
  403714:	cmp	w0, #0x0
  403718:	b.eq	40373c <ferror@plt+0x1b0c>  // b.none
  40371c:	ldr	x1, [sp, #56]
  403720:	ldr	w0, [sp, #92]
  403724:	ldr	x2, [sp, #80]
  403728:	udiv	x0, x2, x0
  40372c:	udiv	x1, x1, x0
  403730:	ldr	x0, [sp, #64]
  403734:	add	x0, x1, x0
  403738:	str	x0, [sp, #64]
  40373c:	ldr	x0, [sp, #176]
  403740:	cmp	x0, #0x0
  403744:	b.ne	4036a0 <ferror@plt+0x1a70>  // b.any
  403748:	b	403758 <ferror@plt+0x1b28>
  40374c:	nop
  403750:	b	403758 <ferror@plt+0x1b28>
  403754:	nop
  403758:	ldr	x1, [sp, #64]
  40375c:	ldr	x0, [sp, #32]
  403760:	str	x1, [x0]
  403764:	ldr	w0, [sp, #168]
  403768:	cmp	w0, #0x0
  40376c:	b.ge	403784 <ferror@plt+0x1b54>  // b.tcont
  403770:	bl	401ba0 <__errno_location@plt>
  403774:	mov	x1, x0
  403778:	ldr	w0, [sp, #168]
  40377c:	neg	w0, w0
  403780:	str	w0, [x1]
  403784:	ldr	w0, [sp, #168]
  403788:	ldp	x29, x30, [sp], #192
  40378c:	ret
  403790:	stp	x29, x30, [sp, #-32]!
  403794:	mov	x29, sp
  403798:	str	x0, [sp, #24]
  40379c:	str	x1, [sp, #16]
  4037a0:	mov	x2, #0x0                   	// #0
  4037a4:	ldr	x1, [sp, #16]
  4037a8:	ldr	x0, [sp, #24]
  4037ac:	bl	403120 <ferror@plt+0x14f0>
  4037b0:	ldp	x29, x30, [sp], #32
  4037b4:	ret
  4037b8:	stp	x29, x30, [sp, #-48]!
  4037bc:	mov	x29, sp
  4037c0:	str	x0, [sp, #24]
  4037c4:	str	x1, [sp, #16]
  4037c8:	ldr	x0, [sp, #24]
  4037cc:	str	x0, [sp, #40]
  4037d0:	b	4037e0 <ferror@plt+0x1bb0>
  4037d4:	ldr	x0, [sp, #40]
  4037d8:	add	x0, x0, #0x1
  4037dc:	str	x0, [sp, #40]
  4037e0:	ldr	x0, [sp, #40]
  4037e4:	cmp	x0, #0x0
  4037e8:	b.eq	40382c <ferror@plt+0x1bfc>  // b.none
  4037ec:	ldr	x0, [sp, #40]
  4037f0:	ldrsb	w0, [x0]
  4037f4:	cmp	w0, #0x0
  4037f8:	b.eq	40382c <ferror@plt+0x1bfc>  // b.none
  4037fc:	bl	401a50 <__ctype_b_loc@plt>
  403800:	ldr	x1, [x0]
  403804:	ldr	x0, [sp, #40]
  403808:	ldrsb	w0, [x0]
  40380c:	and	w0, w0, #0xff
  403810:	and	x0, x0, #0xff
  403814:	lsl	x0, x0, #1
  403818:	add	x0, x1, x0
  40381c:	ldrh	w0, [x0]
  403820:	and	w0, w0, #0x800
  403824:	cmp	w0, #0x0
  403828:	b.ne	4037d4 <ferror@plt+0x1ba4>  // b.any
  40382c:	ldr	x0, [sp, #16]
  403830:	cmp	x0, #0x0
  403834:	b.eq	403844 <ferror@plt+0x1c14>  // b.none
  403838:	ldr	x0, [sp, #16]
  40383c:	ldr	x1, [sp, #40]
  403840:	str	x1, [x0]
  403844:	ldr	x0, [sp, #40]
  403848:	cmp	x0, #0x0
  40384c:	b.eq	403878 <ferror@plt+0x1c48>  // b.none
  403850:	ldr	x1, [sp, #40]
  403854:	ldr	x0, [sp, #24]
  403858:	cmp	x1, x0
  40385c:	b.ls	403878 <ferror@plt+0x1c48>  // b.plast
  403860:	ldr	x0, [sp, #40]
  403864:	ldrsb	w0, [x0]
  403868:	cmp	w0, #0x0
  40386c:	b.ne	403878 <ferror@plt+0x1c48>  // b.any
  403870:	mov	w0, #0x1                   	// #1
  403874:	b	40387c <ferror@plt+0x1c4c>
  403878:	mov	w0, #0x0                   	// #0
  40387c:	ldp	x29, x30, [sp], #48
  403880:	ret
  403884:	stp	x29, x30, [sp, #-48]!
  403888:	mov	x29, sp
  40388c:	str	x0, [sp, #24]
  403890:	str	x1, [sp, #16]
  403894:	ldr	x0, [sp, #24]
  403898:	str	x0, [sp, #40]
  40389c:	b	4038ac <ferror@plt+0x1c7c>
  4038a0:	ldr	x0, [sp, #40]
  4038a4:	add	x0, x0, #0x1
  4038a8:	str	x0, [sp, #40]
  4038ac:	ldr	x0, [sp, #40]
  4038b0:	cmp	x0, #0x0
  4038b4:	b.eq	4038f8 <ferror@plt+0x1cc8>  // b.none
  4038b8:	ldr	x0, [sp, #40]
  4038bc:	ldrsb	w0, [x0]
  4038c0:	cmp	w0, #0x0
  4038c4:	b.eq	4038f8 <ferror@plt+0x1cc8>  // b.none
  4038c8:	bl	401a50 <__ctype_b_loc@plt>
  4038cc:	ldr	x1, [x0]
  4038d0:	ldr	x0, [sp, #40]
  4038d4:	ldrsb	w0, [x0]
  4038d8:	and	w0, w0, #0xff
  4038dc:	and	x0, x0, #0xff
  4038e0:	lsl	x0, x0, #1
  4038e4:	add	x0, x1, x0
  4038e8:	ldrh	w0, [x0]
  4038ec:	and	w0, w0, #0x1000
  4038f0:	cmp	w0, #0x0
  4038f4:	b.ne	4038a0 <ferror@plt+0x1c70>  // b.any
  4038f8:	ldr	x0, [sp, #16]
  4038fc:	cmp	x0, #0x0
  403900:	b.eq	403910 <ferror@plt+0x1ce0>  // b.none
  403904:	ldr	x0, [sp, #16]
  403908:	ldr	x1, [sp, #40]
  40390c:	str	x1, [x0]
  403910:	ldr	x0, [sp, #40]
  403914:	cmp	x0, #0x0
  403918:	b.eq	403944 <ferror@plt+0x1d14>  // b.none
  40391c:	ldr	x1, [sp, #40]
  403920:	ldr	x0, [sp, #24]
  403924:	cmp	x1, x0
  403928:	b.ls	403944 <ferror@plt+0x1d14>  // b.plast
  40392c:	ldr	x0, [sp, #40]
  403930:	ldrsb	w0, [x0]
  403934:	cmp	w0, #0x0
  403938:	b.ne	403944 <ferror@plt+0x1d14>  // b.any
  40393c:	mov	w0, #0x1                   	// #1
  403940:	b	403948 <ferror@plt+0x1d18>
  403944:	mov	w0, #0x0                   	// #0
  403948:	ldp	x29, x30, [sp], #48
  40394c:	ret
  403950:	stp	x29, x30, [sp, #-256]!
  403954:	mov	x29, sp
  403958:	str	x0, [sp, #24]
  40395c:	str	x1, [sp, #16]
  403960:	str	x2, [sp, #208]
  403964:	str	x3, [sp, #216]
  403968:	str	x4, [sp, #224]
  40396c:	str	x5, [sp, #232]
  403970:	str	x6, [sp, #240]
  403974:	str	x7, [sp, #248]
  403978:	str	q0, [sp, #80]
  40397c:	str	q1, [sp, #96]
  403980:	str	q2, [sp, #112]
  403984:	str	q3, [sp, #128]
  403988:	str	q4, [sp, #144]
  40398c:	str	q5, [sp, #160]
  403990:	str	q6, [sp, #176]
  403994:	str	q7, [sp, #192]
  403998:	add	x0, sp, #0x100
  40399c:	str	x0, [sp, #32]
  4039a0:	add	x0, sp, #0x100
  4039a4:	str	x0, [sp, #40]
  4039a8:	add	x0, sp, #0xd0
  4039ac:	str	x0, [sp, #48]
  4039b0:	mov	w0, #0xffffffd0            	// #-48
  4039b4:	str	w0, [sp, #56]
  4039b8:	mov	w0, #0xffffff80            	// #-128
  4039bc:	str	w0, [sp, #60]
  4039c0:	ldr	w1, [sp, #56]
  4039c4:	ldr	x0, [sp, #32]
  4039c8:	cmp	w1, #0x0
  4039cc:	b.lt	4039e0 <ferror@plt+0x1db0>  // b.tstop
  4039d0:	add	x1, x0, #0xf
  4039d4:	and	x1, x1, #0xfffffffffffffff8
  4039d8:	str	x1, [sp, #32]
  4039dc:	b	403a10 <ferror@plt+0x1de0>
  4039e0:	add	w2, w1, #0x8
  4039e4:	str	w2, [sp, #56]
  4039e8:	ldr	w2, [sp, #56]
  4039ec:	cmp	w2, #0x0
  4039f0:	b.le	403a04 <ferror@plt+0x1dd4>
  4039f4:	add	x1, x0, #0xf
  4039f8:	and	x1, x1, #0xfffffffffffffff8
  4039fc:	str	x1, [sp, #32]
  403a00:	b	403a10 <ferror@plt+0x1de0>
  403a04:	ldr	x2, [sp, #40]
  403a08:	sxtw	x0, w1
  403a0c:	add	x0, x2, x0
  403a10:	ldr	x0, [x0]
  403a14:	str	x0, [sp, #72]
  403a18:	ldr	x0, [sp, #72]
  403a1c:	cmp	x0, #0x0
  403a20:	b.eq	403ac0 <ferror@plt+0x1e90>  // b.none
  403a24:	ldr	w1, [sp, #56]
  403a28:	ldr	x0, [sp, #32]
  403a2c:	cmp	w1, #0x0
  403a30:	b.lt	403a44 <ferror@plt+0x1e14>  // b.tstop
  403a34:	add	x1, x0, #0xf
  403a38:	and	x1, x1, #0xfffffffffffffff8
  403a3c:	str	x1, [sp, #32]
  403a40:	b	403a74 <ferror@plt+0x1e44>
  403a44:	add	w2, w1, #0x8
  403a48:	str	w2, [sp, #56]
  403a4c:	ldr	w2, [sp, #56]
  403a50:	cmp	w2, #0x0
  403a54:	b.le	403a68 <ferror@plt+0x1e38>
  403a58:	add	x1, x0, #0xf
  403a5c:	and	x1, x1, #0xfffffffffffffff8
  403a60:	str	x1, [sp, #32]
  403a64:	b	403a74 <ferror@plt+0x1e44>
  403a68:	ldr	x2, [sp, #40]
  403a6c:	sxtw	x0, w1
  403a70:	add	x0, x2, x0
  403a74:	ldr	x0, [x0]
  403a78:	str	x0, [sp, #64]
  403a7c:	ldr	x0, [sp, #64]
  403a80:	cmp	x0, #0x0
  403a84:	b.eq	403ac8 <ferror@plt+0x1e98>  // b.none
  403a88:	ldr	x1, [sp, #72]
  403a8c:	ldr	x0, [sp, #24]
  403a90:	bl	401a30 <strcmp@plt>
  403a94:	cmp	w0, #0x0
  403a98:	b.ne	403aa4 <ferror@plt+0x1e74>  // b.any
  403a9c:	mov	w0, #0x1                   	// #1
  403aa0:	b	403af0 <ferror@plt+0x1ec0>
  403aa4:	ldr	x1, [sp, #64]
  403aa8:	ldr	x0, [sp, #24]
  403aac:	bl	401a30 <strcmp@plt>
  403ab0:	cmp	w0, #0x0
  403ab4:	b.ne	4039c0 <ferror@plt+0x1d90>  // b.any
  403ab8:	mov	w0, #0x0                   	// #0
  403abc:	b	403af0 <ferror@plt+0x1ec0>
  403ac0:	nop
  403ac4:	b	403acc <ferror@plt+0x1e9c>
  403ac8:	nop
  403acc:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403ad0:	add	x0, x0, #0x270
  403ad4:	ldr	w4, [x0]
  403ad8:	ldr	x3, [sp, #24]
  403adc:	ldr	x2, [sp, #16]
  403ae0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  403ae4:	add	x1, x0, #0x3b0
  403ae8:	mov	w0, w4
  403aec:	bl	401b50 <errx@plt>
  403af0:	ldp	x29, x30, [sp], #256
  403af4:	ret
  403af8:	sub	sp, sp, #0x20
  403afc:	str	x0, [sp, #24]
  403b00:	str	x1, [sp, #16]
  403b04:	str	w2, [sp, #12]
  403b08:	b	403b38 <ferror@plt+0x1f08>
  403b0c:	ldr	x0, [sp, #24]
  403b10:	ldrsb	w1, [x0]
  403b14:	ldr	w0, [sp, #12]
  403b18:	sxtb	w0, w0
  403b1c:	cmp	w1, w0
  403b20:	b.ne	403b2c <ferror@plt+0x1efc>  // b.any
  403b24:	ldr	x0, [sp, #24]
  403b28:	b	403b60 <ferror@plt+0x1f30>
  403b2c:	ldr	x0, [sp, #24]
  403b30:	add	x0, x0, #0x1
  403b34:	str	x0, [sp, #24]
  403b38:	ldr	x0, [sp, #16]
  403b3c:	sub	x1, x0, #0x1
  403b40:	str	x1, [sp, #16]
  403b44:	cmp	x0, #0x0
  403b48:	b.eq	403b5c <ferror@plt+0x1f2c>  // b.none
  403b4c:	ldr	x0, [sp, #24]
  403b50:	ldrsb	w0, [x0]
  403b54:	cmp	w0, #0x0
  403b58:	b.ne	403b0c <ferror@plt+0x1edc>  // b.any
  403b5c:	mov	x0, #0x0                   	// #0
  403b60:	add	sp, sp, #0x20
  403b64:	ret
  403b68:	stp	x29, x30, [sp, #-48]!
  403b6c:	mov	x29, sp
  403b70:	str	x0, [sp, #24]
  403b74:	str	x1, [sp, #16]
  403b78:	ldr	x1, [sp, #16]
  403b7c:	ldr	x0, [sp, #24]
  403b80:	bl	403cbc <ferror@plt+0x208c>
  403b84:	str	w0, [sp, #44]
  403b88:	ldr	w0, [sp, #44]
  403b8c:	cmn	w0, #0x8, lsl #12
  403b90:	b.lt	403ba4 <ferror@plt+0x1f74>  // b.tstop
  403b94:	ldr	w1, [sp, #44]
  403b98:	mov	w0, #0x7fff                	// #32767
  403b9c:	cmp	w1, w0
  403ba0:	b.le	403bd8 <ferror@plt+0x1fa8>
  403ba4:	bl	401ba0 <__errno_location@plt>
  403ba8:	mov	x1, x0
  403bac:	mov	w0, #0x22                  	// #34
  403bb0:	str	w0, [x1]
  403bb4:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403bb8:	add	x0, x0, #0x270
  403bbc:	ldr	w4, [x0]
  403bc0:	ldr	x3, [sp, #24]
  403bc4:	ldr	x2, [sp, #16]
  403bc8:	adrp	x0, 407000 <ferror@plt+0x53d0>
  403bcc:	add	x1, x0, #0x3b0
  403bd0:	mov	w0, w4
  403bd4:	bl	401bf0 <err@plt>
  403bd8:	ldr	w0, [sp, #44]
  403bdc:	sxth	w0, w0
  403be0:	ldp	x29, x30, [sp], #48
  403be4:	ret
  403be8:	stp	x29, x30, [sp, #-64]!
  403bec:	mov	x29, sp
  403bf0:	str	x0, [sp, #40]
  403bf4:	str	x1, [sp, #32]
  403bf8:	str	w2, [sp, #28]
  403bfc:	ldr	w2, [sp, #28]
  403c00:	ldr	x1, [sp, #32]
  403c04:	ldr	x0, [sp, #40]
  403c08:	bl	403d3c <ferror@plt+0x210c>
  403c0c:	str	w0, [sp, #60]
  403c10:	ldr	w1, [sp, #60]
  403c14:	mov	w0, #0xffff                	// #65535
  403c18:	cmp	w1, w0
  403c1c:	b.ls	403c54 <ferror@plt+0x2024>  // b.plast
  403c20:	bl	401ba0 <__errno_location@plt>
  403c24:	mov	x1, x0
  403c28:	mov	w0, #0x22                  	// #34
  403c2c:	str	w0, [x1]
  403c30:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403c34:	add	x0, x0, #0x270
  403c38:	ldr	w4, [x0]
  403c3c:	ldr	x3, [sp, #40]
  403c40:	ldr	x2, [sp, #32]
  403c44:	adrp	x0, 407000 <ferror@plt+0x53d0>
  403c48:	add	x1, x0, #0x3b0
  403c4c:	mov	w0, w4
  403c50:	bl	401bf0 <err@plt>
  403c54:	ldr	w0, [sp, #60]
  403c58:	and	w0, w0, #0xffff
  403c5c:	ldp	x29, x30, [sp], #64
  403c60:	ret
  403c64:	stp	x29, x30, [sp, #-32]!
  403c68:	mov	x29, sp
  403c6c:	str	x0, [sp, #24]
  403c70:	str	x1, [sp, #16]
  403c74:	mov	w2, #0xa                   	// #10
  403c78:	ldr	x1, [sp, #16]
  403c7c:	ldr	x0, [sp, #24]
  403c80:	bl	403be8 <ferror@plt+0x1fb8>
  403c84:	and	w0, w0, #0xffff
  403c88:	ldp	x29, x30, [sp], #32
  403c8c:	ret
  403c90:	stp	x29, x30, [sp, #-32]!
  403c94:	mov	x29, sp
  403c98:	str	x0, [sp, #24]
  403c9c:	str	x1, [sp, #16]
  403ca0:	mov	w2, #0x10                  	// #16
  403ca4:	ldr	x1, [sp, #16]
  403ca8:	ldr	x0, [sp, #24]
  403cac:	bl	403be8 <ferror@plt+0x1fb8>
  403cb0:	and	w0, w0, #0xffff
  403cb4:	ldp	x29, x30, [sp], #32
  403cb8:	ret
  403cbc:	stp	x29, x30, [sp, #-48]!
  403cc0:	mov	x29, sp
  403cc4:	str	x0, [sp, #24]
  403cc8:	str	x1, [sp, #16]
  403ccc:	ldr	x1, [sp, #16]
  403cd0:	ldr	x0, [sp, #24]
  403cd4:	bl	403e04 <ferror@plt+0x21d4>
  403cd8:	str	x0, [sp, #40]
  403cdc:	ldr	x1, [sp, #40]
  403ce0:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403ce4:	cmp	x1, x0
  403ce8:	b.lt	403cfc <ferror@plt+0x20cc>  // b.tstop
  403cec:	ldr	x1, [sp, #40]
  403cf0:	mov	x0, #0x7fffffff            	// #2147483647
  403cf4:	cmp	x1, x0
  403cf8:	b.le	403d30 <ferror@plt+0x2100>
  403cfc:	bl	401ba0 <__errno_location@plt>
  403d00:	mov	x1, x0
  403d04:	mov	w0, #0x22                  	// #34
  403d08:	str	w0, [x1]
  403d0c:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403d10:	add	x0, x0, #0x270
  403d14:	ldr	w4, [x0]
  403d18:	ldr	x3, [sp, #24]
  403d1c:	ldr	x2, [sp, #16]
  403d20:	adrp	x0, 407000 <ferror@plt+0x53d0>
  403d24:	add	x1, x0, #0x3b0
  403d28:	mov	w0, w4
  403d2c:	bl	401bf0 <err@plt>
  403d30:	ldr	x0, [sp, #40]
  403d34:	ldp	x29, x30, [sp], #48
  403d38:	ret
  403d3c:	stp	x29, x30, [sp, #-64]!
  403d40:	mov	x29, sp
  403d44:	str	x0, [sp, #40]
  403d48:	str	x1, [sp, #32]
  403d4c:	str	w2, [sp, #28]
  403d50:	ldr	w2, [sp, #28]
  403d54:	ldr	x1, [sp, #32]
  403d58:	ldr	x0, [sp, #40]
  403d5c:	bl	403f04 <ferror@plt+0x22d4>
  403d60:	str	x0, [sp, #56]
  403d64:	ldr	x1, [sp, #56]
  403d68:	mov	x0, #0xffffffff            	// #4294967295
  403d6c:	cmp	x1, x0
  403d70:	b.ls	403da8 <ferror@plt+0x2178>  // b.plast
  403d74:	bl	401ba0 <__errno_location@plt>
  403d78:	mov	x1, x0
  403d7c:	mov	w0, #0x22                  	// #34
  403d80:	str	w0, [x1]
  403d84:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403d88:	add	x0, x0, #0x270
  403d8c:	ldr	w4, [x0]
  403d90:	ldr	x3, [sp, #40]
  403d94:	ldr	x2, [sp, #32]
  403d98:	adrp	x0, 407000 <ferror@plt+0x53d0>
  403d9c:	add	x1, x0, #0x3b0
  403da0:	mov	w0, w4
  403da4:	bl	401bf0 <err@plt>
  403da8:	ldr	x0, [sp, #56]
  403dac:	ldp	x29, x30, [sp], #64
  403db0:	ret
  403db4:	stp	x29, x30, [sp, #-32]!
  403db8:	mov	x29, sp
  403dbc:	str	x0, [sp, #24]
  403dc0:	str	x1, [sp, #16]
  403dc4:	mov	w2, #0xa                   	// #10
  403dc8:	ldr	x1, [sp, #16]
  403dcc:	ldr	x0, [sp, #24]
  403dd0:	bl	403d3c <ferror@plt+0x210c>
  403dd4:	ldp	x29, x30, [sp], #32
  403dd8:	ret
  403ddc:	stp	x29, x30, [sp, #-32]!
  403de0:	mov	x29, sp
  403de4:	str	x0, [sp, #24]
  403de8:	str	x1, [sp, #16]
  403dec:	mov	w2, #0x10                  	// #16
  403df0:	ldr	x1, [sp, #16]
  403df4:	ldr	x0, [sp, #24]
  403df8:	bl	403d3c <ferror@plt+0x210c>
  403dfc:	ldp	x29, x30, [sp], #32
  403e00:	ret
  403e04:	stp	x29, x30, [sp, #-48]!
  403e08:	mov	x29, sp
  403e0c:	str	x0, [sp, #24]
  403e10:	str	x1, [sp, #16]
  403e14:	str	xzr, [sp, #32]
  403e18:	bl	401ba0 <__errno_location@plt>
  403e1c:	str	wzr, [x0]
  403e20:	ldr	x0, [sp, #24]
  403e24:	cmp	x0, #0x0
  403e28:	b.eq	403e98 <ferror@plt+0x2268>  // b.none
  403e2c:	ldr	x0, [sp, #24]
  403e30:	ldrsb	w0, [x0]
  403e34:	cmp	w0, #0x0
  403e38:	b.eq	403e98 <ferror@plt+0x2268>  // b.none
  403e3c:	add	x0, sp, #0x20
  403e40:	mov	w2, #0xa                   	// #10
  403e44:	mov	x1, x0
  403e48:	ldr	x0, [sp, #24]
  403e4c:	bl	401820 <strtoimax@plt>
  403e50:	str	x0, [sp, #40]
  403e54:	bl	401ba0 <__errno_location@plt>
  403e58:	ldr	w0, [x0]
  403e5c:	cmp	w0, #0x0
  403e60:	b.ne	403ea0 <ferror@plt+0x2270>  // b.any
  403e64:	ldr	x0, [sp, #32]
  403e68:	ldr	x1, [sp, #24]
  403e6c:	cmp	x1, x0
  403e70:	b.eq	403ea0 <ferror@plt+0x2270>  // b.none
  403e74:	ldr	x0, [sp, #32]
  403e78:	cmp	x0, #0x0
  403e7c:	b.eq	403e90 <ferror@plt+0x2260>  // b.none
  403e80:	ldr	x0, [sp, #32]
  403e84:	ldrsb	w0, [x0]
  403e88:	cmp	w0, #0x0
  403e8c:	b.ne	403ea0 <ferror@plt+0x2270>  // b.any
  403e90:	ldr	x0, [sp, #40]
  403e94:	b	403efc <ferror@plt+0x22cc>
  403e98:	nop
  403e9c:	b	403ea4 <ferror@plt+0x2274>
  403ea0:	nop
  403ea4:	bl	401ba0 <__errno_location@plt>
  403ea8:	ldr	w0, [x0]
  403eac:	cmp	w0, #0x22
  403eb0:	b.ne	403ed8 <ferror@plt+0x22a8>  // b.any
  403eb4:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403eb8:	add	x0, x0, #0x270
  403ebc:	ldr	w4, [x0]
  403ec0:	ldr	x3, [sp, #24]
  403ec4:	ldr	x2, [sp, #16]
  403ec8:	adrp	x0, 407000 <ferror@plt+0x53d0>
  403ecc:	add	x1, x0, #0x3b0
  403ed0:	mov	w0, w4
  403ed4:	bl	401bf0 <err@plt>
  403ed8:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403edc:	add	x0, x0, #0x270
  403ee0:	ldr	w4, [x0]
  403ee4:	ldr	x3, [sp, #24]
  403ee8:	ldr	x2, [sp, #16]
  403eec:	adrp	x0, 407000 <ferror@plt+0x53d0>
  403ef0:	add	x1, x0, #0x3b0
  403ef4:	mov	w0, w4
  403ef8:	bl	401b50 <errx@plt>
  403efc:	ldp	x29, x30, [sp], #48
  403f00:	ret
  403f04:	stp	x29, x30, [sp, #-64]!
  403f08:	mov	x29, sp
  403f0c:	str	x0, [sp, #40]
  403f10:	str	x1, [sp, #32]
  403f14:	str	w2, [sp, #28]
  403f18:	str	xzr, [sp, #48]
  403f1c:	bl	401ba0 <__errno_location@plt>
  403f20:	str	wzr, [x0]
  403f24:	ldr	x0, [sp, #40]
  403f28:	cmp	x0, #0x0
  403f2c:	b.eq	403f9c <ferror@plt+0x236c>  // b.none
  403f30:	ldr	x0, [sp, #40]
  403f34:	ldrsb	w0, [x0]
  403f38:	cmp	w0, #0x0
  403f3c:	b.eq	403f9c <ferror@plt+0x236c>  // b.none
  403f40:	add	x0, sp, #0x30
  403f44:	ldr	w2, [sp, #28]
  403f48:	mov	x1, x0
  403f4c:	ldr	x0, [sp, #40]
  403f50:	bl	4019f0 <strtoumax@plt>
  403f54:	str	x0, [sp, #56]
  403f58:	bl	401ba0 <__errno_location@plt>
  403f5c:	ldr	w0, [x0]
  403f60:	cmp	w0, #0x0
  403f64:	b.ne	403fa4 <ferror@plt+0x2374>  // b.any
  403f68:	ldr	x0, [sp, #48]
  403f6c:	ldr	x1, [sp, #40]
  403f70:	cmp	x1, x0
  403f74:	b.eq	403fa4 <ferror@plt+0x2374>  // b.none
  403f78:	ldr	x0, [sp, #48]
  403f7c:	cmp	x0, #0x0
  403f80:	b.eq	403f94 <ferror@plt+0x2364>  // b.none
  403f84:	ldr	x0, [sp, #48]
  403f88:	ldrsb	w0, [x0]
  403f8c:	cmp	w0, #0x0
  403f90:	b.ne	403fa4 <ferror@plt+0x2374>  // b.any
  403f94:	ldr	x0, [sp, #56]
  403f98:	b	404000 <ferror@plt+0x23d0>
  403f9c:	nop
  403fa0:	b	403fa8 <ferror@plt+0x2378>
  403fa4:	nop
  403fa8:	bl	401ba0 <__errno_location@plt>
  403fac:	ldr	w0, [x0]
  403fb0:	cmp	w0, #0x22
  403fb4:	b.ne	403fdc <ferror@plt+0x23ac>  // b.any
  403fb8:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403fbc:	add	x0, x0, #0x270
  403fc0:	ldr	w4, [x0]
  403fc4:	ldr	x3, [sp, #40]
  403fc8:	ldr	x2, [sp, #32]
  403fcc:	adrp	x0, 407000 <ferror@plt+0x53d0>
  403fd0:	add	x1, x0, #0x3b0
  403fd4:	mov	w0, w4
  403fd8:	bl	401bf0 <err@plt>
  403fdc:	adrp	x0, 419000 <ferror@plt+0x173d0>
  403fe0:	add	x0, x0, #0x270
  403fe4:	ldr	w4, [x0]
  403fe8:	ldr	x3, [sp, #40]
  403fec:	ldr	x2, [sp, #32]
  403ff0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  403ff4:	add	x1, x0, #0x3b0
  403ff8:	mov	w0, w4
  403ffc:	bl	401b50 <errx@plt>
  404000:	ldp	x29, x30, [sp], #64
  404004:	ret
  404008:	stp	x29, x30, [sp, #-32]!
  40400c:	mov	x29, sp
  404010:	str	x0, [sp, #24]
  404014:	str	x1, [sp, #16]
  404018:	mov	w2, #0xa                   	// #10
  40401c:	ldr	x1, [sp, #16]
  404020:	ldr	x0, [sp, #24]
  404024:	bl	403f04 <ferror@plt+0x22d4>
  404028:	ldp	x29, x30, [sp], #32
  40402c:	ret
  404030:	stp	x29, x30, [sp, #-32]!
  404034:	mov	x29, sp
  404038:	str	x0, [sp, #24]
  40403c:	str	x1, [sp, #16]
  404040:	mov	w2, #0x10                  	// #16
  404044:	ldr	x1, [sp, #16]
  404048:	ldr	x0, [sp, #24]
  40404c:	bl	403f04 <ferror@plt+0x22d4>
  404050:	ldp	x29, x30, [sp], #32
  404054:	ret
  404058:	stp	x29, x30, [sp, #-48]!
  40405c:	mov	x29, sp
  404060:	str	x0, [sp, #24]
  404064:	str	x1, [sp, #16]
  404068:	str	xzr, [sp, #32]
  40406c:	bl	401ba0 <__errno_location@plt>
  404070:	str	wzr, [x0]
  404074:	ldr	x0, [sp, #24]
  404078:	cmp	x0, #0x0
  40407c:	b.eq	4040e8 <ferror@plt+0x24b8>  // b.none
  404080:	ldr	x0, [sp, #24]
  404084:	ldrsb	w0, [x0]
  404088:	cmp	w0, #0x0
  40408c:	b.eq	4040e8 <ferror@plt+0x24b8>  // b.none
  404090:	add	x0, sp, #0x20
  404094:	mov	x1, x0
  404098:	ldr	x0, [sp, #24]
  40409c:	bl	401830 <strtod@plt>
  4040a0:	str	d0, [sp, #40]
  4040a4:	bl	401ba0 <__errno_location@plt>
  4040a8:	ldr	w0, [x0]
  4040ac:	cmp	w0, #0x0
  4040b0:	b.ne	4040f0 <ferror@plt+0x24c0>  // b.any
  4040b4:	ldr	x0, [sp, #32]
  4040b8:	ldr	x1, [sp, #24]
  4040bc:	cmp	x1, x0
  4040c0:	b.eq	4040f0 <ferror@plt+0x24c0>  // b.none
  4040c4:	ldr	x0, [sp, #32]
  4040c8:	cmp	x0, #0x0
  4040cc:	b.eq	4040e0 <ferror@plt+0x24b0>  // b.none
  4040d0:	ldr	x0, [sp, #32]
  4040d4:	ldrsb	w0, [x0]
  4040d8:	cmp	w0, #0x0
  4040dc:	b.ne	4040f0 <ferror@plt+0x24c0>  // b.any
  4040e0:	ldr	d0, [sp, #40]
  4040e4:	b	40414c <ferror@plt+0x251c>
  4040e8:	nop
  4040ec:	b	4040f4 <ferror@plt+0x24c4>
  4040f0:	nop
  4040f4:	bl	401ba0 <__errno_location@plt>
  4040f8:	ldr	w0, [x0]
  4040fc:	cmp	w0, #0x22
  404100:	b.ne	404128 <ferror@plt+0x24f8>  // b.any
  404104:	adrp	x0, 419000 <ferror@plt+0x173d0>
  404108:	add	x0, x0, #0x270
  40410c:	ldr	w4, [x0]
  404110:	ldr	x3, [sp, #24]
  404114:	ldr	x2, [sp, #16]
  404118:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40411c:	add	x1, x0, #0x3b0
  404120:	mov	w0, w4
  404124:	bl	401bf0 <err@plt>
  404128:	adrp	x0, 419000 <ferror@plt+0x173d0>
  40412c:	add	x0, x0, #0x270
  404130:	ldr	w4, [x0]
  404134:	ldr	x3, [sp, #24]
  404138:	ldr	x2, [sp, #16]
  40413c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  404140:	add	x1, x0, #0x3b0
  404144:	mov	w0, w4
  404148:	bl	401b50 <errx@plt>
  40414c:	ldp	x29, x30, [sp], #48
  404150:	ret
  404154:	stp	x29, x30, [sp, #-48]!
  404158:	mov	x29, sp
  40415c:	str	x0, [sp, #24]
  404160:	str	x1, [sp, #16]
  404164:	str	xzr, [sp, #32]
  404168:	bl	401ba0 <__errno_location@plt>
  40416c:	str	wzr, [x0]
  404170:	ldr	x0, [sp, #24]
  404174:	cmp	x0, #0x0
  404178:	b.eq	4041e8 <ferror@plt+0x25b8>  // b.none
  40417c:	ldr	x0, [sp, #24]
  404180:	ldrsb	w0, [x0]
  404184:	cmp	w0, #0x0
  404188:	b.eq	4041e8 <ferror@plt+0x25b8>  // b.none
  40418c:	add	x0, sp, #0x20
  404190:	mov	w2, #0xa                   	// #10
  404194:	mov	x1, x0
  404198:	ldr	x0, [sp, #24]
  40419c:	bl	401a60 <strtol@plt>
  4041a0:	str	x0, [sp, #40]
  4041a4:	bl	401ba0 <__errno_location@plt>
  4041a8:	ldr	w0, [x0]
  4041ac:	cmp	w0, #0x0
  4041b0:	b.ne	4041f0 <ferror@plt+0x25c0>  // b.any
  4041b4:	ldr	x0, [sp, #32]
  4041b8:	ldr	x1, [sp, #24]
  4041bc:	cmp	x1, x0
  4041c0:	b.eq	4041f0 <ferror@plt+0x25c0>  // b.none
  4041c4:	ldr	x0, [sp, #32]
  4041c8:	cmp	x0, #0x0
  4041cc:	b.eq	4041e0 <ferror@plt+0x25b0>  // b.none
  4041d0:	ldr	x0, [sp, #32]
  4041d4:	ldrsb	w0, [x0]
  4041d8:	cmp	w0, #0x0
  4041dc:	b.ne	4041f0 <ferror@plt+0x25c0>  // b.any
  4041e0:	ldr	x0, [sp, #40]
  4041e4:	b	40424c <ferror@plt+0x261c>
  4041e8:	nop
  4041ec:	b	4041f4 <ferror@plt+0x25c4>
  4041f0:	nop
  4041f4:	bl	401ba0 <__errno_location@plt>
  4041f8:	ldr	w0, [x0]
  4041fc:	cmp	w0, #0x22
  404200:	b.ne	404228 <ferror@plt+0x25f8>  // b.any
  404204:	adrp	x0, 419000 <ferror@plt+0x173d0>
  404208:	add	x0, x0, #0x270
  40420c:	ldr	w4, [x0]
  404210:	ldr	x3, [sp, #24]
  404214:	ldr	x2, [sp, #16]
  404218:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40421c:	add	x1, x0, #0x3b0
  404220:	mov	w0, w4
  404224:	bl	401bf0 <err@plt>
  404228:	adrp	x0, 419000 <ferror@plt+0x173d0>
  40422c:	add	x0, x0, #0x270
  404230:	ldr	w4, [x0]
  404234:	ldr	x3, [sp, #24]
  404238:	ldr	x2, [sp, #16]
  40423c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  404240:	add	x1, x0, #0x3b0
  404244:	mov	w0, w4
  404248:	bl	401b50 <errx@plt>
  40424c:	ldp	x29, x30, [sp], #48
  404250:	ret
  404254:	stp	x29, x30, [sp, #-48]!
  404258:	mov	x29, sp
  40425c:	str	x0, [sp, #24]
  404260:	str	x1, [sp, #16]
  404264:	str	xzr, [sp, #32]
  404268:	bl	401ba0 <__errno_location@plt>
  40426c:	str	wzr, [x0]
  404270:	ldr	x0, [sp, #24]
  404274:	cmp	x0, #0x0
  404278:	b.eq	4042e8 <ferror@plt+0x26b8>  // b.none
  40427c:	ldr	x0, [sp, #24]
  404280:	ldrsb	w0, [x0]
  404284:	cmp	w0, #0x0
  404288:	b.eq	4042e8 <ferror@plt+0x26b8>  // b.none
  40428c:	add	x0, sp, #0x20
  404290:	mov	w2, #0xa                   	// #10
  404294:	mov	x1, x0
  404298:	ldr	x0, [sp, #24]
  40429c:	bl	4017b0 <strtoul@plt>
  4042a0:	str	x0, [sp, #40]
  4042a4:	bl	401ba0 <__errno_location@plt>
  4042a8:	ldr	w0, [x0]
  4042ac:	cmp	w0, #0x0
  4042b0:	b.ne	4042f0 <ferror@plt+0x26c0>  // b.any
  4042b4:	ldr	x0, [sp, #32]
  4042b8:	ldr	x1, [sp, #24]
  4042bc:	cmp	x1, x0
  4042c0:	b.eq	4042f0 <ferror@plt+0x26c0>  // b.none
  4042c4:	ldr	x0, [sp, #32]
  4042c8:	cmp	x0, #0x0
  4042cc:	b.eq	4042e0 <ferror@plt+0x26b0>  // b.none
  4042d0:	ldr	x0, [sp, #32]
  4042d4:	ldrsb	w0, [x0]
  4042d8:	cmp	w0, #0x0
  4042dc:	b.ne	4042f0 <ferror@plt+0x26c0>  // b.any
  4042e0:	ldr	x0, [sp, #40]
  4042e4:	b	40434c <ferror@plt+0x271c>
  4042e8:	nop
  4042ec:	b	4042f4 <ferror@plt+0x26c4>
  4042f0:	nop
  4042f4:	bl	401ba0 <__errno_location@plt>
  4042f8:	ldr	w0, [x0]
  4042fc:	cmp	w0, #0x22
  404300:	b.ne	404328 <ferror@plt+0x26f8>  // b.any
  404304:	adrp	x0, 419000 <ferror@plt+0x173d0>
  404308:	add	x0, x0, #0x270
  40430c:	ldr	w4, [x0]
  404310:	ldr	x3, [sp, #24]
  404314:	ldr	x2, [sp, #16]
  404318:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40431c:	add	x1, x0, #0x3b0
  404320:	mov	w0, w4
  404324:	bl	401bf0 <err@plt>
  404328:	adrp	x0, 419000 <ferror@plt+0x173d0>
  40432c:	add	x0, x0, #0x270
  404330:	ldr	w4, [x0]
  404334:	ldr	x3, [sp, #24]
  404338:	ldr	x2, [sp, #16]
  40433c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  404340:	add	x1, x0, #0x3b0
  404344:	mov	w0, w4
  404348:	bl	401b50 <errx@plt>
  40434c:	ldp	x29, x30, [sp], #48
  404350:	ret
  404354:	stp	x29, x30, [sp, #-48]!
  404358:	mov	x29, sp
  40435c:	str	x0, [sp, #24]
  404360:	str	x1, [sp, #16]
  404364:	add	x0, sp, #0x28
  404368:	mov	x1, x0
  40436c:	ldr	x0, [sp, #24]
  404370:	bl	403790 <ferror@plt+0x1b60>
  404374:	cmp	w0, #0x0
  404378:	b.ne	404384 <ferror@plt+0x2754>  // b.any
  40437c:	ldr	x0, [sp, #40]
  404380:	b	4043dc <ferror@plt+0x27ac>
  404384:	bl	401ba0 <__errno_location@plt>
  404388:	ldr	w0, [x0]
  40438c:	cmp	w0, #0x0
  404390:	b.eq	4043b8 <ferror@plt+0x2788>  // b.none
  404394:	adrp	x0, 419000 <ferror@plt+0x173d0>
  404398:	add	x0, x0, #0x270
  40439c:	ldr	w4, [x0]
  4043a0:	ldr	x3, [sp, #24]
  4043a4:	ldr	x2, [sp, #16]
  4043a8:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4043ac:	add	x1, x0, #0x3b0
  4043b0:	mov	w0, w4
  4043b4:	bl	401bf0 <err@plt>
  4043b8:	adrp	x0, 419000 <ferror@plt+0x173d0>
  4043bc:	add	x0, x0, #0x270
  4043c0:	ldr	w4, [x0]
  4043c4:	ldr	x3, [sp, #24]
  4043c8:	ldr	x2, [sp, #16]
  4043cc:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4043d0:	add	x1, x0, #0x3b0
  4043d4:	mov	w0, w4
  4043d8:	bl	401b50 <errx@plt>
  4043dc:	ldp	x29, x30, [sp], #48
  4043e0:	ret
  4043e4:	stp	x29, x30, [sp, #-64]!
  4043e8:	mov	x29, sp
  4043ec:	str	x0, [sp, #40]
  4043f0:	str	x1, [sp, #32]
  4043f4:	str	x2, [sp, #24]
  4043f8:	ldr	x1, [sp, #24]
  4043fc:	ldr	x0, [sp, #40]
  404400:	bl	404058 <ferror@plt+0x2428>
  404404:	str	d0, [sp, #56]
  404408:	ldr	d0, [sp, #56]
  40440c:	fcvtzs	d0, d0
  404410:	ldr	x0, [sp, #32]
  404414:	str	d0, [x0]
  404418:	ldr	x0, [sp, #32]
  40441c:	ldr	d0, [x0]
  404420:	scvtf	d0, d0
  404424:	ldr	d1, [sp, #56]
  404428:	fsub	d0, d1, d0
  40442c:	mov	x0, #0x848000000000        	// #145685290680320
  404430:	movk	x0, #0x412e, lsl #48
  404434:	fmov	d1, x0
  404438:	fmul	d0, d0, d1
  40443c:	fcvtzs	d0, d0
  404440:	ldr	x0, [sp, #32]
  404444:	str	d0, [x0, #8]
  404448:	nop
  40444c:	ldp	x29, x30, [sp], #64
  404450:	ret
  404454:	sub	sp, sp, #0x20
  404458:	str	w0, [sp, #12]
  40445c:	str	x1, [sp]
  404460:	strh	wzr, [sp, #30]
  404464:	ldr	w0, [sp, #12]
  404468:	and	w0, w0, #0xf000
  40446c:	cmp	w0, #0x4, lsl #12
  404470:	b.ne	404498 <ferror@plt+0x2868>  // b.any
  404474:	ldrh	w0, [sp, #30]
  404478:	add	w1, w0, #0x1
  40447c:	strh	w1, [sp, #30]
  404480:	and	x0, x0, #0xffff
  404484:	ldr	x1, [sp]
  404488:	add	x0, x1, x0
  40448c:	mov	w1, #0x64                  	// #100
  404490:	strb	w1, [x0]
  404494:	b	4045cc <ferror@plt+0x299c>
  404498:	ldr	w0, [sp, #12]
  40449c:	and	w0, w0, #0xf000
  4044a0:	cmp	w0, #0xa, lsl #12
  4044a4:	b.ne	4044cc <ferror@plt+0x289c>  // b.any
  4044a8:	ldrh	w0, [sp, #30]
  4044ac:	add	w1, w0, #0x1
  4044b0:	strh	w1, [sp, #30]
  4044b4:	and	x0, x0, #0xffff
  4044b8:	ldr	x1, [sp]
  4044bc:	add	x0, x1, x0
  4044c0:	mov	w1, #0x6c                  	// #108
  4044c4:	strb	w1, [x0]
  4044c8:	b	4045cc <ferror@plt+0x299c>
  4044cc:	ldr	w0, [sp, #12]
  4044d0:	and	w0, w0, #0xf000
  4044d4:	cmp	w0, #0x2, lsl #12
  4044d8:	b.ne	404500 <ferror@plt+0x28d0>  // b.any
  4044dc:	ldrh	w0, [sp, #30]
  4044e0:	add	w1, w0, #0x1
  4044e4:	strh	w1, [sp, #30]
  4044e8:	and	x0, x0, #0xffff
  4044ec:	ldr	x1, [sp]
  4044f0:	add	x0, x1, x0
  4044f4:	mov	w1, #0x63                  	// #99
  4044f8:	strb	w1, [x0]
  4044fc:	b	4045cc <ferror@plt+0x299c>
  404500:	ldr	w0, [sp, #12]
  404504:	and	w0, w0, #0xf000
  404508:	cmp	w0, #0x6, lsl #12
  40450c:	b.ne	404534 <ferror@plt+0x2904>  // b.any
  404510:	ldrh	w0, [sp, #30]
  404514:	add	w1, w0, #0x1
  404518:	strh	w1, [sp, #30]
  40451c:	and	x0, x0, #0xffff
  404520:	ldr	x1, [sp]
  404524:	add	x0, x1, x0
  404528:	mov	w1, #0x62                  	// #98
  40452c:	strb	w1, [x0]
  404530:	b	4045cc <ferror@plt+0x299c>
  404534:	ldr	w0, [sp, #12]
  404538:	and	w0, w0, #0xf000
  40453c:	cmp	w0, #0xc, lsl #12
  404540:	b.ne	404568 <ferror@plt+0x2938>  // b.any
  404544:	ldrh	w0, [sp, #30]
  404548:	add	w1, w0, #0x1
  40454c:	strh	w1, [sp, #30]
  404550:	and	x0, x0, #0xffff
  404554:	ldr	x1, [sp]
  404558:	add	x0, x1, x0
  40455c:	mov	w1, #0x73                  	// #115
  404560:	strb	w1, [x0]
  404564:	b	4045cc <ferror@plt+0x299c>
  404568:	ldr	w0, [sp, #12]
  40456c:	and	w0, w0, #0xf000
  404570:	cmp	w0, #0x1, lsl #12
  404574:	b.ne	40459c <ferror@plt+0x296c>  // b.any
  404578:	ldrh	w0, [sp, #30]
  40457c:	add	w1, w0, #0x1
  404580:	strh	w1, [sp, #30]
  404584:	and	x0, x0, #0xffff
  404588:	ldr	x1, [sp]
  40458c:	add	x0, x1, x0
  404590:	mov	w1, #0x70                  	// #112
  404594:	strb	w1, [x0]
  404598:	b	4045cc <ferror@plt+0x299c>
  40459c:	ldr	w0, [sp, #12]
  4045a0:	and	w0, w0, #0xf000
  4045a4:	cmp	w0, #0x8, lsl #12
  4045a8:	b.ne	4045cc <ferror@plt+0x299c>  // b.any
  4045ac:	ldrh	w0, [sp, #30]
  4045b0:	add	w1, w0, #0x1
  4045b4:	strh	w1, [sp, #30]
  4045b8:	and	x0, x0, #0xffff
  4045bc:	ldr	x1, [sp]
  4045c0:	add	x0, x1, x0
  4045c4:	mov	w1, #0x2d                  	// #45
  4045c8:	strb	w1, [x0]
  4045cc:	ldr	w0, [sp, #12]
  4045d0:	and	w0, w0, #0x100
  4045d4:	cmp	w0, #0x0
  4045d8:	b.eq	4045e4 <ferror@plt+0x29b4>  // b.none
  4045dc:	mov	w0, #0x72                  	// #114
  4045e0:	b	4045e8 <ferror@plt+0x29b8>
  4045e4:	mov	w0, #0x2d                  	// #45
  4045e8:	ldrh	w1, [sp, #30]
  4045ec:	add	w2, w1, #0x1
  4045f0:	strh	w2, [sp, #30]
  4045f4:	and	x1, x1, #0xffff
  4045f8:	ldr	x2, [sp]
  4045fc:	add	x1, x2, x1
  404600:	strb	w0, [x1]
  404604:	ldr	w0, [sp, #12]
  404608:	and	w0, w0, #0x80
  40460c:	cmp	w0, #0x0
  404610:	b.eq	40461c <ferror@plt+0x29ec>  // b.none
  404614:	mov	w0, #0x77                  	// #119
  404618:	b	404620 <ferror@plt+0x29f0>
  40461c:	mov	w0, #0x2d                  	// #45
  404620:	ldrh	w1, [sp, #30]
  404624:	add	w2, w1, #0x1
  404628:	strh	w2, [sp, #30]
  40462c:	and	x1, x1, #0xffff
  404630:	ldr	x2, [sp]
  404634:	add	x1, x2, x1
  404638:	strb	w0, [x1]
  40463c:	ldr	w0, [sp, #12]
  404640:	and	w0, w0, #0x800
  404644:	cmp	w0, #0x0
  404648:	b.eq	40466c <ferror@plt+0x2a3c>  // b.none
  40464c:	ldr	w0, [sp, #12]
  404650:	and	w0, w0, #0x40
  404654:	cmp	w0, #0x0
  404658:	b.eq	404664 <ferror@plt+0x2a34>  // b.none
  40465c:	mov	w0, #0x73                  	// #115
  404660:	b	404688 <ferror@plt+0x2a58>
  404664:	mov	w0, #0x53                  	// #83
  404668:	b	404688 <ferror@plt+0x2a58>
  40466c:	ldr	w0, [sp, #12]
  404670:	and	w0, w0, #0x40
  404674:	cmp	w0, #0x0
  404678:	b.eq	404684 <ferror@plt+0x2a54>  // b.none
  40467c:	mov	w0, #0x78                  	// #120
  404680:	b	404688 <ferror@plt+0x2a58>
  404684:	mov	w0, #0x2d                  	// #45
  404688:	ldrh	w1, [sp, #30]
  40468c:	add	w2, w1, #0x1
  404690:	strh	w2, [sp, #30]
  404694:	and	x1, x1, #0xffff
  404698:	ldr	x2, [sp]
  40469c:	add	x1, x2, x1
  4046a0:	strb	w0, [x1]
  4046a4:	ldr	w0, [sp, #12]
  4046a8:	and	w0, w0, #0x20
  4046ac:	cmp	w0, #0x0
  4046b0:	b.eq	4046bc <ferror@plt+0x2a8c>  // b.none
  4046b4:	mov	w0, #0x72                  	// #114
  4046b8:	b	4046c0 <ferror@plt+0x2a90>
  4046bc:	mov	w0, #0x2d                  	// #45
  4046c0:	ldrh	w1, [sp, #30]
  4046c4:	add	w2, w1, #0x1
  4046c8:	strh	w2, [sp, #30]
  4046cc:	and	x1, x1, #0xffff
  4046d0:	ldr	x2, [sp]
  4046d4:	add	x1, x2, x1
  4046d8:	strb	w0, [x1]
  4046dc:	ldr	w0, [sp, #12]
  4046e0:	and	w0, w0, #0x10
  4046e4:	cmp	w0, #0x0
  4046e8:	b.eq	4046f4 <ferror@plt+0x2ac4>  // b.none
  4046ec:	mov	w0, #0x77                  	// #119
  4046f0:	b	4046f8 <ferror@plt+0x2ac8>
  4046f4:	mov	w0, #0x2d                  	// #45
  4046f8:	ldrh	w1, [sp, #30]
  4046fc:	add	w2, w1, #0x1
  404700:	strh	w2, [sp, #30]
  404704:	and	x1, x1, #0xffff
  404708:	ldr	x2, [sp]
  40470c:	add	x1, x2, x1
  404710:	strb	w0, [x1]
  404714:	ldr	w0, [sp, #12]
  404718:	and	w0, w0, #0x400
  40471c:	cmp	w0, #0x0
  404720:	b.eq	404744 <ferror@plt+0x2b14>  // b.none
  404724:	ldr	w0, [sp, #12]
  404728:	and	w0, w0, #0x8
  40472c:	cmp	w0, #0x0
  404730:	b.eq	40473c <ferror@plt+0x2b0c>  // b.none
  404734:	mov	w0, #0x73                  	// #115
  404738:	b	404760 <ferror@plt+0x2b30>
  40473c:	mov	w0, #0x53                  	// #83
  404740:	b	404760 <ferror@plt+0x2b30>
  404744:	ldr	w0, [sp, #12]
  404748:	and	w0, w0, #0x8
  40474c:	cmp	w0, #0x0
  404750:	b.eq	40475c <ferror@plt+0x2b2c>  // b.none
  404754:	mov	w0, #0x78                  	// #120
  404758:	b	404760 <ferror@plt+0x2b30>
  40475c:	mov	w0, #0x2d                  	// #45
  404760:	ldrh	w1, [sp, #30]
  404764:	add	w2, w1, #0x1
  404768:	strh	w2, [sp, #30]
  40476c:	and	x1, x1, #0xffff
  404770:	ldr	x2, [sp]
  404774:	add	x1, x2, x1
  404778:	strb	w0, [x1]
  40477c:	ldr	w0, [sp, #12]
  404780:	and	w0, w0, #0x4
  404784:	cmp	w0, #0x0
  404788:	b.eq	404794 <ferror@plt+0x2b64>  // b.none
  40478c:	mov	w0, #0x72                  	// #114
  404790:	b	404798 <ferror@plt+0x2b68>
  404794:	mov	w0, #0x2d                  	// #45
  404798:	ldrh	w1, [sp, #30]
  40479c:	add	w2, w1, #0x1
  4047a0:	strh	w2, [sp, #30]
  4047a4:	and	x1, x1, #0xffff
  4047a8:	ldr	x2, [sp]
  4047ac:	add	x1, x2, x1
  4047b0:	strb	w0, [x1]
  4047b4:	ldr	w0, [sp, #12]
  4047b8:	and	w0, w0, #0x2
  4047bc:	cmp	w0, #0x0
  4047c0:	b.eq	4047cc <ferror@plt+0x2b9c>  // b.none
  4047c4:	mov	w0, #0x77                  	// #119
  4047c8:	b	4047d0 <ferror@plt+0x2ba0>
  4047cc:	mov	w0, #0x2d                  	// #45
  4047d0:	ldrh	w1, [sp, #30]
  4047d4:	add	w2, w1, #0x1
  4047d8:	strh	w2, [sp, #30]
  4047dc:	and	x1, x1, #0xffff
  4047e0:	ldr	x2, [sp]
  4047e4:	add	x1, x2, x1
  4047e8:	strb	w0, [x1]
  4047ec:	ldr	w0, [sp, #12]
  4047f0:	and	w0, w0, #0x200
  4047f4:	cmp	w0, #0x0
  4047f8:	b.eq	40481c <ferror@plt+0x2bec>  // b.none
  4047fc:	ldr	w0, [sp, #12]
  404800:	and	w0, w0, #0x1
  404804:	cmp	w0, #0x0
  404808:	b.eq	404814 <ferror@plt+0x2be4>  // b.none
  40480c:	mov	w0, #0x74                  	// #116
  404810:	b	404838 <ferror@plt+0x2c08>
  404814:	mov	w0, #0x54                  	// #84
  404818:	b	404838 <ferror@plt+0x2c08>
  40481c:	ldr	w0, [sp, #12]
  404820:	and	w0, w0, #0x1
  404824:	cmp	w0, #0x0
  404828:	b.eq	404834 <ferror@plt+0x2c04>  // b.none
  40482c:	mov	w0, #0x78                  	// #120
  404830:	b	404838 <ferror@plt+0x2c08>
  404834:	mov	w0, #0x2d                  	// #45
  404838:	ldrh	w1, [sp, #30]
  40483c:	add	w2, w1, #0x1
  404840:	strh	w2, [sp, #30]
  404844:	and	x1, x1, #0xffff
  404848:	ldr	x2, [sp]
  40484c:	add	x1, x2, x1
  404850:	strb	w0, [x1]
  404854:	ldrh	w0, [sp, #30]
  404858:	ldr	x1, [sp]
  40485c:	add	x0, x1, x0
  404860:	strb	wzr, [x0]
  404864:	ldr	x0, [sp]
  404868:	add	sp, sp, #0x20
  40486c:	ret
  404870:	sub	sp, sp, #0x20
  404874:	str	x0, [sp, #8]
  404878:	mov	w0, #0xa                   	// #10
  40487c:	str	w0, [sp, #28]
  404880:	b	4048a8 <ferror@plt+0x2c78>
  404884:	ldr	w0, [sp, #28]
  404888:	mov	x1, #0x1                   	// #1
  40488c:	lsl	x0, x1, x0
  404890:	ldr	x1, [sp, #8]
  404894:	cmp	x1, x0
  404898:	b.cc	4048b8 <ferror@plt+0x2c88>  // b.lo, b.ul, b.last
  40489c:	ldr	w0, [sp, #28]
  4048a0:	add	w0, w0, #0xa
  4048a4:	str	w0, [sp, #28]
  4048a8:	ldr	w0, [sp, #28]
  4048ac:	cmp	w0, #0x3c
  4048b0:	b.le	404884 <ferror@plt+0x2c54>
  4048b4:	b	4048bc <ferror@plt+0x2c8c>
  4048b8:	nop
  4048bc:	ldr	w0, [sp, #28]
  4048c0:	sub	w0, w0, #0xa
  4048c4:	add	sp, sp, #0x20
  4048c8:	ret
  4048cc:	stp	x29, x30, [sp, #-128]!
  4048d0:	mov	x29, sp
  4048d4:	str	w0, [sp, #28]
  4048d8:	str	x1, [sp, #16]
  4048dc:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4048e0:	add	x0, x0, #0x3c0
  4048e4:	str	x0, [sp, #88]
  4048e8:	add	x0, sp, #0x20
  4048ec:	str	x0, [sp, #104]
  4048f0:	ldr	w0, [sp, #28]
  4048f4:	and	w0, w0, #0x2
  4048f8:	cmp	w0, #0x0
  4048fc:	b.eq	404914 <ferror@plt+0x2ce4>  // b.none
  404900:	ldr	x0, [sp, #104]
  404904:	add	x1, x0, #0x1
  404908:	str	x1, [sp, #104]
  40490c:	mov	w1, #0x20                  	// #32
  404910:	strb	w1, [x0]
  404914:	ldr	x0, [sp, #16]
  404918:	bl	404870 <ferror@plt+0x2c40>
  40491c:	str	w0, [sp, #84]
  404920:	ldr	w0, [sp, #84]
  404924:	cmp	w0, #0x0
  404928:	b.eq	404954 <ferror@plt+0x2d24>  // b.none
  40492c:	ldr	w0, [sp, #84]
  404930:	mov	w1, #0x6667                	// #26215
  404934:	movk	w1, #0x6666, lsl #16
  404938:	smull	x1, w0, w1
  40493c:	lsr	x1, x1, #32
  404940:	asr	w1, w1, #2
  404944:	asr	w0, w0, #31
  404948:	sub	w0, w1, w0
  40494c:	sxtw	x0, w0
  404950:	b	404958 <ferror@plt+0x2d28>
  404954:	mov	x0, #0x0                   	// #0
  404958:	ldr	x1, [sp, #88]
  40495c:	add	x0, x1, x0
  404960:	ldrb	w0, [x0]
  404964:	strb	w0, [sp, #83]
  404968:	ldr	w0, [sp, #84]
  40496c:	cmp	w0, #0x0
  404970:	b.eq	404984 <ferror@plt+0x2d54>  // b.none
  404974:	ldr	w0, [sp, #84]
  404978:	ldr	x1, [sp, #16]
  40497c:	lsr	x0, x1, x0
  404980:	b	404988 <ferror@plt+0x2d58>
  404984:	ldr	x0, [sp, #16]
  404988:	str	w0, [sp, #124]
  40498c:	ldr	w0, [sp, #84]
  404990:	cmp	w0, #0x0
  404994:	b.eq	4049b4 <ferror@plt+0x2d84>  // b.none
  404998:	ldr	w0, [sp, #84]
  40499c:	mov	x1, #0xffffffffffffffff    	// #-1
  4049a0:	lsl	x0, x1, x0
  4049a4:	mvn	x1, x0
  4049a8:	ldr	x0, [sp, #16]
  4049ac:	and	x0, x1, x0
  4049b0:	b	4049b8 <ferror@plt+0x2d88>
  4049b4:	mov	x0, #0x0                   	// #0
  4049b8:	str	x0, [sp, #112]
  4049bc:	ldr	x0, [sp, #104]
  4049c0:	add	x1, x0, #0x1
  4049c4:	str	x1, [sp, #104]
  4049c8:	ldrb	w1, [sp, #83]
  4049cc:	strb	w1, [x0]
  4049d0:	ldr	w0, [sp, #28]
  4049d4:	and	w0, w0, #0x1
  4049d8:	cmp	w0, #0x0
  4049dc:	b.eq	404a14 <ferror@plt+0x2de4>  // b.none
  4049e0:	ldrsb	w0, [sp, #83]
  4049e4:	cmp	w0, #0x42
  4049e8:	b.eq	404a14 <ferror@plt+0x2de4>  // b.none
  4049ec:	ldr	x0, [sp, #104]
  4049f0:	add	x1, x0, #0x1
  4049f4:	str	x1, [sp, #104]
  4049f8:	mov	w1, #0x69                  	// #105
  4049fc:	strb	w1, [x0]
  404a00:	ldr	x0, [sp, #104]
  404a04:	add	x1, x0, #0x1
  404a08:	str	x1, [sp, #104]
  404a0c:	mov	w1, #0x42                  	// #66
  404a10:	strb	w1, [x0]
  404a14:	ldr	x0, [sp, #104]
  404a18:	strb	wzr, [x0]
  404a1c:	ldr	x0, [sp, #112]
  404a20:	cmp	x0, #0x0
  404a24:	b.eq	404afc <ferror@plt+0x2ecc>  // b.none
  404a28:	ldr	w0, [sp, #28]
  404a2c:	and	w0, w0, #0x4
  404a30:	cmp	w0, #0x0
  404a34:	b.eq	404aac <ferror@plt+0x2e7c>  // b.none
  404a38:	ldr	w0, [sp, #84]
  404a3c:	sub	w0, w0, #0xa
  404a40:	ldr	x1, [sp, #112]
  404a44:	lsr	x0, x1, x0
  404a48:	add	x1, x0, #0x5
  404a4c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404a50:	movk	x0, #0xcccd
  404a54:	umulh	x0, x1, x0
  404a58:	lsr	x0, x0, #3
  404a5c:	str	x0, [sp, #112]
  404a60:	ldr	x2, [sp, #112]
  404a64:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404a68:	movk	x0, #0xcccd
  404a6c:	umulh	x0, x2, x0
  404a70:	lsr	x1, x0, #3
  404a74:	mov	x0, x1
  404a78:	lsl	x0, x0, #2
  404a7c:	add	x0, x0, x1
  404a80:	lsl	x0, x0, #1
  404a84:	sub	x1, x2, x0
  404a88:	cmp	x1, #0x0
  404a8c:	b.ne	404afc <ferror@plt+0x2ecc>  // b.any
  404a90:	ldr	x1, [sp, #112]
  404a94:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404a98:	movk	x0, #0xcccd
  404a9c:	umulh	x0, x1, x0
  404aa0:	lsr	x0, x0, #3
  404aa4:	str	x0, [sp, #112]
  404aa8:	b	404afc <ferror@plt+0x2ecc>
  404aac:	ldr	w0, [sp, #84]
  404ab0:	sub	w0, w0, #0xa
  404ab4:	ldr	x1, [sp, #112]
  404ab8:	lsr	x0, x1, x0
  404abc:	add	x0, x0, #0x32
  404ac0:	lsr	x1, x0, #2
  404ac4:	mov	x0, #0xf5c3                	// #62915
  404ac8:	movk	x0, #0x5c28, lsl #16
  404acc:	movk	x0, #0xc28f, lsl #32
  404ad0:	movk	x0, #0x28f5, lsl #48
  404ad4:	umulh	x0, x1, x0
  404ad8:	lsr	x0, x0, #2
  404adc:	str	x0, [sp, #112]
  404ae0:	ldr	x0, [sp, #112]
  404ae4:	cmp	x0, #0xa
  404ae8:	b.ne	404afc <ferror@plt+0x2ecc>  // b.any
  404aec:	ldr	w0, [sp, #124]
  404af0:	add	w0, w0, #0x1
  404af4:	str	w0, [sp, #124]
  404af8:	str	xzr, [sp, #112]
  404afc:	ldr	x0, [sp, #112]
  404b00:	cmp	x0, #0x0
  404b04:	b.eq	404b88 <ferror@plt+0x2f58>  // b.none
  404b08:	bl	4018c0 <localeconv@plt>
  404b0c:	str	x0, [sp, #72]
  404b10:	ldr	x0, [sp, #72]
  404b14:	cmp	x0, #0x0
  404b18:	b.eq	404b28 <ferror@plt+0x2ef8>  // b.none
  404b1c:	ldr	x0, [sp, #72]
  404b20:	ldr	x0, [x0]
  404b24:	b	404b2c <ferror@plt+0x2efc>
  404b28:	mov	x0, #0x0                   	// #0
  404b2c:	str	x0, [sp, #96]
  404b30:	ldr	x0, [sp, #96]
  404b34:	cmp	x0, #0x0
  404b38:	b.eq	404b4c <ferror@plt+0x2f1c>  // b.none
  404b3c:	ldr	x0, [sp, #96]
  404b40:	ldrsb	w0, [x0]
  404b44:	cmp	w0, #0x0
  404b48:	b.ne	404b58 <ferror@plt+0x2f28>  // b.any
  404b4c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  404b50:	add	x0, x0, #0x3c8
  404b54:	str	x0, [sp, #96]
  404b58:	add	x0, sp, #0x20
  404b5c:	add	x7, sp, #0x28
  404b60:	mov	x6, x0
  404b64:	ldr	x5, [sp, #112]
  404b68:	ldr	x4, [sp, #96]
  404b6c:	ldr	w3, [sp, #124]
  404b70:	adrp	x0, 407000 <ferror@plt+0x53d0>
  404b74:	add	x2, x0, #0x3d0
  404b78:	mov	x1, #0x20                  	// #32
  404b7c:	mov	x0, x7
  404b80:	bl	4018b0 <snprintf@plt>
  404b84:	b	404bac <ferror@plt+0x2f7c>
  404b88:	add	x0, sp, #0x20
  404b8c:	add	x5, sp, #0x28
  404b90:	mov	x4, x0
  404b94:	ldr	w3, [sp, #124]
  404b98:	adrp	x0, 407000 <ferror@plt+0x53d0>
  404b9c:	add	x2, x0, #0x3e0
  404ba0:	mov	x1, #0x20                  	// #32
  404ba4:	mov	x0, x5
  404ba8:	bl	4018b0 <snprintf@plt>
  404bac:	add	x0, sp, #0x28
  404bb0:	bl	4019b0 <strdup@plt>
  404bb4:	ldp	x29, x30, [sp], #128
  404bb8:	ret
  404bbc:	stp	x29, x30, [sp, #-96]!
  404bc0:	mov	x29, sp
  404bc4:	str	x0, [sp, #40]
  404bc8:	str	x1, [sp, #32]
  404bcc:	str	x2, [sp, #24]
  404bd0:	str	x3, [sp, #16]
  404bd4:	str	xzr, [sp, #88]
  404bd8:	str	xzr, [sp, #72]
  404bdc:	ldr	x0, [sp, #40]
  404be0:	cmp	x0, #0x0
  404be4:	b.eq	404c1c <ferror@plt+0x2fec>  // b.none
  404be8:	ldr	x0, [sp, #40]
  404bec:	ldrsb	w0, [x0]
  404bf0:	cmp	w0, #0x0
  404bf4:	b.eq	404c1c <ferror@plt+0x2fec>  // b.none
  404bf8:	ldr	x0, [sp, #32]
  404bfc:	cmp	x0, #0x0
  404c00:	b.eq	404c1c <ferror@plt+0x2fec>  // b.none
  404c04:	ldr	x0, [sp, #24]
  404c08:	cmp	x0, #0x0
  404c0c:	b.eq	404c1c <ferror@plt+0x2fec>  // b.none
  404c10:	ldr	x0, [sp, #16]
  404c14:	cmp	x0, #0x0
  404c18:	b.ne	404c24 <ferror@plt+0x2ff4>  // b.any
  404c1c:	mov	w0, #0xffffffff            	// #-1
  404c20:	b	404d78 <ferror@plt+0x3148>
  404c24:	ldr	x0, [sp, #40]
  404c28:	str	x0, [sp, #80]
  404c2c:	b	404d50 <ferror@plt+0x3120>
  404c30:	str	xzr, [sp, #64]
  404c34:	ldr	x1, [sp, #72]
  404c38:	ldr	x0, [sp, #24]
  404c3c:	cmp	x1, x0
  404c40:	b.cc	404c4c <ferror@plt+0x301c>  // b.lo, b.ul, b.last
  404c44:	mov	w0, #0xfffffffe            	// #-2
  404c48:	b	404d78 <ferror@plt+0x3148>
  404c4c:	ldr	x0, [sp, #88]
  404c50:	cmp	x0, #0x0
  404c54:	b.ne	404c60 <ferror@plt+0x3030>  // b.any
  404c58:	ldr	x0, [sp, #80]
  404c5c:	str	x0, [sp, #88]
  404c60:	ldr	x0, [sp, #80]
  404c64:	ldrsb	w0, [x0]
  404c68:	cmp	w0, #0x2c
  404c6c:	b.ne	404c78 <ferror@plt+0x3048>  // b.any
  404c70:	ldr	x0, [sp, #80]
  404c74:	str	x0, [sp, #64]
  404c78:	ldr	x0, [sp, #80]
  404c7c:	add	x0, x0, #0x1
  404c80:	ldrsb	w0, [x0]
  404c84:	cmp	w0, #0x0
  404c88:	b.ne	404c98 <ferror@plt+0x3068>  // b.any
  404c8c:	ldr	x0, [sp, #80]
  404c90:	add	x0, x0, #0x1
  404c94:	str	x0, [sp, #64]
  404c98:	ldr	x0, [sp, #88]
  404c9c:	cmp	x0, #0x0
  404ca0:	b.eq	404d40 <ferror@plt+0x3110>  // b.none
  404ca4:	ldr	x0, [sp, #64]
  404ca8:	cmp	x0, #0x0
  404cac:	b.eq	404d40 <ferror@plt+0x3110>  // b.none
  404cb0:	ldr	x1, [sp, #64]
  404cb4:	ldr	x0, [sp, #88]
  404cb8:	cmp	x1, x0
  404cbc:	b.hi	404cc8 <ferror@plt+0x3098>  // b.pmore
  404cc0:	mov	w0, #0xffffffff            	// #-1
  404cc4:	b	404d78 <ferror@plt+0x3148>
  404cc8:	ldr	x1, [sp, #64]
  404ccc:	ldr	x0, [sp, #88]
  404cd0:	sub	x0, x1, x0
  404cd4:	ldr	x2, [sp, #16]
  404cd8:	mov	x1, x0
  404cdc:	ldr	x0, [sp, #88]
  404ce0:	blr	x2
  404ce4:	str	w0, [sp, #60]
  404ce8:	ldr	w0, [sp, #60]
  404cec:	cmn	w0, #0x1
  404cf0:	b.ne	404cfc <ferror@plt+0x30cc>  // b.any
  404cf4:	mov	w0, #0xffffffff            	// #-1
  404cf8:	b	404d78 <ferror@plt+0x3148>
  404cfc:	ldr	x0, [sp, #72]
  404d00:	add	x1, x0, #0x1
  404d04:	str	x1, [sp, #72]
  404d08:	lsl	x0, x0, #2
  404d0c:	ldr	x1, [sp, #32]
  404d10:	add	x0, x1, x0
  404d14:	ldr	w1, [sp, #60]
  404d18:	str	w1, [x0]
  404d1c:	str	xzr, [sp, #88]
  404d20:	ldr	x0, [sp, #64]
  404d24:	cmp	x0, #0x0
  404d28:	b.eq	404d44 <ferror@plt+0x3114>  // b.none
  404d2c:	ldr	x0, [sp, #64]
  404d30:	ldrsb	w0, [x0]
  404d34:	cmp	w0, #0x0
  404d38:	b.eq	404d70 <ferror@plt+0x3140>  // b.none
  404d3c:	b	404d44 <ferror@plt+0x3114>
  404d40:	nop
  404d44:	ldr	x0, [sp, #80]
  404d48:	add	x0, x0, #0x1
  404d4c:	str	x0, [sp, #80]
  404d50:	ldr	x0, [sp, #80]
  404d54:	cmp	x0, #0x0
  404d58:	b.eq	404d74 <ferror@plt+0x3144>  // b.none
  404d5c:	ldr	x0, [sp, #80]
  404d60:	ldrsb	w0, [x0]
  404d64:	cmp	w0, #0x0
  404d68:	b.ne	404c30 <ferror@plt+0x3000>  // b.any
  404d6c:	b	404d74 <ferror@plt+0x3144>
  404d70:	nop
  404d74:	ldr	x0, [sp, #72]
  404d78:	ldp	x29, x30, [sp], #96
  404d7c:	ret
  404d80:	stp	x29, x30, [sp, #-80]!
  404d84:	mov	x29, sp
  404d88:	str	x0, [sp, #56]
  404d8c:	str	x1, [sp, #48]
  404d90:	str	x2, [sp, #40]
  404d94:	str	x3, [sp, #32]
  404d98:	str	x4, [sp, #24]
  404d9c:	ldr	x0, [sp, #56]
  404da0:	cmp	x0, #0x0
  404da4:	b.eq	404dd8 <ferror@plt+0x31a8>  // b.none
  404da8:	ldr	x0, [sp, #56]
  404dac:	ldrsb	w0, [x0]
  404db0:	cmp	w0, #0x0
  404db4:	b.eq	404dd8 <ferror@plt+0x31a8>  // b.none
  404db8:	ldr	x0, [sp, #32]
  404dbc:	cmp	x0, #0x0
  404dc0:	b.eq	404dd8 <ferror@plt+0x31a8>  // b.none
  404dc4:	ldr	x0, [sp, #32]
  404dc8:	ldr	x0, [x0]
  404dcc:	ldr	x1, [sp, #40]
  404dd0:	cmp	x1, x0
  404dd4:	b.cs	404de0 <ferror@plt+0x31b0>  // b.hs, b.nlast
  404dd8:	mov	w0, #0xffffffff            	// #-1
  404ddc:	b	404e74 <ferror@plt+0x3244>
  404de0:	ldr	x0, [sp, #56]
  404de4:	ldrsb	w0, [x0]
  404de8:	cmp	w0, #0x2b
  404dec:	b.ne	404e00 <ferror@plt+0x31d0>  // b.any
  404df0:	ldr	x0, [sp, #56]
  404df4:	add	x0, x0, #0x1
  404df8:	str	x0, [sp, #72]
  404dfc:	b	404e10 <ferror@plt+0x31e0>
  404e00:	ldr	x0, [sp, #56]
  404e04:	str	x0, [sp, #72]
  404e08:	ldr	x0, [sp, #32]
  404e0c:	str	xzr, [x0]
  404e10:	ldr	x0, [sp, #32]
  404e14:	ldr	x0, [x0]
  404e18:	lsl	x0, x0, #2
  404e1c:	ldr	x1, [sp, #48]
  404e20:	add	x4, x1, x0
  404e24:	ldr	x0, [sp, #32]
  404e28:	ldr	x0, [x0]
  404e2c:	ldr	x1, [sp, #40]
  404e30:	sub	x0, x1, x0
  404e34:	ldr	x3, [sp, #24]
  404e38:	mov	x2, x0
  404e3c:	mov	x1, x4
  404e40:	ldr	x0, [sp, #72]
  404e44:	bl	404bbc <ferror@plt+0x2f8c>
  404e48:	str	w0, [sp, #68]
  404e4c:	ldr	w0, [sp, #68]
  404e50:	cmp	w0, #0x0
  404e54:	b.le	404e70 <ferror@plt+0x3240>
  404e58:	ldr	x0, [sp, #32]
  404e5c:	ldr	x1, [x0]
  404e60:	ldrsw	x0, [sp, #68]
  404e64:	add	x1, x1, x0
  404e68:	ldr	x0, [sp, #32]
  404e6c:	str	x1, [x0]
  404e70:	ldr	w0, [sp, #68]
  404e74:	ldp	x29, x30, [sp], #80
  404e78:	ret
  404e7c:	stp	x29, x30, [sp, #-80]!
  404e80:	mov	x29, sp
  404e84:	str	x0, [sp, #40]
  404e88:	str	x1, [sp, #32]
  404e8c:	str	x2, [sp, #24]
  404e90:	str	xzr, [sp, #72]
  404e94:	ldr	x0, [sp, #40]
  404e98:	cmp	x0, #0x0
  404e9c:	b.eq	404eb8 <ferror@plt+0x3288>  // b.none
  404ea0:	ldr	x0, [sp, #24]
  404ea4:	cmp	x0, #0x0
  404ea8:	b.eq	404eb8 <ferror@plt+0x3288>  // b.none
  404eac:	ldr	x0, [sp, #32]
  404eb0:	cmp	x0, #0x0
  404eb4:	b.ne	404ec0 <ferror@plt+0x3290>  // b.any
  404eb8:	mov	w0, #0xffffffea            	// #-22
  404ebc:	b	40503c <ferror@plt+0x340c>
  404ec0:	ldr	x0, [sp, #40]
  404ec4:	str	x0, [sp, #64]
  404ec8:	b	405014 <ferror@plt+0x33e4>
  404ecc:	str	xzr, [sp, #56]
  404ed0:	ldr	x0, [sp, #72]
  404ed4:	cmp	x0, #0x0
  404ed8:	b.ne	404ee4 <ferror@plt+0x32b4>  // b.any
  404edc:	ldr	x0, [sp, #64]
  404ee0:	str	x0, [sp, #72]
  404ee4:	ldr	x0, [sp, #64]
  404ee8:	ldrsb	w0, [x0]
  404eec:	cmp	w0, #0x2c
  404ef0:	b.ne	404efc <ferror@plt+0x32cc>  // b.any
  404ef4:	ldr	x0, [sp, #64]
  404ef8:	str	x0, [sp, #56]
  404efc:	ldr	x0, [sp, #64]
  404f00:	add	x0, x0, #0x1
  404f04:	ldrsb	w0, [x0]
  404f08:	cmp	w0, #0x0
  404f0c:	b.ne	404f1c <ferror@plt+0x32ec>  // b.any
  404f10:	ldr	x0, [sp, #64]
  404f14:	add	x0, x0, #0x1
  404f18:	str	x0, [sp, #56]
  404f1c:	ldr	x0, [sp, #72]
  404f20:	cmp	x0, #0x0
  404f24:	b.eq	405004 <ferror@plt+0x33d4>  // b.none
  404f28:	ldr	x0, [sp, #56]
  404f2c:	cmp	x0, #0x0
  404f30:	b.eq	405004 <ferror@plt+0x33d4>  // b.none
  404f34:	ldr	x1, [sp, #56]
  404f38:	ldr	x0, [sp, #72]
  404f3c:	cmp	x1, x0
  404f40:	b.hi	404f4c <ferror@plt+0x331c>  // b.pmore
  404f44:	mov	w0, #0xffffffff            	// #-1
  404f48:	b	40503c <ferror@plt+0x340c>
  404f4c:	ldr	x1, [sp, #56]
  404f50:	ldr	x0, [sp, #72]
  404f54:	sub	x0, x1, x0
  404f58:	ldr	x2, [sp, #24]
  404f5c:	mov	x1, x0
  404f60:	ldr	x0, [sp, #72]
  404f64:	blr	x2
  404f68:	str	w0, [sp, #52]
  404f6c:	ldr	w0, [sp, #52]
  404f70:	cmp	w0, #0x0
  404f74:	b.ge	404f80 <ferror@plt+0x3350>  // b.tcont
  404f78:	ldr	w0, [sp, #52]
  404f7c:	b	40503c <ferror@plt+0x340c>
  404f80:	ldr	w0, [sp, #52]
  404f84:	add	w1, w0, #0x7
  404f88:	cmp	w0, #0x0
  404f8c:	csel	w0, w1, w0, lt  // lt = tstop
  404f90:	asr	w0, w0, #3
  404f94:	mov	w3, w0
  404f98:	sxtw	x0, w3
  404f9c:	ldr	x1, [sp, #32]
  404fa0:	add	x0, x1, x0
  404fa4:	ldrsb	w2, [x0]
  404fa8:	ldr	w0, [sp, #52]
  404fac:	negs	w1, w0
  404fb0:	and	w0, w0, #0x7
  404fb4:	and	w1, w1, #0x7
  404fb8:	csneg	w0, w0, w1, mi  // mi = first
  404fbc:	mov	w1, #0x1                   	// #1
  404fc0:	lsl	w0, w1, w0
  404fc4:	sxtb	w1, w0
  404fc8:	sxtw	x0, w3
  404fcc:	ldr	x3, [sp, #32]
  404fd0:	add	x0, x3, x0
  404fd4:	orr	w1, w2, w1
  404fd8:	sxtb	w1, w1
  404fdc:	strb	w1, [x0]
  404fe0:	str	xzr, [sp, #72]
  404fe4:	ldr	x0, [sp, #56]
  404fe8:	cmp	x0, #0x0
  404fec:	b.eq	405008 <ferror@plt+0x33d8>  // b.none
  404ff0:	ldr	x0, [sp, #56]
  404ff4:	ldrsb	w0, [x0]
  404ff8:	cmp	w0, #0x0
  404ffc:	b.eq	405034 <ferror@plt+0x3404>  // b.none
  405000:	b	405008 <ferror@plt+0x33d8>
  405004:	nop
  405008:	ldr	x0, [sp, #64]
  40500c:	add	x0, x0, #0x1
  405010:	str	x0, [sp, #64]
  405014:	ldr	x0, [sp, #64]
  405018:	cmp	x0, #0x0
  40501c:	b.eq	405038 <ferror@plt+0x3408>  // b.none
  405020:	ldr	x0, [sp, #64]
  405024:	ldrsb	w0, [x0]
  405028:	cmp	w0, #0x0
  40502c:	b.ne	404ecc <ferror@plt+0x329c>  // b.any
  405030:	b	405038 <ferror@plt+0x3408>
  405034:	nop
  405038:	mov	w0, #0x0                   	// #0
  40503c:	ldp	x29, x30, [sp], #80
  405040:	ret
  405044:	stp	x29, x30, [sp, #-80]!
  405048:	mov	x29, sp
  40504c:	str	x0, [sp, #40]
  405050:	str	x1, [sp, #32]
  405054:	str	x2, [sp, #24]
  405058:	str	xzr, [sp, #72]
  40505c:	ldr	x0, [sp, #40]
  405060:	cmp	x0, #0x0
  405064:	b.eq	405080 <ferror@plt+0x3450>  // b.none
  405068:	ldr	x0, [sp, #24]
  40506c:	cmp	x0, #0x0
  405070:	b.eq	405080 <ferror@plt+0x3450>  // b.none
  405074:	ldr	x0, [sp, #32]
  405078:	cmp	x0, #0x0
  40507c:	b.ne	405088 <ferror@plt+0x3458>  // b.any
  405080:	mov	w0, #0xffffffea            	// #-22
  405084:	b	4051bc <ferror@plt+0x358c>
  405088:	ldr	x0, [sp, #40]
  40508c:	str	x0, [sp, #64]
  405090:	b	405194 <ferror@plt+0x3564>
  405094:	str	xzr, [sp, #56]
  405098:	ldr	x0, [sp, #72]
  40509c:	cmp	x0, #0x0
  4050a0:	b.ne	4050ac <ferror@plt+0x347c>  // b.any
  4050a4:	ldr	x0, [sp, #64]
  4050a8:	str	x0, [sp, #72]
  4050ac:	ldr	x0, [sp, #64]
  4050b0:	ldrsb	w0, [x0]
  4050b4:	cmp	w0, #0x2c
  4050b8:	b.ne	4050c4 <ferror@plt+0x3494>  // b.any
  4050bc:	ldr	x0, [sp, #64]
  4050c0:	str	x0, [sp, #56]
  4050c4:	ldr	x0, [sp, #64]
  4050c8:	add	x0, x0, #0x1
  4050cc:	ldrsb	w0, [x0]
  4050d0:	cmp	w0, #0x0
  4050d4:	b.ne	4050e4 <ferror@plt+0x34b4>  // b.any
  4050d8:	ldr	x0, [sp, #64]
  4050dc:	add	x0, x0, #0x1
  4050e0:	str	x0, [sp, #56]
  4050e4:	ldr	x0, [sp, #72]
  4050e8:	cmp	x0, #0x0
  4050ec:	b.eq	405184 <ferror@plt+0x3554>  // b.none
  4050f0:	ldr	x0, [sp, #56]
  4050f4:	cmp	x0, #0x0
  4050f8:	b.eq	405184 <ferror@plt+0x3554>  // b.none
  4050fc:	ldr	x1, [sp, #56]
  405100:	ldr	x0, [sp, #72]
  405104:	cmp	x1, x0
  405108:	b.hi	405114 <ferror@plt+0x34e4>  // b.pmore
  40510c:	mov	w0, #0xffffffff            	// #-1
  405110:	b	4051bc <ferror@plt+0x358c>
  405114:	ldr	x1, [sp, #56]
  405118:	ldr	x0, [sp, #72]
  40511c:	sub	x0, x1, x0
  405120:	ldr	x2, [sp, #24]
  405124:	mov	x1, x0
  405128:	ldr	x0, [sp, #72]
  40512c:	blr	x2
  405130:	str	x0, [sp, #48]
  405134:	ldr	x0, [sp, #48]
  405138:	cmp	x0, #0x0
  40513c:	b.ge	405148 <ferror@plt+0x3518>  // b.tcont
  405140:	ldr	x0, [sp, #48]
  405144:	b	4051bc <ferror@plt+0x358c>
  405148:	ldr	x0, [sp, #32]
  40514c:	ldr	x1, [x0]
  405150:	ldr	x0, [sp, #48]
  405154:	orr	x1, x1, x0
  405158:	ldr	x0, [sp, #32]
  40515c:	str	x1, [x0]
  405160:	str	xzr, [sp, #72]
  405164:	ldr	x0, [sp, #56]
  405168:	cmp	x0, #0x0
  40516c:	b.eq	405188 <ferror@plt+0x3558>  // b.none
  405170:	ldr	x0, [sp, #56]
  405174:	ldrsb	w0, [x0]
  405178:	cmp	w0, #0x0
  40517c:	b.eq	4051b4 <ferror@plt+0x3584>  // b.none
  405180:	b	405188 <ferror@plt+0x3558>
  405184:	nop
  405188:	ldr	x0, [sp, #64]
  40518c:	add	x0, x0, #0x1
  405190:	str	x0, [sp, #64]
  405194:	ldr	x0, [sp, #64]
  405198:	cmp	x0, #0x0
  40519c:	b.eq	4051b8 <ferror@plt+0x3588>  // b.none
  4051a0:	ldr	x0, [sp, #64]
  4051a4:	ldrsb	w0, [x0]
  4051a8:	cmp	w0, #0x0
  4051ac:	b.ne	405094 <ferror@plt+0x3464>  // b.any
  4051b0:	b	4051b8 <ferror@plt+0x3588>
  4051b4:	nop
  4051b8:	mov	w0, #0x0                   	// #0
  4051bc:	ldp	x29, x30, [sp], #80
  4051c0:	ret
  4051c4:	stp	x29, x30, [sp, #-64]!
  4051c8:	mov	x29, sp
  4051cc:	str	x0, [sp, #40]
  4051d0:	str	x1, [sp, #32]
  4051d4:	str	x2, [sp, #24]
  4051d8:	str	w3, [sp, #20]
  4051dc:	str	xzr, [sp, #56]
  4051e0:	ldr	x0, [sp, #40]
  4051e4:	cmp	x0, #0x0
  4051e8:	b.ne	4051f4 <ferror@plt+0x35c4>  // b.any
  4051ec:	mov	w0, #0x0                   	// #0
  4051f0:	b	4053d0 <ferror@plt+0x37a0>
  4051f4:	ldr	x0, [sp, #32]
  4051f8:	ldr	w1, [sp, #20]
  4051fc:	str	w1, [x0]
  405200:	ldr	x0, [sp, #32]
  405204:	ldr	w1, [x0]
  405208:	ldr	x0, [sp, #24]
  40520c:	str	w1, [x0]
  405210:	bl	401ba0 <__errno_location@plt>
  405214:	str	wzr, [x0]
  405218:	ldr	x0, [sp, #40]
  40521c:	ldrsb	w0, [x0]
  405220:	cmp	w0, #0x3a
  405224:	b.ne	405298 <ferror@plt+0x3668>  // b.any
  405228:	ldr	x0, [sp, #40]
  40522c:	add	x0, x0, #0x1
  405230:	str	x0, [sp, #40]
  405234:	add	x0, sp, #0x38
  405238:	mov	w2, #0xa                   	// #10
  40523c:	mov	x1, x0
  405240:	ldr	x0, [sp, #40]
  405244:	bl	401a60 <strtol@plt>
  405248:	mov	w1, w0
  40524c:	ldr	x0, [sp, #24]
  405250:	str	w1, [x0]
  405254:	bl	401ba0 <__errno_location@plt>
  405258:	ldr	w0, [x0]
  40525c:	cmp	w0, #0x0
  405260:	b.ne	405290 <ferror@plt+0x3660>  // b.any
  405264:	ldr	x0, [sp, #56]
  405268:	cmp	x0, #0x0
  40526c:	b.eq	405290 <ferror@plt+0x3660>  // b.none
  405270:	ldr	x0, [sp, #56]
  405274:	ldrsb	w0, [x0]
  405278:	cmp	w0, #0x0
  40527c:	b.ne	405290 <ferror@plt+0x3660>  // b.any
  405280:	ldr	x0, [sp, #56]
  405284:	ldr	x1, [sp, #40]
  405288:	cmp	x1, x0
  40528c:	b.ne	4053cc <ferror@plt+0x379c>  // b.any
  405290:	mov	w0, #0xffffffff            	// #-1
  405294:	b	4053d0 <ferror@plt+0x37a0>
  405298:	add	x0, sp, #0x38
  40529c:	mov	w2, #0xa                   	// #10
  4052a0:	mov	x1, x0
  4052a4:	ldr	x0, [sp, #40]
  4052a8:	bl	401a60 <strtol@plt>
  4052ac:	mov	w1, w0
  4052b0:	ldr	x0, [sp, #32]
  4052b4:	str	w1, [x0]
  4052b8:	ldr	x0, [sp, #32]
  4052bc:	ldr	w1, [x0]
  4052c0:	ldr	x0, [sp, #24]
  4052c4:	str	w1, [x0]
  4052c8:	bl	401ba0 <__errno_location@plt>
  4052cc:	ldr	w0, [x0]
  4052d0:	cmp	w0, #0x0
  4052d4:	b.ne	4052f4 <ferror@plt+0x36c4>  // b.any
  4052d8:	ldr	x0, [sp, #56]
  4052dc:	cmp	x0, #0x0
  4052e0:	b.eq	4052f4 <ferror@plt+0x36c4>  // b.none
  4052e4:	ldr	x0, [sp, #56]
  4052e8:	ldr	x1, [sp, #40]
  4052ec:	cmp	x1, x0
  4052f0:	b.ne	4052fc <ferror@plt+0x36cc>  // b.any
  4052f4:	mov	w0, #0xffffffff            	// #-1
  4052f8:	b	4053d0 <ferror@plt+0x37a0>
  4052fc:	ldr	x0, [sp, #56]
  405300:	ldrsb	w0, [x0]
  405304:	cmp	w0, #0x3a
  405308:	b.ne	405330 <ferror@plt+0x3700>  // b.any
  40530c:	ldr	x0, [sp, #56]
  405310:	add	x0, x0, #0x1
  405314:	ldrsb	w0, [x0]
  405318:	cmp	w0, #0x0
  40531c:	b.ne	405330 <ferror@plt+0x3700>  // b.any
  405320:	ldr	x0, [sp, #24]
  405324:	ldr	w1, [sp, #20]
  405328:	str	w1, [x0]
  40532c:	b	4053cc <ferror@plt+0x379c>
  405330:	ldr	x0, [sp, #56]
  405334:	ldrsb	w0, [x0]
  405338:	cmp	w0, #0x2d
  40533c:	b.eq	405350 <ferror@plt+0x3720>  // b.none
  405340:	ldr	x0, [sp, #56]
  405344:	ldrsb	w0, [x0]
  405348:	cmp	w0, #0x3a
  40534c:	b.ne	4053cc <ferror@plt+0x379c>  // b.any
  405350:	ldr	x0, [sp, #56]
  405354:	add	x0, x0, #0x1
  405358:	str	x0, [sp, #40]
  40535c:	str	xzr, [sp, #56]
  405360:	bl	401ba0 <__errno_location@plt>
  405364:	str	wzr, [x0]
  405368:	add	x0, sp, #0x38
  40536c:	mov	w2, #0xa                   	// #10
  405370:	mov	x1, x0
  405374:	ldr	x0, [sp, #40]
  405378:	bl	401a60 <strtol@plt>
  40537c:	mov	w1, w0
  405380:	ldr	x0, [sp, #24]
  405384:	str	w1, [x0]
  405388:	bl	401ba0 <__errno_location@plt>
  40538c:	ldr	w0, [x0]
  405390:	cmp	w0, #0x0
  405394:	b.ne	4053c4 <ferror@plt+0x3794>  // b.any
  405398:	ldr	x0, [sp, #56]
  40539c:	cmp	x0, #0x0
  4053a0:	b.eq	4053c4 <ferror@plt+0x3794>  // b.none
  4053a4:	ldr	x0, [sp, #56]
  4053a8:	ldrsb	w0, [x0]
  4053ac:	cmp	w0, #0x0
  4053b0:	b.ne	4053c4 <ferror@plt+0x3794>  // b.any
  4053b4:	ldr	x0, [sp, #56]
  4053b8:	ldr	x1, [sp, #40]
  4053bc:	cmp	x1, x0
  4053c0:	b.ne	4053cc <ferror@plt+0x379c>  // b.any
  4053c4:	mov	w0, #0xffffffff            	// #-1
  4053c8:	b	4053d0 <ferror@plt+0x37a0>
  4053cc:	mov	w0, #0x0                   	// #0
  4053d0:	ldp	x29, x30, [sp], #64
  4053d4:	ret
  4053d8:	sub	sp, sp, #0x20
  4053dc:	str	x0, [sp, #8]
  4053e0:	str	x1, [sp]
  4053e4:	ldr	x0, [sp, #8]
  4053e8:	str	x0, [sp, #24]
  4053ec:	ldr	x0, [sp]
  4053f0:	str	xzr, [x0]
  4053f4:	b	405404 <ferror@plt+0x37d4>
  4053f8:	ldr	x0, [sp, #24]
  4053fc:	add	x0, x0, #0x1
  405400:	str	x0, [sp, #24]
  405404:	ldr	x0, [sp, #24]
  405408:	cmp	x0, #0x0
  40540c:	b.eq	405434 <ferror@plt+0x3804>  // b.none
  405410:	ldr	x0, [sp, #24]
  405414:	ldrsb	w0, [x0]
  405418:	cmp	w0, #0x2f
  40541c:	b.ne	405434 <ferror@plt+0x3804>  // b.any
  405420:	ldr	x0, [sp, #24]
  405424:	add	x0, x0, #0x1
  405428:	ldrsb	w0, [x0]
  40542c:	cmp	w0, #0x2f
  405430:	b.eq	4053f8 <ferror@plt+0x37c8>  // b.none
  405434:	ldr	x0, [sp, #24]
  405438:	cmp	x0, #0x0
  40543c:	b.eq	405450 <ferror@plt+0x3820>  // b.none
  405440:	ldr	x0, [sp, #24]
  405444:	ldrsb	w0, [x0]
  405448:	cmp	w0, #0x0
  40544c:	b.ne	405458 <ferror@plt+0x3828>  // b.any
  405450:	mov	x0, #0x0                   	// #0
  405454:	b	4054b8 <ferror@plt+0x3888>
  405458:	ldr	x0, [sp]
  40545c:	mov	x1, #0x1                   	// #1
  405460:	str	x1, [x0]
  405464:	ldr	x0, [sp, #24]
  405468:	add	x0, x0, #0x1
  40546c:	str	x0, [sp, #16]
  405470:	b	405494 <ferror@plt+0x3864>
  405474:	ldr	x0, [sp]
  405478:	ldr	x0, [x0]
  40547c:	add	x1, x0, #0x1
  405480:	ldr	x0, [sp]
  405484:	str	x1, [x0]
  405488:	ldr	x0, [sp, #16]
  40548c:	add	x0, x0, #0x1
  405490:	str	x0, [sp, #16]
  405494:	ldr	x0, [sp, #16]
  405498:	ldrsb	w0, [x0]
  40549c:	cmp	w0, #0x0
  4054a0:	b.eq	4054b4 <ferror@plt+0x3884>  // b.none
  4054a4:	ldr	x0, [sp, #16]
  4054a8:	ldrsb	w0, [x0]
  4054ac:	cmp	w0, #0x2f
  4054b0:	b.ne	405474 <ferror@plt+0x3844>  // b.any
  4054b4:	ldr	x0, [sp, #24]
  4054b8:	add	sp, sp, #0x20
  4054bc:	ret
  4054c0:	stp	x29, x30, [sp, #-64]!
  4054c4:	mov	x29, sp
  4054c8:	str	x0, [sp, #24]
  4054cc:	str	x1, [sp, #16]
  4054d0:	b	4055d0 <ferror@plt+0x39a0>
  4054d4:	add	x0, sp, #0x28
  4054d8:	mov	x1, x0
  4054dc:	ldr	x0, [sp, #24]
  4054e0:	bl	4053d8 <ferror@plt+0x37a8>
  4054e4:	str	x0, [sp, #56]
  4054e8:	add	x0, sp, #0x20
  4054ec:	mov	x1, x0
  4054f0:	ldr	x0, [sp, #16]
  4054f4:	bl	4053d8 <ferror@plt+0x37a8>
  4054f8:	str	x0, [sp, #48]
  4054fc:	ldr	x1, [sp, #40]
  405500:	ldr	x0, [sp, #32]
  405504:	add	x0, x1, x0
  405508:	cmp	x0, #0x0
  40550c:	b.ne	405518 <ferror@plt+0x38e8>  // b.any
  405510:	mov	w0, #0x1                   	// #1
  405514:	b	4055ec <ferror@plt+0x39bc>
  405518:	ldr	x1, [sp, #40]
  40551c:	ldr	x0, [sp, #32]
  405520:	add	x0, x1, x0
  405524:	cmp	x0, #0x1
  405528:	b.ne	40556c <ferror@plt+0x393c>  // b.any
  40552c:	ldr	x0, [sp, #56]
  405530:	cmp	x0, #0x0
  405534:	b.eq	405548 <ferror@plt+0x3918>  // b.none
  405538:	ldr	x0, [sp, #56]
  40553c:	ldrsb	w0, [x0]
  405540:	cmp	w0, #0x2f
  405544:	b.eq	405564 <ferror@plt+0x3934>  // b.none
  405548:	ldr	x0, [sp, #48]
  40554c:	cmp	x0, #0x0
  405550:	b.eq	40556c <ferror@plt+0x393c>  // b.none
  405554:	ldr	x0, [sp, #48]
  405558:	ldrsb	w0, [x0]
  40555c:	cmp	w0, #0x2f
  405560:	b.ne	40556c <ferror@plt+0x393c>  // b.any
  405564:	mov	w0, #0x1                   	// #1
  405568:	b	4055ec <ferror@plt+0x39bc>
  40556c:	ldr	x0, [sp, #56]
  405570:	cmp	x0, #0x0
  405574:	b.eq	4055e8 <ferror@plt+0x39b8>  // b.none
  405578:	ldr	x0, [sp, #48]
  40557c:	cmp	x0, #0x0
  405580:	b.eq	4055e8 <ferror@plt+0x39b8>  // b.none
  405584:	ldr	x1, [sp, #40]
  405588:	ldr	x0, [sp, #32]
  40558c:	cmp	x1, x0
  405590:	b.ne	4055e8 <ferror@plt+0x39b8>  // b.any
  405594:	ldr	x0, [sp, #40]
  405598:	mov	x2, x0
  40559c:	ldr	x1, [sp, #48]
  4055a0:	ldr	x0, [sp, #56]
  4055a4:	bl	401910 <strncmp@plt>
  4055a8:	cmp	w0, #0x0
  4055ac:	b.ne	4055e8 <ferror@plt+0x39b8>  // b.any
  4055b0:	ldr	x0, [sp, #40]
  4055b4:	ldr	x1, [sp, #56]
  4055b8:	add	x0, x1, x0
  4055bc:	str	x0, [sp, #24]
  4055c0:	ldr	x0, [sp, #32]
  4055c4:	ldr	x1, [sp, #48]
  4055c8:	add	x0, x1, x0
  4055cc:	str	x0, [sp, #16]
  4055d0:	ldr	x0, [sp, #24]
  4055d4:	cmp	x0, #0x0
  4055d8:	b.eq	4055e8 <ferror@plt+0x39b8>  // b.none
  4055dc:	ldr	x0, [sp, #16]
  4055e0:	cmp	x0, #0x0
  4055e4:	b.ne	4054d4 <ferror@plt+0x38a4>  // b.any
  4055e8:	mov	w0, #0x0                   	// #0
  4055ec:	ldp	x29, x30, [sp], #64
  4055f0:	ret
  4055f4:	stp	x29, x30, [sp, #-64]!
  4055f8:	mov	x29, sp
  4055fc:	str	x0, [sp, #40]
  405600:	str	x1, [sp, #32]
  405604:	str	x2, [sp, #24]
  405608:	ldr	x0, [sp, #40]
  40560c:	cmp	x0, #0x0
  405610:	b.ne	405630 <ferror@plt+0x3a00>  // b.any
  405614:	ldr	x0, [sp, #32]
  405618:	cmp	x0, #0x0
  40561c:	b.ne	405630 <ferror@plt+0x3a00>  // b.any
  405620:	adrp	x0, 407000 <ferror@plt+0x53d0>
  405624:	add	x0, x0, #0x3e8
  405628:	bl	4019b0 <strdup@plt>
  40562c:	b	405754 <ferror@plt+0x3b24>
  405630:	ldr	x0, [sp, #40]
  405634:	cmp	x0, #0x0
  405638:	b.ne	40564c <ferror@plt+0x3a1c>  // b.any
  40563c:	ldr	x1, [sp, #24]
  405640:	ldr	x0, [sp, #32]
  405644:	bl	401ab0 <strndup@plt>
  405648:	b	405754 <ferror@plt+0x3b24>
  40564c:	ldr	x0, [sp, #32]
  405650:	cmp	x0, #0x0
  405654:	b.ne	405664 <ferror@plt+0x3a34>  // b.any
  405658:	ldr	x0, [sp, #40]
  40565c:	bl	4019b0 <strdup@plt>
  405660:	b	405754 <ferror@plt+0x3b24>
  405664:	ldr	x0, [sp, #40]
  405668:	cmp	x0, #0x0
  40566c:	b.ne	405690 <ferror@plt+0x3a60>  // b.any
  405670:	adrp	x0, 407000 <ferror@plt+0x53d0>
  405674:	add	x3, x0, #0x448
  405678:	mov	w2, #0x383                 	// #899
  40567c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  405680:	add	x1, x0, #0x3f0
  405684:	adrp	x0, 407000 <ferror@plt+0x53d0>
  405688:	add	x0, x0, #0x400
  40568c:	bl	401b90 <__assert_fail@plt>
  405690:	ldr	x0, [sp, #32]
  405694:	cmp	x0, #0x0
  405698:	b.ne	4056bc <ferror@plt+0x3a8c>  // b.any
  40569c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4056a0:	add	x3, x0, #0x448
  4056a4:	mov	w2, #0x384                 	// #900
  4056a8:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4056ac:	add	x1, x0, #0x3f0
  4056b0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4056b4:	add	x0, x0, #0x408
  4056b8:	bl	401b90 <__assert_fail@plt>
  4056bc:	ldr	x0, [sp, #40]
  4056c0:	bl	4017c0 <strlen@plt>
  4056c4:	str	x0, [sp, #56]
  4056c8:	ldr	x0, [sp, #56]
  4056cc:	mvn	x0, x0
  4056d0:	ldr	x1, [sp, #24]
  4056d4:	cmp	x1, x0
  4056d8:	b.ls	4056e4 <ferror@plt+0x3ab4>  // b.plast
  4056dc:	mov	x0, #0x0                   	// #0
  4056e0:	b	405754 <ferror@plt+0x3b24>
  4056e4:	ldr	x1, [sp, #56]
  4056e8:	ldr	x0, [sp, #24]
  4056ec:	add	x0, x1, x0
  4056f0:	add	x0, x0, #0x1
  4056f4:	bl	4018f0 <malloc@plt>
  4056f8:	str	x0, [sp, #48]
  4056fc:	ldr	x0, [sp, #48]
  405700:	cmp	x0, #0x0
  405704:	b.ne	405710 <ferror@plt+0x3ae0>  // b.any
  405708:	mov	x0, #0x0                   	// #0
  40570c:	b	405754 <ferror@plt+0x3b24>
  405710:	ldr	x2, [sp, #56]
  405714:	ldr	x1, [sp, #40]
  405718:	ldr	x0, [sp, #48]
  40571c:	bl	401790 <memcpy@plt>
  405720:	ldr	x1, [sp, #48]
  405724:	ldr	x0, [sp, #56]
  405728:	add	x0, x1, x0
  40572c:	ldr	x2, [sp, #24]
  405730:	ldr	x1, [sp, #32]
  405734:	bl	401790 <memcpy@plt>
  405738:	ldr	x1, [sp, #56]
  40573c:	ldr	x0, [sp, #24]
  405740:	add	x0, x1, x0
  405744:	ldr	x1, [sp, #48]
  405748:	add	x0, x1, x0
  40574c:	strb	wzr, [x0]
  405750:	ldr	x0, [sp, #48]
  405754:	ldp	x29, x30, [sp], #64
  405758:	ret
  40575c:	stp	x29, x30, [sp, #-32]!
  405760:	mov	x29, sp
  405764:	str	x0, [sp, #24]
  405768:	str	x1, [sp, #16]
  40576c:	ldr	x0, [sp, #16]
  405770:	cmp	x0, #0x0
  405774:	b.eq	405784 <ferror@plt+0x3b54>  // b.none
  405778:	ldr	x0, [sp, #16]
  40577c:	bl	4017c0 <strlen@plt>
  405780:	b	405788 <ferror@plt+0x3b58>
  405784:	mov	x0, #0x0                   	// #0
  405788:	mov	x2, x0
  40578c:	ldr	x1, [sp, #16]
  405790:	ldr	x0, [sp, #24]
  405794:	bl	4055f4 <ferror@plt+0x39c4>
  405798:	ldp	x29, x30, [sp], #32
  40579c:	ret
  4057a0:	stp	x29, x30, [sp, #-304]!
  4057a4:	mov	x29, sp
  4057a8:	str	x0, [sp, #56]
  4057ac:	str	x1, [sp, #48]
  4057b0:	str	x2, [sp, #256]
  4057b4:	str	x3, [sp, #264]
  4057b8:	str	x4, [sp, #272]
  4057bc:	str	x5, [sp, #280]
  4057c0:	str	x6, [sp, #288]
  4057c4:	str	x7, [sp, #296]
  4057c8:	str	q0, [sp, #128]
  4057cc:	str	q1, [sp, #144]
  4057d0:	str	q2, [sp, #160]
  4057d4:	str	q3, [sp, #176]
  4057d8:	str	q4, [sp, #192]
  4057dc:	str	q5, [sp, #208]
  4057e0:	str	q6, [sp, #224]
  4057e4:	str	q7, [sp, #240]
  4057e8:	add	x0, sp, #0x130
  4057ec:	str	x0, [sp, #80]
  4057f0:	add	x0, sp, #0x130
  4057f4:	str	x0, [sp, #88]
  4057f8:	add	x0, sp, #0x100
  4057fc:	str	x0, [sp, #96]
  405800:	mov	w0, #0xffffffd0            	// #-48
  405804:	str	w0, [sp, #104]
  405808:	mov	w0, #0xffffff80            	// #-128
  40580c:	str	w0, [sp, #108]
  405810:	add	x2, sp, #0x10
  405814:	add	x3, sp, #0x50
  405818:	ldp	x0, x1, [x3]
  40581c:	stp	x0, x1, [x2]
  405820:	ldp	x0, x1, [x3, #16]
  405824:	stp	x0, x1, [x2, #16]
  405828:	add	x1, sp, #0x10
  40582c:	add	x0, sp, #0x48
  405830:	mov	x2, x1
  405834:	ldr	x1, [sp, #48]
  405838:	bl	401aa0 <vasprintf@plt>
  40583c:	str	w0, [sp, #124]
  405840:	ldr	w0, [sp, #124]
  405844:	cmp	w0, #0x0
  405848:	b.ge	405854 <ferror@plt+0x3c24>  // b.tcont
  40584c:	mov	x0, #0x0                   	// #0
  405850:	b	40587c <ferror@plt+0x3c4c>
  405854:	ldr	x0, [sp, #72]
  405858:	ldrsw	x1, [sp, #124]
  40585c:	mov	x2, x1
  405860:	mov	x1, x0
  405864:	ldr	x0, [sp, #56]
  405868:	bl	4055f4 <ferror@plt+0x39c4>
  40586c:	str	x0, [sp, #112]
  405870:	ldr	x0, [sp, #72]
  405874:	bl	401a70 <free@plt>
  405878:	ldr	x0, [sp, #112]
  40587c:	ldp	x29, x30, [sp], #304
  405880:	ret
  405884:	stp	x29, x30, [sp, #-48]!
  405888:	mov	x29, sp
  40588c:	str	x0, [sp, #24]
  405890:	str	x1, [sp, #16]
  405894:	str	wzr, [sp, #44]
  405898:	str	wzr, [sp, #40]
  40589c:	b	405908 <ferror@plt+0x3cd8>
  4058a0:	ldr	w0, [sp, #44]
  4058a4:	cmp	w0, #0x0
  4058a8:	b.eq	4058b4 <ferror@plt+0x3c84>  // b.none
  4058ac:	str	wzr, [sp, #44]
  4058b0:	b	4058fc <ferror@plt+0x3ccc>
  4058b4:	ldrsw	x0, [sp, #40]
  4058b8:	ldr	x1, [sp, #24]
  4058bc:	add	x0, x1, x0
  4058c0:	ldrsb	w0, [x0]
  4058c4:	cmp	w0, #0x5c
  4058c8:	b.ne	4058d8 <ferror@plt+0x3ca8>  // b.any
  4058cc:	mov	w0, #0x1                   	// #1
  4058d0:	str	w0, [sp, #44]
  4058d4:	b	4058fc <ferror@plt+0x3ccc>
  4058d8:	ldrsw	x0, [sp, #40]
  4058dc:	ldr	x1, [sp, #24]
  4058e0:	add	x0, x1, x0
  4058e4:	ldrsb	w0, [x0]
  4058e8:	mov	w1, w0
  4058ec:	ldr	x0, [sp, #16]
  4058f0:	bl	401ad0 <strchr@plt>
  4058f4:	cmp	x0, #0x0
  4058f8:	b.ne	405924 <ferror@plt+0x3cf4>  // b.any
  4058fc:	ldr	w0, [sp, #40]
  405900:	add	w0, w0, #0x1
  405904:	str	w0, [sp, #40]
  405908:	ldrsw	x0, [sp, #40]
  40590c:	ldr	x1, [sp, #24]
  405910:	add	x0, x1, x0
  405914:	ldrsb	w0, [x0]
  405918:	cmp	w0, #0x0
  40591c:	b.ne	4058a0 <ferror@plt+0x3c70>  // b.any
  405920:	b	405928 <ferror@plt+0x3cf8>
  405924:	nop
  405928:	ldr	w1, [sp, #40]
  40592c:	ldr	w0, [sp, #44]
  405930:	sub	w0, w1, w0
  405934:	sxtw	x0, w0
  405938:	ldp	x29, x30, [sp], #48
  40593c:	ret
  405940:	stp	x29, x30, [sp, #-64]!
  405944:	mov	x29, sp
  405948:	str	x0, [sp, #40]
  40594c:	str	x1, [sp, #32]
  405950:	str	x2, [sp, #24]
  405954:	str	w3, [sp, #20]
  405958:	ldr	x0, [sp, #40]
  40595c:	ldr	x0, [x0]
  405960:	str	x0, [sp, #56]
  405964:	ldr	x0, [sp, #56]
  405968:	ldrsb	w0, [x0]
  40596c:	cmp	w0, #0x0
  405970:	b.ne	4059b0 <ferror@plt+0x3d80>  // b.any
  405974:	ldr	x0, [sp, #40]
  405978:	ldr	x0, [x0]
  40597c:	ldrsb	w0, [x0]
  405980:	cmp	w0, #0x0
  405984:	b.eq	4059a8 <ferror@plt+0x3d78>  // b.none
  405988:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40598c:	add	x3, x0, #0x458
  405990:	mov	w2, #0x3c6                 	// #966
  405994:	adrp	x0, 407000 <ferror@plt+0x53d0>
  405998:	add	x1, x0, #0x3f0
  40599c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4059a0:	add	x0, x0, #0x410
  4059a4:	bl	401b90 <__assert_fail@plt>
  4059a8:	mov	x0, #0x0                   	// #0
  4059ac:	b	405be0 <ferror@plt+0x3fb0>
  4059b0:	ldr	x1, [sp, #24]
  4059b4:	ldr	x0, [sp, #56]
  4059b8:	bl	401ac0 <strspn@plt>
  4059bc:	mov	x1, x0
  4059c0:	ldr	x0, [sp, #56]
  4059c4:	add	x0, x0, x1
  4059c8:	str	x0, [sp, #56]
  4059cc:	ldr	x0, [sp, #56]
  4059d0:	ldrsb	w0, [x0]
  4059d4:	cmp	w0, #0x0
  4059d8:	b.ne	4059f0 <ferror@plt+0x3dc0>  // b.any
  4059dc:	ldr	x0, [sp, #40]
  4059e0:	ldr	x1, [sp, #56]
  4059e4:	str	x1, [x0]
  4059e8:	mov	x0, #0x0                   	// #0
  4059ec:	b	405be0 <ferror@plt+0x3fb0>
  4059f0:	ldr	w0, [sp, #20]
  4059f4:	cmp	w0, #0x0
  4059f8:	b.eq	405b14 <ferror@plt+0x3ee4>  // b.none
  4059fc:	ldr	x0, [sp, #56]
  405a00:	ldrsb	w0, [x0]
  405a04:	mov	w1, w0
  405a08:	adrp	x0, 407000 <ferror@plt+0x53d0>
  405a0c:	add	x0, x0, #0x420
  405a10:	bl	401ad0 <strchr@plt>
  405a14:	cmp	x0, #0x0
  405a18:	b.eq	405b14 <ferror@plt+0x3ee4>  // b.none
  405a1c:	ldr	x0, [sp, #56]
  405a20:	ldrsb	w0, [x0]
  405a24:	strb	w0, [sp, #48]
  405a28:	strb	wzr, [sp, #49]
  405a2c:	ldr	x0, [sp, #56]
  405a30:	add	x0, x0, #0x1
  405a34:	add	x1, sp, #0x30
  405a38:	bl	405884 <ferror@plt+0x3c54>
  405a3c:	mov	x1, x0
  405a40:	ldr	x0, [sp, #32]
  405a44:	str	x1, [x0]
  405a48:	ldr	x0, [sp, #32]
  405a4c:	ldr	x0, [x0]
  405a50:	add	x0, x0, #0x1
  405a54:	ldr	x1, [sp, #56]
  405a58:	add	x0, x1, x0
  405a5c:	ldrsb	w0, [x0]
  405a60:	cmp	w0, #0x0
  405a64:	b.eq	405ad8 <ferror@plt+0x3ea8>  // b.none
  405a68:	ldr	x0, [sp, #32]
  405a6c:	ldr	x0, [x0]
  405a70:	add	x0, x0, #0x1
  405a74:	ldr	x1, [sp, #56]
  405a78:	add	x0, x1, x0
  405a7c:	ldrsb	w1, [x0]
  405a80:	ldrsb	w0, [sp, #48]
  405a84:	cmp	w1, w0
  405a88:	b.ne	405ad8 <ferror@plt+0x3ea8>  // b.any
  405a8c:	ldr	x0, [sp, #32]
  405a90:	ldr	x0, [x0]
  405a94:	add	x0, x0, #0x2
  405a98:	ldr	x1, [sp, #56]
  405a9c:	add	x0, x1, x0
  405aa0:	ldrsb	w0, [x0]
  405aa4:	cmp	w0, #0x0
  405aa8:	b.eq	405aec <ferror@plt+0x3ebc>  // b.none
  405aac:	ldr	x0, [sp, #32]
  405ab0:	ldr	x0, [x0]
  405ab4:	add	x0, x0, #0x2
  405ab8:	ldr	x1, [sp, #56]
  405abc:	add	x0, x1, x0
  405ac0:	ldrsb	w0, [x0]
  405ac4:	mov	w1, w0
  405ac8:	ldr	x0, [sp, #24]
  405acc:	bl	401ad0 <strchr@plt>
  405ad0:	cmp	x0, #0x0
  405ad4:	b.ne	405aec <ferror@plt+0x3ebc>  // b.any
  405ad8:	ldr	x0, [sp, #40]
  405adc:	ldr	x1, [sp, #56]
  405ae0:	str	x1, [x0]
  405ae4:	mov	x0, #0x0                   	// #0
  405ae8:	b	405be0 <ferror@plt+0x3fb0>
  405aec:	ldr	x0, [sp, #56]
  405af0:	add	x1, x0, #0x1
  405af4:	str	x1, [sp, #56]
  405af8:	ldr	x1, [sp, #32]
  405afc:	ldr	x1, [x1]
  405b00:	add	x1, x1, #0x2
  405b04:	add	x1, x0, x1
  405b08:	ldr	x0, [sp, #40]
  405b0c:	str	x1, [x0]
  405b10:	b	405bdc <ferror@plt+0x3fac>
  405b14:	ldr	w0, [sp, #20]
  405b18:	cmp	w0, #0x0
  405b1c:	b.eq	405bac <ferror@plt+0x3f7c>  // b.none
  405b20:	ldr	x1, [sp, #24]
  405b24:	ldr	x0, [sp, #56]
  405b28:	bl	405884 <ferror@plt+0x3c54>
  405b2c:	mov	x1, x0
  405b30:	ldr	x0, [sp, #32]
  405b34:	str	x1, [x0]
  405b38:	ldr	x0, [sp, #32]
  405b3c:	ldr	x0, [x0]
  405b40:	ldr	x1, [sp, #56]
  405b44:	add	x0, x1, x0
  405b48:	ldrsb	w0, [x0]
  405b4c:	cmp	w0, #0x0
  405b50:	b.eq	405b90 <ferror@plt+0x3f60>  // b.none
  405b54:	ldr	x0, [sp, #32]
  405b58:	ldr	x0, [x0]
  405b5c:	ldr	x1, [sp, #56]
  405b60:	add	x0, x1, x0
  405b64:	ldrsb	w0, [x0]
  405b68:	mov	w1, w0
  405b6c:	ldr	x0, [sp, #24]
  405b70:	bl	401ad0 <strchr@plt>
  405b74:	cmp	x0, #0x0
  405b78:	b.ne	405b90 <ferror@plt+0x3f60>  // b.any
  405b7c:	ldr	x0, [sp, #40]
  405b80:	ldr	x1, [sp, #56]
  405b84:	str	x1, [x0]
  405b88:	mov	x0, #0x0                   	// #0
  405b8c:	b	405be0 <ferror@plt+0x3fb0>
  405b90:	ldr	x0, [sp, #32]
  405b94:	ldr	x0, [x0]
  405b98:	ldr	x1, [sp, #56]
  405b9c:	add	x1, x1, x0
  405ba0:	ldr	x0, [sp, #40]
  405ba4:	str	x1, [x0]
  405ba8:	b	405bdc <ferror@plt+0x3fac>
  405bac:	ldr	x1, [sp, #24]
  405bb0:	ldr	x0, [sp, #56]
  405bb4:	bl	401b60 <strcspn@plt>
  405bb8:	mov	x1, x0
  405bbc:	ldr	x0, [sp, #32]
  405bc0:	str	x1, [x0]
  405bc4:	ldr	x0, [sp, #32]
  405bc8:	ldr	x0, [x0]
  405bcc:	ldr	x1, [sp, #56]
  405bd0:	add	x1, x1, x0
  405bd4:	ldr	x0, [sp, #40]
  405bd8:	str	x1, [x0]
  405bdc:	ldr	x0, [sp, #56]
  405be0:	ldp	x29, x30, [sp], #64
  405be4:	ret
  405be8:	stp	x29, x30, [sp, #-48]!
  405bec:	mov	x29, sp
  405bf0:	str	x0, [sp, #24]
  405bf4:	ldr	x0, [sp, #24]
  405bf8:	bl	401950 <fgetc@plt>
  405bfc:	str	w0, [sp, #44]
  405c00:	ldr	w0, [sp, #44]
  405c04:	cmn	w0, #0x1
  405c08:	b.ne	405c14 <ferror@plt+0x3fe4>  // b.any
  405c0c:	mov	w0, #0x1                   	// #1
  405c10:	b	405c24 <ferror@plt+0x3ff4>
  405c14:	ldr	w0, [sp, #44]
  405c18:	cmp	w0, #0xa
  405c1c:	b.ne	405bf4 <ferror@plt+0x3fc4>  // b.any
  405c20:	mov	w0, #0x0                   	// #0
  405c24:	ldp	x29, x30, [sp], #48
  405c28:	ret
  405c2c:	stp	x29, x30, [sp, #-64]!
  405c30:	mov	x29, sp
  405c34:	str	x0, [sp, #24]
  405c38:	ldr	x0, [sp, #24]
  405c3c:	bl	401bb0 <getenv@plt>
  405c40:	str	x0, [sp, #56]
  405c44:	ldr	x0, [sp, #56]
  405c48:	cmp	x0, #0x0
  405c4c:	b.eq	405cd4 <ferror@plt+0x40a4>  // b.none
  405c50:	str	xzr, [sp, #40]
  405c54:	bl	401ba0 <__errno_location@plt>
  405c58:	str	wzr, [x0]
  405c5c:	add	x0, sp, #0x28
  405c60:	mov	w2, #0xa                   	// #10
  405c64:	mov	x1, x0
  405c68:	ldr	x0, [sp, #56]
  405c6c:	bl	401a60 <strtol@plt>
  405c70:	str	x0, [sp, #48]
  405c74:	bl	401ba0 <__errno_location@plt>
  405c78:	ldr	w0, [x0]
  405c7c:	cmp	w0, #0x0
  405c80:	b.ne	405cd4 <ferror@plt+0x40a4>  // b.any
  405c84:	ldr	x0, [sp, #40]
  405c88:	cmp	x0, #0x0
  405c8c:	b.eq	405cd4 <ferror@plt+0x40a4>  // b.none
  405c90:	ldr	x0, [sp, #40]
  405c94:	ldrsb	w0, [x0]
  405c98:	cmp	w0, #0x0
  405c9c:	b.ne	405cd4 <ferror@plt+0x40a4>  // b.any
  405ca0:	ldr	x0, [sp, #40]
  405ca4:	ldr	x1, [sp, #56]
  405ca8:	cmp	x1, x0
  405cac:	b.cs	405cd4 <ferror@plt+0x40a4>  // b.hs, b.nlast
  405cb0:	ldr	x0, [sp, #48]
  405cb4:	cmp	x0, #0x0
  405cb8:	b.le	405cd4 <ferror@plt+0x40a4>
  405cbc:	ldr	x1, [sp, #48]
  405cc0:	mov	x0, #0x7fffffff            	// #2147483647
  405cc4:	cmp	x1, x0
  405cc8:	b.gt	405cd4 <ferror@plt+0x40a4>
  405ccc:	ldr	x0, [sp, #48]
  405cd0:	b	405cd8 <ferror@plt+0x40a8>
  405cd4:	mov	w0, #0xffffffff            	// #-1
  405cd8:	ldp	x29, x30, [sp], #64
  405cdc:	ret
  405ce0:	stp	x29, x30, [sp, #-48]!
  405ce4:	mov	x29, sp
  405ce8:	str	x0, [sp, #24]
  405cec:	str	x1, [sp, #16]
  405cf0:	str	wzr, [sp, #44]
  405cf4:	str	wzr, [sp, #40]
  405cf8:	add	x0, sp, #0x20
  405cfc:	mov	x2, x0
  405d00:	mov	x1, #0x5413                	// #21523
  405d04:	mov	w0, #0x1                   	// #1
  405d08:	bl	401c00 <ioctl@plt>
  405d0c:	cmp	w0, #0x0
  405d10:	b.ne	405d24 <ferror@plt+0x40f4>  // b.any
  405d14:	ldrh	w0, [sp, #34]
  405d18:	str	w0, [sp, #44]
  405d1c:	ldrh	w0, [sp, #32]
  405d20:	str	w0, [sp, #40]
  405d24:	ldr	x0, [sp, #24]
  405d28:	cmp	x0, #0x0
  405d2c:	b.eq	405d58 <ferror@plt+0x4128>  // b.none
  405d30:	ldr	w0, [sp, #44]
  405d34:	cmp	w0, #0x0
  405d38:	b.gt	405d4c <ferror@plt+0x411c>
  405d3c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  405d40:	add	x0, x0, #0x460
  405d44:	bl	405c2c <ferror@plt+0x3ffc>
  405d48:	str	w0, [sp, #44]
  405d4c:	ldr	x0, [sp, #24]
  405d50:	ldr	w1, [sp, #44]
  405d54:	str	w1, [x0]
  405d58:	ldr	x0, [sp, #16]
  405d5c:	cmp	x0, #0x0
  405d60:	b.eq	405d8c <ferror@plt+0x415c>  // b.none
  405d64:	ldr	w0, [sp, #40]
  405d68:	cmp	w0, #0x0
  405d6c:	b.gt	405d80 <ferror@plt+0x4150>
  405d70:	adrp	x0, 407000 <ferror@plt+0x53d0>
  405d74:	add	x0, x0, #0x468
  405d78:	bl	405c2c <ferror@plt+0x3ffc>
  405d7c:	str	w0, [sp, #40]
  405d80:	ldr	x0, [sp, #16]
  405d84:	ldr	w1, [sp, #40]
  405d88:	str	w1, [x0]
  405d8c:	mov	w0, #0x0                   	// #0
  405d90:	ldp	x29, x30, [sp], #48
  405d94:	ret
  405d98:	stp	x29, x30, [sp, #-48]!
  405d9c:	mov	x29, sp
  405da0:	str	w0, [sp, #28]
  405da4:	str	wzr, [sp, #44]
  405da8:	add	x0, sp, #0x2c
  405dac:	mov	x1, #0x0                   	// #0
  405db0:	bl	405ce0 <ferror@plt+0x40b0>
  405db4:	ldr	w0, [sp, #44]
  405db8:	cmp	w0, #0x0
  405dbc:	b.le	405dc8 <ferror@plt+0x4198>
  405dc0:	ldr	w0, [sp, #44]
  405dc4:	b	405dcc <ferror@plt+0x419c>
  405dc8:	ldr	w0, [sp, #28]
  405dcc:	ldp	x29, x30, [sp], #48
  405dd0:	ret
  405dd4:	stp	x29, x30, [sp, #-16]!
  405dd8:	mov	x29, sp
  405ddc:	mov	w0, #0x0                   	// #0
  405de0:	bl	401b30 <isatty@plt>
  405de4:	cmp	w0, #0x0
  405de8:	b.eq	405df4 <ferror@plt+0x41c4>  // b.none
  405dec:	mov	w0, #0x0                   	// #0
  405df0:	b	405e28 <ferror@plt+0x41f8>
  405df4:	mov	w0, #0x1                   	// #1
  405df8:	bl	401b30 <isatty@plt>
  405dfc:	cmp	w0, #0x0
  405e00:	b.eq	405e0c <ferror@plt+0x41dc>  // b.none
  405e04:	mov	w0, #0x1                   	// #1
  405e08:	b	405e28 <ferror@plt+0x41f8>
  405e0c:	mov	w0, #0x2                   	// #2
  405e10:	bl	401b30 <isatty@plt>
  405e14:	cmp	w0, #0x0
  405e18:	b.eq	405e24 <ferror@plt+0x41f4>  // b.none
  405e1c:	mov	w0, #0x2                   	// #2
  405e20:	b	405e28 <ferror@plt+0x41f8>
  405e24:	mov	w0, #0xffffffea            	// #-22
  405e28:	ldp	x29, x30, [sp], #16
  405e2c:	ret
  405e30:	stp	x29, x30, [sp, #-80]!
  405e34:	mov	x29, sp
  405e38:	str	x0, [sp, #40]
  405e3c:	str	x1, [sp, #32]
  405e40:	str	x2, [sp, #24]
  405e44:	ldr	x0, [sp, #32]
  405e48:	cmp	x0, #0x0
  405e4c:	b.eq	405e58 <ferror@plt+0x4228>  // b.none
  405e50:	ldr	x0, [sp, #32]
  405e54:	str	xzr, [x0]
  405e58:	ldr	x0, [sp, #40]
  405e5c:	cmp	x0, #0x0
  405e60:	b.eq	405e6c <ferror@plt+0x423c>  // b.none
  405e64:	ldr	x0, [sp, #40]
  405e68:	str	xzr, [x0]
  405e6c:	ldr	x0, [sp, #24]
  405e70:	cmp	x0, #0x0
  405e74:	b.eq	405e80 <ferror@plt+0x4250>  // b.none
  405e78:	ldr	x0, [sp, #24]
  405e7c:	str	xzr, [x0]
  405e80:	bl	405dd4 <ferror@plt+0x41a4>
  405e84:	str	w0, [sp, #60]
  405e88:	ldr	w0, [sp, #60]
  405e8c:	cmp	w0, #0x0
  405e90:	b.ge	405e9c <ferror@plt+0x426c>  // b.tcont
  405e94:	ldr	w0, [sp, #60]
  405e98:	b	405fb4 <ferror@plt+0x4384>
  405e9c:	ldr	w0, [sp, #60]
  405ea0:	bl	401840 <ttyname@plt>
  405ea4:	str	x0, [sp, #72]
  405ea8:	ldr	x0, [sp, #72]
  405eac:	cmp	x0, #0x0
  405eb0:	b.ne	405ebc <ferror@plt+0x428c>  // b.any
  405eb4:	mov	w0, #0xffffffff            	// #-1
  405eb8:	b	405fb4 <ferror@plt+0x4384>
  405ebc:	ldr	x0, [sp, #40]
  405ec0:	cmp	x0, #0x0
  405ec4:	b.eq	405ed4 <ferror@plt+0x42a4>  // b.none
  405ec8:	ldr	x0, [sp, #40]
  405ecc:	ldr	x1, [sp, #72]
  405ed0:	str	x1, [x0]
  405ed4:	ldr	x0, [sp, #32]
  405ed8:	cmp	x0, #0x0
  405edc:	b.ne	405eec <ferror@plt+0x42bc>  // b.any
  405ee0:	ldr	x0, [sp, #24]
  405ee4:	cmp	x0, #0x0
  405ee8:	b.eq	405f1c <ferror@plt+0x42ec>  // b.none
  405eec:	mov	x2, #0x5                   	// #5
  405ef0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  405ef4:	add	x1, x0, #0x470
  405ef8:	ldr	x0, [sp, #72]
  405efc:	bl	401910 <strncmp@plt>
  405f00:	cmp	w0, #0x0
  405f04:	b.ne	405f14 <ferror@plt+0x42e4>  // b.any
  405f08:	ldr	x0, [sp, #72]
  405f0c:	add	x0, x0, #0x5
  405f10:	b	405f18 <ferror@plt+0x42e8>
  405f14:	ldr	x0, [sp, #72]
  405f18:	str	x0, [sp, #72]
  405f1c:	ldr	x0, [sp, #32]
  405f20:	cmp	x0, #0x0
  405f24:	b.eq	405f34 <ferror@plt+0x4304>  // b.none
  405f28:	ldr	x0, [sp, #32]
  405f2c:	ldr	x1, [sp, #72]
  405f30:	str	x1, [x0]
  405f34:	ldr	x0, [sp, #24]
  405f38:	cmp	x0, #0x0
  405f3c:	b.eq	405fb0 <ferror@plt+0x4380>  // b.none
  405f40:	ldr	x0, [sp, #72]
  405f44:	str	x0, [sp, #64]
  405f48:	b	405f94 <ferror@plt+0x4364>
  405f4c:	bl	401a50 <__ctype_b_loc@plt>
  405f50:	ldr	x1, [x0]
  405f54:	ldr	x0, [sp, #64]
  405f58:	ldrsb	w0, [x0]
  405f5c:	sxtb	x0, w0
  405f60:	lsl	x0, x0, #1
  405f64:	add	x0, x1, x0
  405f68:	ldrh	w0, [x0]
  405f6c:	and	w0, w0, #0x800
  405f70:	cmp	w0, #0x0
  405f74:	b.eq	405f88 <ferror@plt+0x4358>  // b.none
  405f78:	ldr	x0, [sp, #24]
  405f7c:	ldr	x1, [sp, #64]
  405f80:	str	x1, [x0]
  405f84:	b	405fb0 <ferror@plt+0x4380>
  405f88:	ldr	x0, [sp, #64]
  405f8c:	add	x0, x0, #0x1
  405f90:	str	x0, [sp, #64]
  405f94:	ldr	x0, [sp, #64]
  405f98:	cmp	x0, #0x0
  405f9c:	b.eq	405fb0 <ferror@plt+0x4380>  // b.none
  405fa0:	ldr	x0, [sp, #64]
  405fa4:	ldrsb	w0, [x0]
  405fa8:	cmp	w0, #0x0
  405fac:	b.ne	405f4c <ferror@plt+0x431c>  // b.any
  405fb0:	mov	w0, #0x0                   	// #0
  405fb4:	ldp	x29, x30, [sp], #80
  405fb8:	ret
  405fbc:	stp	x29, x30, [sp, #-32]!
  405fc0:	mov	x29, sp
  405fc4:	str	x0, [sp, #24]
  405fc8:	adrp	x0, 407000 <ferror@plt+0x53d0>
  405fcc:	add	x0, x0, #0x478
  405fd0:	bl	401bb0 <getenv@plt>
  405fd4:	mov	x1, x0
  405fd8:	ldr	x0, [sp, #24]
  405fdc:	str	x1, [x0]
  405fe0:	ldr	x0, [sp, #24]
  405fe4:	ldr	x0, [x0]
  405fe8:	cmp	x0, #0x0
  405fec:	b.eq	405ff8 <ferror@plt+0x43c8>  // b.none
  405ff0:	mov	w0, #0xffffffea            	// #-22
  405ff4:	b	405ffc <ferror@plt+0x43cc>
  405ff8:	mov	w0, #0x0                   	// #0
  405ffc:	ldp	x29, x30, [sp], #32
  406000:	ret
  406004:	stp	x29, x30, [sp, #-48]!
  406008:	mov	x29, sp
  40600c:	str	x0, [sp, #24]
  406010:	str	wzr, [sp, #44]
  406014:	str	xzr, [sp, #32]
  406018:	mov	x2, #0x4                   	// #4
  40601c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  406020:	add	x1, x0, #0x590
  406024:	ldr	x0, [sp, #24]
  406028:	bl	401a80 <strncasecmp@plt>
  40602c:	cmp	w0, #0x0
  406030:	b.ne	406044 <ferror@plt+0x4414>  // b.any
  406034:	ldr	x0, [sp, #24]
  406038:	add	x0, x0, #0x4
  40603c:	str	x0, [sp, #24]
  406040:	b	406074 <ferror@plt+0x4444>
  406044:	mov	x2, #0x4                   	// #4
  406048:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40604c:	add	x1, x0, #0x598
  406050:	ldr	x0, [sp, #24]
  406054:	bl	401a80 <strncasecmp@plt>
  406058:	cmp	w0, #0x0
  40605c:	b.ne	406074 <ferror@plt+0x4444>  // b.any
  406060:	ldr	x0, [sp, #24]
  406064:	add	x0, x0, #0x4
  406068:	str	x0, [sp, #24]
  40606c:	mov	w0, #0x1                   	// #1
  406070:	str	w0, [sp, #44]
  406074:	bl	401a50 <__ctype_b_loc@plt>
  406078:	ldr	x1, [x0]
  40607c:	ldr	x0, [sp, #24]
  406080:	ldrsb	w0, [x0]
  406084:	sxtb	x0, w0
  406088:	lsl	x0, x0, #1
  40608c:	add	x0, x1, x0
  406090:	ldrh	w0, [x0]
  406094:	and	w0, w0, #0x800
  406098:	cmp	w0, #0x0
  40609c:	b.ne	4060a8 <ferror@plt+0x4478>  // b.any
  4060a0:	mov	w0, #0xffffffff            	// #-1
  4060a4:	b	406170 <ferror@plt+0x4540>
  4060a8:	bl	401ba0 <__errno_location@plt>
  4060ac:	str	wzr, [x0]
  4060b0:	add	x0, sp, #0x20
  4060b4:	mov	w2, #0xa                   	// #10
  4060b8:	mov	x1, x0
  4060bc:	ldr	x0, [sp, #24]
  4060c0:	bl	401a60 <strtol@plt>
  4060c4:	str	w0, [sp, #40]
  4060c8:	ldr	x0, [sp, #32]
  4060cc:	cmp	x0, #0x0
  4060d0:	b.eq	406100 <ferror@plt+0x44d0>  // b.none
  4060d4:	ldr	x0, [sp, #32]
  4060d8:	ldr	x1, [sp, #24]
  4060dc:	cmp	x1, x0
  4060e0:	b.eq	406100 <ferror@plt+0x44d0>  // b.none
  4060e4:	bl	401ba0 <__errno_location@plt>
  4060e8:	ldr	w0, [x0]
  4060ec:	cmp	w0, #0x0
  4060f0:	b.ne	406100 <ferror@plt+0x44d0>  // b.any
  4060f4:	ldr	w0, [sp, #40]
  4060f8:	cmp	w0, #0x0
  4060fc:	b.ge	406108 <ferror@plt+0x44d8>  // b.tcont
  406100:	mov	w0, #0xffffffff            	// #-1
  406104:	b	406170 <ferror@plt+0x4540>
  406108:	ldr	w0, [sp, #44]
  40610c:	cmp	w0, #0x0
  406110:	b.eq	406128 <ferror@plt+0x44f8>  // b.none
  406114:	bl	401810 <__libc_current_sigrtmax@plt>
  406118:	mov	w1, w0
  40611c:	ldr	w0, [sp, #40]
  406120:	sub	w0, w1, w0
  406124:	b	406138 <ferror@plt+0x4508>
  406128:	bl	401930 <__libc_current_sigrtmin@plt>
  40612c:	mov	w1, w0
  406130:	ldr	w0, [sp, #40]
  406134:	add	w0, w1, w0
  406138:	str	w0, [sp, #40]
  40613c:	bl	401930 <__libc_current_sigrtmin@plt>
  406140:	mov	w1, w0
  406144:	ldr	w0, [sp, #40]
  406148:	cmp	w0, w1
  40614c:	b.lt	406164 <ferror@plt+0x4534>  // b.tstop
  406150:	bl	401810 <__libc_current_sigrtmax@plt>
  406154:	mov	w1, w0
  406158:	ldr	w0, [sp, #40]
  40615c:	cmp	w0, w1
  406160:	b.le	40616c <ferror@plt+0x453c>
  406164:	mov	w0, #0xffffffff            	// #-1
  406168:	b	406170 <ferror@plt+0x4540>
  40616c:	ldr	w0, [sp, #40]
  406170:	ldp	x29, x30, [sp], #48
  406174:	ret
  406178:	stp	x29, x30, [sp, #-48]!
  40617c:	mov	x29, sp
  406180:	str	x0, [sp, #24]
  406184:	mov	x2, #0x3                   	// #3
  406188:	adrp	x0, 407000 <ferror@plt+0x53d0>
  40618c:	add	x1, x0, #0x5a0
  406190:	ldr	x0, [sp, #24]
  406194:	bl	401a80 <strncasecmp@plt>
  406198:	cmp	w0, #0x0
  40619c:	b.ne	4061ac <ferror@plt+0x457c>  // b.any
  4061a0:	ldr	x0, [sp, #24]
  4061a4:	add	x0, x0, #0x3
  4061a8:	str	x0, [sp, #24]
  4061ac:	mov	x2, #0x2                   	// #2
  4061b0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4061b4:	add	x1, x0, #0x5a8
  4061b8:	ldr	x0, [sp, #24]
  4061bc:	bl	401a80 <strncasecmp@plt>
  4061c0:	cmp	w0, #0x0
  4061c4:	b.ne	4061d8 <ferror@plt+0x45a8>  // b.any
  4061c8:	ldr	x0, [sp, #24]
  4061cc:	add	x0, x0, #0x2
  4061d0:	bl	406004 <ferror@plt+0x43d4>
  4061d4:	b	406240 <ferror@plt+0x4610>
  4061d8:	str	xzr, [sp, #40]
  4061dc:	b	406230 <ferror@plt+0x4600>
  4061e0:	adrp	x0, 418000 <ferror@plt+0x163d0>
  4061e4:	add	x1, x0, #0xbd8
  4061e8:	ldr	x0, [sp, #40]
  4061ec:	lsl	x0, x0, #4
  4061f0:	add	x0, x1, x0
  4061f4:	ldr	x0, [x0]
  4061f8:	ldr	x1, [sp, #24]
  4061fc:	bl	401990 <strcasecmp@plt>
  406200:	cmp	w0, #0x0
  406204:	b.ne	406224 <ferror@plt+0x45f4>  // b.any
  406208:	adrp	x0, 418000 <ferror@plt+0x163d0>
  40620c:	add	x1, x0, #0xbd8
  406210:	ldr	x0, [sp, #40]
  406214:	lsl	x0, x0, #4
  406218:	add	x0, x1, x0
  40621c:	ldr	w0, [x0, #8]
  406220:	b	406240 <ferror@plt+0x4610>
  406224:	ldr	x0, [sp, #40]
  406228:	add	x0, x0, #0x1
  40622c:	str	x0, [sp, #40]
  406230:	ldr	x0, [sp, #40]
  406234:	cmp	x0, #0x21
  406238:	b.ls	4061e0 <ferror@plt+0x45b0>  // b.plast
  40623c:	mov	w0, #0xffffffff            	// #-1
  406240:	ldp	x29, x30, [sp], #48
  406244:	ret
  406248:	sub	sp, sp, #0x20
  40624c:	str	w0, [sp, #12]
  406250:	str	xzr, [sp, #24]
  406254:	b	4062a4 <ferror@plt+0x4674>
  406258:	adrp	x0, 418000 <ferror@plt+0x163d0>
  40625c:	add	x1, x0, #0xbd8
  406260:	ldr	x0, [sp, #24]
  406264:	lsl	x0, x0, #4
  406268:	add	x0, x1, x0
  40626c:	ldr	w0, [x0, #8]
  406270:	ldr	w1, [sp, #12]
  406274:	cmp	w1, w0
  406278:	b.ne	406298 <ferror@plt+0x4668>  // b.any
  40627c:	adrp	x0, 418000 <ferror@plt+0x163d0>
  406280:	add	x1, x0, #0xbd8
  406284:	ldr	x0, [sp, #24]
  406288:	lsl	x0, x0, #4
  40628c:	add	x0, x1, x0
  406290:	ldr	x0, [x0]
  406294:	b	4062b4 <ferror@plt+0x4684>
  406298:	ldr	x0, [sp, #24]
  40629c:	add	x0, x0, #0x1
  4062a0:	str	x0, [sp, #24]
  4062a4:	ldr	x0, [sp, #24]
  4062a8:	cmp	x0, #0x21
  4062ac:	b.ls	406258 <ferror@plt+0x4628>  // b.plast
  4062b0:	mov	x0, #0x0                   	// #0
  4062b4:	add	sp, sp, #0x20
  4062b8:	ret
  4062bc:	sub	sp, sp, #0x20
  4062c0:	str	x0, [sp, #24]
  4062c4:	str	x1, [sp, #16]
  4062c8:	str	x2, [sp, #8]
  4062cc:	ldr	x0, [sp, #24]
  4062d0:	cmp	x0, #0x21
  4062d4:	b.ls	4062e0 <ferror@plt+0x46b0>  // b.plast
  4062d8:	mov	w0, #0xffffffff            	// #-1
  4062dc:	b	40633c <ferror@plt+0x470c>
  4062e0:	ldr	x0, [sp, #16]
  4062e4:	cmp	x0, #0x0
  4062e8:	b.eq	40630c <ferror@plt+0x46dc>  // b.none
  4062ec:	adrp	x0, 418000 <ferror@plt+0x163d0>
  4062f0:	add	x1, x0, #0xbd8
  4062f4:	ldr	x0, [sp, #24]
  4062f8:	lsl	x0, x0, #4
  4062fc:	add	x0, x1, x0
  406300:	ldr	x1, [x0]
  406304:	ldr	x0, [sp, #16]
  406308:	str	x1, [x0]
  40630c:	ldr	x0, [sp, #8]
  406310:	cmp	x0, #0x0
  406314:	b.eq	406338 <ferror@plt+0x4708>  // b.none
  406318:	adrp	x0, 418000 <ferror@plt+0x163d0>
  40631c:	add	x1, x0, #0xbd8
  406320:	ldr	x0, [sp, #24]
  406324:	lsl	x0, x0, #4
  406328:	add	x0, x1, x0
  40632c:	ldr	w1, [x0, #8]
  406330:	ldr	x0, [sp, #8]
  406334:	str	w1, [x0]
  406338:	mov	w0, #0x0                   	// #0
  40633c:	add	sp, sp, #0x20
  406340:	ret
  406344:	stp	x29, x30, [sp, #-48]!
  406348:	mov	x29, sp
  40634c:	str	w0, [sp, #28]
  406350:	ldr	w1, [sp, #28]
  406354:	mov	w0, #0xde83                	// #56963
  406358:	movk	w0, #0x431b, lsl #16
  40635c:	umull	x0, w1, w0
  406360:	lsr	x0, x0, #32
  406364:	lsr	w0, w0, #18
  406368:	mov	w0, w0
  40636c:	str	x0, [sp, #32]
  406370:	ldr	w1, [sp, #28]
  406374:	mov	w0, #0xde83                	// #56963
  406378:	movk	w0, #0x431b, lsl #16
  40637c:	umull	x0, w1, w0
  406380:	lsr	x0, x0, #32
  406384:	lsr	w0, w0, #18
  406388:	mov	w2, #0x4240                	// #16960
  40638c:	movk	w2, #0xf, lsl #16
  406390:	mul	w0, w0, w2
  406394:	sub	w0, w1, w0
  406398:	mov	w1, w0
  40639c:	mov	x0, x1
  4063a0:	lsl	x0, x0, #5
  4063a4:	sub	x0, x0, x1
  4063a8:	lsl	x0, x0, #2
  4063ac:	add	x0, x0, x1
  4063b0:	lsl	x0, x0, #3
  4063b4:	str	x0, [sp, #40]
  4063b8:	add	x0, sp, #0x20
  4063bc:	mov	x1, #0x0                   	// #0
  4063c0:	bl	401a90 <nanosleep@plt>
  4063c4:	ldp	x29, x30, [sp], #48
  4063c8:	ret
  4063cc:	stp	x29, x30, [sp, #-64]!
  4063d0:	mov	x29, sp
  4063d4:	str	w0, [sp, #44]
  4063d8:	str	x1, [sp, #32]
  4063dc:	str	w2, [sp, #40]
  4063e0:	str	x3, [sp, #24]
  4063e4:	ldr	w2, [sp, #40]
  4063e8:	ldr	x1, [sp, #32]
  4063ec:	ldr	w0, [sp, #44]
  4063f0:	bl	401b70 <openat@plt>
  4063f4:	str	w0, [sp, #60]
  4063f8:	ldr	w0, [sp, #60]
  4063fc:	cmp	w0, #0x0
  406400:	b.ge	40640c <ferror@plt+0x47dc>  // b.tcont
  406404:	mov	x0, #0x0                   	// #0
  406408:	b	406418 <ferror@plt+0x47e8>
  40640c:	ldr	x1, [sp, #24]
  406410:	ldr	w0, [sp, #60]
  406414:	bl	401970 <fdopen@plt>
  406418:	ldp	x29, x30, [sp], #64
  40641c:	ret
  406420:	stp	x29, x30, [sp, #-80]!
  406424:	mov	x29, sp
  406428:	str	w0, [sp, #44]
  40642c:	str	x1, [sp, #32]
  406430:	str	x2, [sp, #24]
  406434:	str	xzr, [sp, #72]
  406438:	str	wzr, [sp, #68]
  40643c:	ldr	x2, [sp, #24]
  406440:	mov	w1, #0x0                   	// #0
  406444:	ldr	x0, [sp, #32]
  406448:	bl	401960 <memset@plt>
  40644c:	b	406510 <ferror@plt+0x48e0>
  406450:	ldr	x2, [sp, #24]
  406454:	ldr	x1, [sp, #32]
  406458:	ldr	w0, [sp, #44]
  40645c:	bl	401b20 <read@plt>
  406460:	str	x0, [sp, #56]
  406464:	ldr	x0, [sp, #56]
  406468:	cmp	x0, #0x0
  40646c:	b.gt	4064dc <ferror@plt+0x48ac>
  406470:	ldr	x0, [sp, #56]
  406474:	cmp	x0, #0x0
  406478:	b.ge	4064c0 <ferror@plt+0x4890>  // b.tcont
  40647c:	bl	401ba0 <__errno_location@plt>
  406480:	ldr	w0, [x0]
  406484:	cmp	w0, #0xb
  406488:	b.eq	40649c <ferror@plt+0x486c>  // b.none
  40648c:	bl	401ba0 <__errno_location@plt>
  406490:	ldr	w0, [x0]
  406494:	cmp	w0, #0x4
  406498:	b.ne	4064c0 <ferror@plt+0x4890>  // b.any
  40649c:	ldr	w0, [sp, #68]
  4064a0:	add	w1, w0, #0x1
  4064a4:	str	w1, [sp, #68]
  4064a8:	cmp	w0, #0x4
  4064ac:	b.gt	4064c0 <ferror@plt+0x4890>
  4064b0:	mov	w0, #0xd090                	// #53392
  4064b4:	movk	w0, #0x3, lsl #16
  4064b8:	bl	406344 <ferror@plt+0x4714>
  4064bc:	b	406510 <ferror@plt+0x48e0>
  4064c0:	ldr	x0, [sp, #72]
  4064c4:	cmp	x0, #0x0
  4064c8:	b.eq	4064d4 <ferror@plt+0x48a4>  // b.none
  4064cc:	ldr	x0, [sp, #72]
  4064d0:	b	406520 <ferror@plt+0x48f0>
  4064d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4064d8:	b	406520 <ferror@plt+0x48f0>
  4064dc:	str	wzr, [sp, #68]
  4064e0:	ldr	x0, [sp, #56]
  4064e4:	ldr	x1, [sp, #24]
  4064e8:	sub	x0, x1, x0
  4064ec:	str	x0, [sp, #24]
  4064f0:	ldr	x0, [sp, #56]
  4064f4:	ldr	x1, [sp, #32]
  4064f8:	add	x0, x1, x0
  4064fc:	str	x0, [sp, #32]
  406500:	ldr	x1, [sp, #72]
  406504:	ldr	x0, [sp, #56]
  406508:	add	x0, x1, x0
  40650c:	str	x0, [sp, #72]
  406510:	ldr	x0, [sp, #24]
  406514:	cmp	x0, #0x0
  406518:	b.ne	406450 <ferror@plt+0x4820>  // b.any
  40651c:	ldr	x0, [sp, #72]
  406520:	ldp	x29, x30, [sp], #80
  406524:	ret
  406528:	mov	x12, #0x1030                	// #4144
  40652c:	sub	sp, sp, x12
  406530:	stp	x29, x30, [sp]
  406534:	mov	x29, sp
  406538:	str	w0, [sp, #28]
  40653c:	add	x3, sp, #0x28
  406540:	ldr	w2, [sp, #28]
  406544:	adrp	x0, 407000 <ferror@plt+0x53d0>
  406548:	add	x1, x0, #0x5b0
  40654c:	mov	x0, x3
  406550:	bl	401850 <sprintf@plt>
  406554:	mov	x0, #0x8                   	// #8
  406558:	bl	4018f0 <malloc@plt>
  40655c:	str	x0, [sp, #4136]
  406560:	ldr	x0, [sp, #4136]
  406564:	cmp	x0, #0x0
  406568:	b.eq	406598 <ferror@plt+0x4968>  // b.none
  40656c:	add	x0, sp, #0x28
  406570:	bl	401870 <opendir@plt>
  406574:	mov	x1, x0
  406578:	ldr	x0, [sp, #4136]
  40657c:	str	x1, [x0]
  406580:	ldr	x0, [sp, #4136]
  406584:	ldr	x0, [x0]
  406588:	cmp	x0, #0x0
  40658c:	b.eq	406598 <ferror@plt+0x4968>  // b.none
  406590:	ldr	x0, [sp, #4136]
  406594:	b	4065a4 <ferror@plt+0x4974>
  406598:	ldr	x0, [sp, #4136]
  40659c:	bl	401a70 <free@plt>
  4065a0:	mov	x0, #0x0                   	// #0
  4065a4:	ldp	x29, x30, [sp]
  4065a8:	mov	x12, #0x1030                	// #4144
  4065ac:	add	sp, sp, x12
  4065b0:	ret
  4065b4:	stp	x29, x30, [sp, #-32]!
  4065b8:	mov	x29, sp
  4065bc:	str	x0, [sp, #24]
  4065c0:	ldr	x0, [sp, #24]
  4065c4:	cmp	x0, #0x0
  4065c8:	b.eq	4065e8 <ferror@plt+0x49b8>  // b.none
  4065cc:	ldr	x0, [sp, #24]
  4065d0:	ldr	x0, [x0]
  4065d4:	cmp	x0, #0x0
  4065d8:	b.eq	4065e8 <ferror@plt+0x49b8>  // b.none
  4065dc:	ldr	x0, [sp, #24]
  4065e0:	ldr	x0, [x0]
  4065e4:	bl	4019c0 <closedir@plt>
  4065e8:	ldr	x0, [sp, #24]
  4065ec:	bl	401a70 <free@plt>
  4065f0:	nop
  4065f4:	ldp	x29, x30, [sp], #32
  4065f8:	ret
  4065fc:	stp	x29, x30, [sp, #-48]!
  406600:	mov	x29, sp
  406604:	str	x0, [sp, #24]
  406608:	str	x1, [sp, #16]
  40660c:	ldr	x0, [sp, #24]
  406610:	cmp	x0, #0x0
  406614:	b.eq	406624 <ferror@plt+0x49f4>  // b.none
  406618:	ldr	x0, [sp, #16]
  40661c:	cmp	x0, #0x0
  406620:	b.ne	40662c <ferror@plt+0x49fc>  // b.any
  406624:	mov	w0, #0xffffffea            	// #-22
  406628:	b	406730 <ferror@plt+0x4b00>
  40662c:	ldr	x0, [sp, #16]
  406630:	str	wzr, [x0]
  406634:	bl	401ba0 <__errno_location@plt>
  406638:	str	wzr, [x0]
  40663c:	ldr	x0, [sp, #24]
  406640:	ldr	x0, [x0]
  406644:	bl	4019a0 <readdir@plt>
  406648:	str	x0, [sp, #40]
  40664c:	ldr	x0, [sp, #40]
  406650:	cmp	x0, #0x0
  406654:	b.ne	406678 <ferror@plt+0x4a48>  // b.any
  406658:	bl	401ba0 <__errno_location@plt>
  40665c:	ldr	w0, [x0]
  406660:	cmp	w0, #0x0
  406664:	b.eq	406670 <ferror@plt+0x4a40>  // b.none
  406668:	mov	w0, #0xffffffff            	// #-1
  40666c:	b	406730 <ferror@plt+0x4b00>
  406670:	mov	w0, #0x1                   	// #1
  406674:	b	406730 <ferror@plt+0x4b00>
  406678:	bl	401a50 <__ctype_b_loc@plt>
  40667c:	ldr	x1, [x0]
  406680:	ldr	x0, [sp, #40]
  406684:	ldrsb	w0, [x0, #19]
  406688:	and	w0, w0, #0xff
  40668c:	and	x0, x0, #0xff
  406690:	lsl	x0, x0, #1
  406694:	add	x0, x1, x0
  406698:	ldrh	w0, [x0]
  40669c:	and	w0, w0, #0x800
  4066a0:	cmp	w0, #0x0
  4066a4:	b.eq	406718 <ferror@plt+0x4ae8>  // b.none
  4066a8:	bl	401ba0 <__errno_location@plt>
  4066ac:	str	wzr, [x0]
  4066b0:	ldr	x0, [sp, #40]
  4066b4:	add	x0, x0, #0x13
  4066b8:	add	x1, sp, #0x20
  4066bc:	mov	w2, #0xa                   	// #10
  4066c0:	bl	401a60 <strtol@plt>
  4066c4:	mov	w1, w0
  4066c8:	ldr	x0, [sp, #16]
  4066cc:	str	w1, [x0]
  4066d0:	bl	401ba0 <__errno_location@plt>
  4066d4:	ldr	w0, [x0]
  4066d8:	cmp	w0, #0x0
  4066dc:	b.ne	406710 <ferror@plt+0x4ae0>  // b.any
  4066e0:	ldr	x0, [sp, #40]
  4066e4:	add	x1, x0, #0x13
  4066e8:	ldr	x0, [sp, #32]
  4066ec:	cmp	x1, x0
  4066f0:	b.eq	406710 <ferror@plt+0x4ae0>  // b.none
  4066f4:	ldr	x0, [sp, #32]
  4066f8:	cmp	x0, #0x0
  4066fc:	b.eq	40671c <ferror@plt+0x4aec>  // b.none
  406700:	ldr	x0, [sp, #32]
  406704:	ldrsb	w0, [x0]
  406708:	cmp	w0, #0x0
  40670c:	b.eq	40671c <ferror@plt+0x4aec>  // b.none
  406710:	mov	w0, #0xffffffff            	// #-1
  406714:	b	406730 <ferror@plt+0x4b00>
  406718:	nop
  40671c:	ldr	x0, [sp, #16]
  406720:	ldr	w0, [x0]
  406724:	cmp	w0, #0x0
  406728:	b.eq	40663c <ferror@plt+0x4a0c>  // b.none
  40672c:	mov	w0, #0x0                   	// #0
  406730:	ldp	x29, x30, [sp], #48
  406734:	ret
  406738:	mov	x12, #0x2040                	// #8256
  40673c:	sub	sp, sp, x12
  406740:	stp	x29, x30, [sp]
  406744:	mov	x29, sp
  406748:	str	w0, [sp, #28]
  40674c:	str	x1, [sp, #16]
  406750:	str	xzr, [sp, #8248]
  406754:	str	xzr, [sp, #8232]
  406758:	add	x5, sp, #0x20
  40675c:	ldr	x4, [sp, #16]
  406760:	ldr	w3, [sp, #28]
  406764:	adrp	x0, 407000 <ferror@plt+0x53d0>
  406768:	add	x2, x0, #0x5c0
  40676c:	mov	x1, #0x2000                	// #8192
  406770:	mov	x0, x5
  406774:	bl	4018b0 <snprintf@plt>
  406778:	add	x0, sp, #0x20
  40677c:	mov	w1, #0x0                   	// #0
  406780:	bl	401900 <open@plt>
  406784:	str	w0, [sp, #8228]
  406788:	ldr	w0, [sp, #8228]
  40678c:	cmp	w0, #0x0
  406790:	b.lt	406820 <ferror@plt+0x4bf0>  // b.tstop
  406794:	add	x0, sp, #0x20
  406798:	mov	x2, #0x2000                	// #8192
  40679c:	mov	x1, x0
  4067a0:	ldr	w0, [sp, #8228]
  4067a4:	bl	406420 <ferror@plt+0x47f0>
  4067a8:	str	x0, [sp, #8232]
  4067ac:	ldr	x0, [sp, #8232]
  4067b0:	cmp	x0, #0x0
  4067b4:	b.le	406828 <ferror@plt+0x4bf8>
  4067b8:	str	xzr, [sp, #8240]
  4067bc:	b	4067f0 <ferror@plt+0x4bc0>
  4067c0:	ldr	x0, [sp, #8240]
  4067c4:	add	x1, sp, #0x20
  4067c8:	ldrsb	w0, [x1, x0]
  4067cc:	cmp	w0, #0x0
  4067d0:	b.ne	4067e4 <ferror@plt+0x4bb4>  // b.any
  4067d4:	ldr	x0, [sp, #8240]
  4067d8:	add	x1, sp, #0x20
  4067dc:	mov	w2, #0x20                  	// #32
  4067e0:	strb	w2, [x1, x0]
  4067e4:	ldr	x0, [sp, #8240]
  4067e8:	add	x0, x0, #0x1
  4067ec:	str	x0, [sp, #8240]
  4067f0:	ldr	x0, [sp, #8232]
  4067f4:	ldr	x1, [sp, #8240]
  4067f8:	cmp	x1, x0
  4067fc:	b.cc	4067c0 <ferror@plt+0x4b90>  // b.lo, b.ul, b.last
  406800:	ldr	x0, [sp, #8232]
  406804:	sub	x0, x0, #0x1
  406808:	add	x1, sp, #0x20
  40680c:	strb	wzr, [x1, x0]
  406810:	add	x0, sp, #0x20
  406814:	bl	4019b0 <strdup@plt>
  406818:	str	x0, [sp, #8248]
  40681c:	b	40682c <ferror@plt+0x4bfc>
  406820:	nop
  406824:	b	40682c <ferror@plt+0x4bfc>
  406828:	nop
  40682c:	ldr	w0, [sp, #8228]
  406830:	cmp	w0, #0x0
  406834:	b.lt	406840 <ferror@plt+0x4c10>  // b.tstop
  406838:	ldr	w0, [sp, #8228]
  40683c:	bl	4019d0 <close@plt>
  406840:	ldr	x0, [sp, #8248]
  406844:	ldp	x29, x30, [sp]
  406848:	mov	x12, #0x2040                	// #8256
  40684c:	add	sp, sp, x12
  406850:	ret
  406854:	stp	x29, x30, [sp, #-32]!
  406858:	mov	x29, sp
  40685c:	str	w0, [sp, #28]
  406860:	adrp	x0, 407000 <ferror@plt+0x53d0>
  406864:	add	x1, x0, #0x5d0
  406868:	ldr	w0, [sp, #28]
  40686c:	bl	406738 <ferror@plt+0x4b08>
  406870:	ldp	x29, x30, [sp], #32
  406874:	ret
  406878:	stp	x29, x30, [sp, #-32]!
  40687c:	mov	x29, sp
  406880:	str	w0, [sp, #28]
  406884:	adrp	x0, 407000 <ferror@plt+0x53d0>
  406888:	add	x1, x0, #0x5d8
  40688c:	ldr	w0, [sp, #28]
  406890:	bl	406738 <ferror@plt+0x4b08>
  406894:	ldp	x29, x30, [sp], #32
  406898:	ret
  40689c:	stp	x29, x30, [sp, #-32]!
  4068a0:	mov	x29, sp
  4068a4:	mov	x1, #0x18                  	// #24
  4068a8:	mov	x0, #0x1                   	// #1
  4068ac:	bl	401980 <calloc@plt>
  4068b0:	str	x0, [sp, #24]
  4068b4:	ldr	x0, [sp, #24]
  4068b8:	cmp	x0, #0x0
  4068bc:	b.eq	4068f0 <ferror@plt+0x4cc0>  // b.none
  4068c0:	adrp	x0, 407000 <ferror@plt+0x53d0>
  4068c4:	add	x0, x0, #0x5e0
  4068c8:	bl	401870 <opendir@plt>
  4068cc:	mov	x1, x0
  4068d0:	ldr	x0, [sp, #24]
  4068d4:	str	x1, [x0]
  4068d8:	ldr	x0, [sp, #24]
  4068dc:	ldr	x0, [x0]
  4068e0:	cmp	x0, #0x0
  4068e4:	b.eq	4068f0 <ferror@plt+0x4cc0>  // b.none
  4068e8:	ldr	x0, [sp, #24]
  4068ec:	b	4068fc <ferror@plt+0x4ccc>
  4068f0:	ldr	x0, [sp, #24]
  4068f4:	bl	401a70 <free@plt>
  4068f8:	mov	x0, #0x0                   	// #0
  4068fc:	ldp	x29, x30, [sp], #32
  406900:	ret
  406904:	stp	x29, x30, [sp, #-32]!
  406908:	mov	x29, sp
  40690c:	str	x0, [sp, #24]
  406910:	ldr	x0, [sp, #24]
  406914:	cmp	x0, #0x0
  406918:	b.eq	406938 <ferror@plt+0x4d08>  // b.none
  40691c:	ldr	x0, [sp, #24]
  406920:	ldr	x0, [x0]
  406924:	cmp	x0, #0x0
  406928:	b.eq	406938 <ferror@plt+0x4d08>  // b.none
  40692c:	ldr	x0, [sp, #24]
  406930:	ldr	x0, [x0]
  406934:	bl	4019c0 <closedir@plt>
  406938:	ldr	x0, [sp, #24]
  40693c:	bl	401a70 <free@plt>
  406940:	nop
  406944:	ldp	x29, x30, [sp], #32
  406948:	ret
  40694c:	sub	sp, sp, #0x10
  406950:	str	x0, [sp, #8]
  406954:	str	x1, [sp]
  406958:	ldr	x0, [sp, #8]
  40695c:	ldr	x1, [sp]
  406960:	str	x1, [x0, #8]
  406964:	ldr	x0, [sp]
  406968:	cmp	x0, #0x0
  40696c:	cset	w0, ne  // ne = any
  406970:	and	w2, w0, #0xff
  406974:	ldr	x1, [sp, #8]
  406978:	ldrb	w0, [x1, #20]
  40697c:	bfxil	w0, w2, #0, #1
  406980:	strb	w0, [x1, #20]
  406984:	nop
  406988:	add	sp, sp, #0x10
  40698c:	ret
  406990:	sub	sp, sp, #0x10
  406994:	str	x0, [sp, #8]
  406998:	str	w1, [sp, #4]
  40699c:	ldr	x0, [sp, #8]
  4069a0:	ldr	w1, [sp, #4]
  4069a4:	str	w1, [x0, #16]
  4069a8:	ldr	x0, [sp, #8]
  4069ac:	ldrb	w1, [x0, #20]
  4069b0:	orr	w1, w1, #0x2
  4069b4:	strb	w1, [x0, #20]
  4069b8:	nop
  4069bc:	add	sp, sp, #0x10
  4069c0:	ret
  4069c4:	mov	x12, #0x2140                	// #8512
  4069c8:	sub	sp, sp, x12
  4069cc:	stp	x29, x30, [sp]
  4069d0:	mov	x29, sp
  4069d4:	str	x0, [sp, #24]
  4069d8:	str	x1, [sp, #16]
  4069dc:	ldr	x0, [sp, #24]
  4069e0:	cmp	x0, #0x0
  4069e4:	b.eq	4069f4 <ferror@plt+0x4dc4>  // b.none
  4069e8:	ldr	x0, [sp, #16]
  4069ec:	cmp	x0, #0x0
  4069f0:	b.ne	4069fc <ferror@plt+0x4dcc>  // b.any
  4069f4:	mov	w0, #0xffffffea            	// #-22
  4069f8:	b	406c94 <ferror@plt+0x5064>
  4069fc:	ldr	x0, [sp, #16]
  406a00:	str	wzr, [x0]
  406a04:	bl	401ba0 <__errno_location@plt>
  406a08:	str	wzr, [x0]
  406a0c:	bl	401ba0 <__errno_location@plt>
  406a10:	str	wzr, [x0]
  406a14:	ldr	x0, [sp, #24]
  406a18:	ldr	x0, [x0]
  406a1c:	bl	4019a0 <readdir@plt>
  406a20:	str	x0, [sp, #8504]
  406a24:	ldr	x0, [sp, #8504]
  406a28:	cmp	x0, #0x0
  406a2c:	b.ne	406a50 <ferror@plt+0x4e20>  // b.any
  406a30:	bl	401ba0 <__errno_location@plt>
  406a34:	ldr	w0, [x0]
  406a38:	cmp	w0, #0x0
  406a3c:	b.eq	406a48 <ferror@plt+0x4e18>  // b.none
  406a40:	mov	w0, #0xffffffff            	// #-1
  406a44:	b	406c94 <ferror@plt+0x5064>
  406a48:	mov	w0, #0x1                   	// #1
  406a4c:	b	406c94 <ferror@plt+0x5064>
  406a50:	bl	401a50 <__ctype_b_loc@plt>
  406a54:	ldr	x1, [x0]
  406a58:	ldr	x0, [sp, #8504]
  406a5c:	ldrsb	w0, [x0, #19]
  406a60:	and	w0, w0, #0xff
  406a64:	and	x0, x0, #0xff
  406a68:	lsl	x0, x0, #1
  406a6c:	add	x0, x1, x0
  406a70:	ldrh	w0, [x0]
  406a74:	and	w0, w0, #0x800
  406a78:	cmp	w0, #0x0
  406a7c:	b.eq	406c5c <ferror@plt+0x502c>  // b.none
  406a80:	ldr	x0, [sp, #24]
  406a84:	ldrb	w0, [x0, #20]
  406a88:	and	w0, w0, #0x2
  406a8c:	and	w0, w0, #0xff
  406a90:	cmp	w0, #0x0
  406a94:	b.eq	406ae4 <ferror@plt+0x4eb4>  // b.none
  406a98:	ldr	x0, [sp, #24]
  406a9c:	ldr	x0, [x0]
  406aa0:	bl	401b00 <dirfd@plt>
  406aa4:	mov	w4, w0
  406aa8:	ldr	x0, [sp, #8504]
  406aac:	add	x0, x0, #0x13
  406ab0:	add	x1, sp, #0x128
  406ab4:	mov	w3, #0x0                   	// #0
  406ab8:	mov	x2, x1
  406abc:	mov	x1, x0
  406ac0:	mov	w0, w4
  406ac4:	bl	406d40 <ferror@plt+0x5110>
  406ac8:	cmp	w0, #0x0
  406acc:	b.ne	406c64 <ferror@plt+0x5034>  // b.any
  406ad0:	ldr	x0, [sp, #24]
  406ad4:	ldr	w1, [x0, #16]
  406ad8:	ldr	w0, [sp, #320]
  406adc:	cmp	w1, w0
  406ae0:	b.ne	406c6c <ferror@plt+0x503c>  // b.any
  406ae4:	ldr	x0, [sp, #24]
  406ae8:	ldrb	w0, [x0, #20]
  406aec:	and	w0, w0, #0x1
  406af0:	and	w0, w0, #0xff
  406af4:	cmp	w0, #0x0
  406af8:	b.eq	406bbc <ferror@plt+0x4f8c>  // b.none
  406afc:	ldr	x0, [sp, #8504]
  406b00:	add	x0, x0, #0x13
  406b04:	add	x4, sp, #0x128
  406b08:	mov	x3, x0
  406b0c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  406b10:	add	x2, x0, #0x5e8
  406b14:	mov	x1, #0x2000                	// #8192
  406b18:	mov	x0, x4
  406b1c:	bl	4018b0 <snprintf@plt>
  406b20:	ldr	x0, [sp, #24]
  406b24:	ldr	x0, [x0]
  406b28:	bl	401b00 <dirfd@plt>
  406b2c:	mov	w4, w0
  406b30:	add	x1, sp, #0x128
  406b34:	adrp	x0, 407000 <ferror@plt+0x53d0>
  406b38:	add	x3, x0, #0x5f0
  406b3c:	mov	w2, #0x80000               	// #524288
  406b40:	mov	w0, w4
  406b44:	bl	4063cc <ferror@plt+0x479c>
  406b48:	str	x0, [sp, #8496]
  406b4c:	ldr	x0, [sp, #8496]
  406b50:	cmp	x0, #0x0
  406b54:	b.eq	406c74 <ferror@plt+0x5044>  // b.none
  406b58:	add	x0, sp, #0x128
  406b5c:	ldr	x2, [sp, #8496]
  406b60:	mov	w1, #0x2000                	// #8192
  406b64:	bl	401be0 <fgets@plt>
  406b68:	str	x0, [sp, #8488]
  406b6c:	ldr	x0, [sp, #8496]
  406b70:	bl	4018e0 <fclose@plt>
  406b74:	ldr	x0, [sp, #8488]
  406b78:	cmp	x0, #0x0
  406b7c:	b.eq	406c7c <ferror@plt+0x504c>  // b.none
  406b80:	add	x0, sp, #0x28
  406b84:	add	x3, sp, #0x128
  406b88:	mov	x2, x0
  406b8c:	adrp	x0, 407000 <ferror@plt+0x53d0>
  406b90:	add	x1, x0, #0x5f8
  406b94:	mov	x0, x3
  406b98:	bl	401b40 <__isoc99_sscanf@plt>
  406b9c:	cmp	w0, #0x1
  406ba0:	b.ne	406c84 <ferror@plt+0x5054>  // b.any
  406ba4:	ldr	x0, [sp, #24]
  406ba8:	ldr	x1, [x0, #8]
  406bac:	add	x0, sp, #0x28
  406bb0:	bl	401a30 <strcmp@plt>
  406bb4:	cmp	w0, #0x0
  406bb8:	b.ne	406c8c <ferror@plt+0x505c>  // b.any
  406bbc:	str	xzr, [sp, #8488]
  406bc0:	bl	401ba0 <__errno_location@plt>
  406bc4:	str	wzr, [x0]
  406bc8:	ldr	x0, [sp, #8504]
  406bcc:	add	x0, x0, #0x13
  406bd0:	add	x1, sp, #0x2, lsl #12
  406bd4:	add	x1, x1, #0x128
  406bd8:	mov	w2, #0xa                   	// #10
  406bdc:	bl	401a60 <strtol@plt>
  406be0:	mov	w1, w0
  406be4:	ldr	x0, [sp, #16]
  406be8:	str	w1, [x0]
  406bec:	bl	401ba0 <__errno_location@plt>
  406bf0:	ldr	w0, [x0]
  406bf4:	cmp	w0, #0x0
  406bf8:	b.ne	406c2c <ferror@plt+0x4ffc>  // b.any
  406bfc:	ldr	x0, [sp, #8504]
  406c00:	add	x1, x0, #0x13
  406c04:	ldr	x0, [sp, #8488]
  406c08:	cmp	x1, x0
  406c0c:	b.eq	406c2c <ferror@plt+0x4ffc>  // b.none
  406c10:	ldr	x0, [sp, #8488]
  406c14:	cmp	x0, #0x0
  406c18:	b.eq	406c54 <ferror@plt+0x5024>  // b.none
  406c1c:	ldr	x0, [sp, #8488]
  406c20:	ldrsb	w0, [x0]
  406c24:	cmp	w0, #0x0
  406c28:	b.eq	406c54 <ferror@plt+0x5024>  // b.none
  406c2c:	bl	401ba0 <__errno_location@plt>
  406c30:	ldr	w0, [x0]
  406c34:	cmp	w0, #0x0
  406c38:	b.eq	406c4c <ferror@plt+0x501c>  // b.none
  406c3c:	bl	401ba0 <__errno_location@plt>
  406c40:	ldr	w0, [x0]
  406c44:	neg	w0, w0
  406c48:	b	406c94 <ferror@plt+0x5064>
  406c4c:	mov	w0, #0xffffffff            	// #-1
  406c50:	b	406c94 <ferror@plt+0x5064>
  406c54:	mov	w0, #0x0                   	// #0
  406c58:	b	406c94 <ferror@plt+0x5064>
  406c5c:	nop
  406c60:	b	406a0c <ferror@plt+0x4ddc>
  406c64:	nop
  406c68:	b	406a0c <ferror@plt+0x4ddc>
  406c6c:	nop
  406c70:	b	406a0c <ferror@plt+0x4ddc>
  406c74:	nop
  406c78:	b	406a0c <ferror@plt+0x4ddc>
  406c7c:	nop
  406c80:	b	406a0c <ferror@plt+0x4ddc>
  406c84:	nop
  406c88:	b	406a0c <ferror@plt+0x4ddc>
  406c8c:	nop
  406c90:	b	406a0c <ferror@plt+0x4ddc>
  406c94:	ldp	x29, x30, [sp]
  406c98:	mov	x12, #0x2140                	// #8512
  406c9c:	add	sp, sp, x12
  406ca0:	ret
  406ca4:	nop
  406ca8:	stp	x29, x30, [sp, #-64]!
  406cac:	mov	x29, sp
  406cb0:	stp	x19, x20, [sp, #16]
  406cb4:	adrp	x20, 418000 <ferror@plt+0x163d0>
  406cb8:	add	x20, x20, #0xbd0
  406cbc:	stp	x21, x22, [sp, #32]
  406cc0:	adrp	x21, 418000 <ferror@plt+0x163d0>
  406cc4:	add	x21, x21, #0xbc8
  406cc8:	sub	x20, x20, x21
  406ccc:	mov	w22, w0
  406cd0:	stp	x23, x24, [sp, #48]
  406cd4:	mov	x23, x1
  406cd8:	mov	x24, x2
  406cdc:	bl	401750 <memcpy@plt-0x40>
  406ce0:	cmp	xzr, x20, asr #3
  406ce4:	b.eq	406d10 <ferror@plt+0x50e0>  // b.none
  406ce8:	asr	x20, x20, #3
  406cec:	mov	x19, #0x0                   	// #0
  406cf0:	ldr	x3, [x21, x19, lsl #3]
  406cf4:	mov	x2, x24
  406cf8:	add	x19, x19, #0x1
  406cfc:	mov	x1, x23
  406d00:	mov	w0, w22
  406d04:	blr	x3
  406d08:	cmp	x20, x19
  406d0c:	b.ne	406cf0 <ferror@plt+0x50c0>  // b.any
  406d10:	ldp	x19, x20, [sp, #16]
  406d14:	ldp	x21, x22, [sp, #32]
  406d18:	ldp	x23, x24, [sp, #48]
  406d1c:	ldp	x29, x30, [sp], #64
  406d20:	ret
  406d24:	nop
  406d28:	ret
  406d2c:	nop
  406d30:	adrp	x2, 419000 <ferror@plt+0x173d0>
  406d34:	mov	x1, #0x0                   	// #0
  406d38:	ldr	x2, [x2, #608]
  406d3c:	b	401880 <__cxa_atexit@plt>
  406d40:	mov	x4, x1
  406d44:	mov	x5, x2
  406d48:	mov	w1, w0
  406d4c:	mov	x2, x4
  406d50:	mov	w0, #0x0                   	// #0
  406d54:	mov	w4, w3
  406d58:	mov	x3, x5
  406d5c:	b	401c20 <__fxstatat@plt>

Disassembly of section .fini:

0000000000406d60 <.fini>:
  406d60:	stp	x29, x30, [sp, #-16]!
  406d64:	mov	x29, sp
  406d68:	ldp	x29, x30, [sp], #16
  406d6c:	ret
