<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › chelsio › cxgb3 › t3_cpl.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>t3_cpl.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2004-2008 Chelsio, Inc. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the</span>
<span class="cm"> * OpenIB.org BSD license below:</span>
<span class="cm"> *</span>
<span class="cm"> *     Redistribution and use in source and binary forms, with or</span>
<span class="cm"> *     without modification, are permitted provided that the following</span>
<span class="cm"> *     conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions of source code must retain the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer.</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions in binary form must reproduce the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer in the documentation and/or other materials</span>
<span class="cm"> *        provided with the distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span>
<span class="cm"> * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS</span>
<span class="cm"> * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span>
<span class="cm"> * SOFTWARE.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef T3_CPL_H</span>
<span class="cp">#define T3_CPL_H</span>

<span class="cp">#if !defined(__LITTLE_ENDIAN_BITFIELD) &amp;&amp; !defined(__BIG_ENDIAN_BITFIELD)</span>
<span class="cp"># include &lt;asm/byteorder.h&gt;</span>
<span class="cp">#endif</span>

<span class="k">enum</span> <span class="n">CPL_opcode</span> <span class="p">{</span>
	<span class="n">CPL_PASS_OPEN_REQ</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
	<span class="n">CPL_PASS_ACCEPT_RPL</span> <span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>
	<span class="n">CPL_ACT_OPEN_REQ</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">,</span>
	<span class="n">CPL_SET_TCB</span> <span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>
	<span class="n">CPL_SET_TCB_FIELD</span> <span class="o">=</span> <span class="mh">0x5</span><span class="p">,</span>
	<span class="n">CPL_GET_TCB</span> <span class="o">=</span> <span class="mh">0x6</span><span class="p">,</span>
	<span class="n">CPL_PCMD</span> <span class="o">=</span> <span class="mh">0x7</span><span class="p">,</span>
	<span class="n">CPL_CLOSE_CON_REQ</span> <span class="o">=</span> <span class="mh">0x8</span><span class="p">,</span>
	<span class="n">CPL_CLOSE_LISTSRV_REQ</span> <span class="o">=</span> <span class="mh">0x9</span><span class="p">,</span>
	<span class="n">CPL_ABORT_REQ</span> <span class="o">=</span> <span class="mh">0xA</span><span class="p">,</span>
	<span class="n">CPL_ABORT_RPL</span> <span class="o">=</span> <span class="mh">0xB</span><span class="p">,</span>
	<span class="n">CPL_TX_DATA</span> <span class="o">=</span> <span class="mh">0xC</span><span class="p">,</span>
	<span class="n">CPL_RX_DATA_ACK</span> <span class="o">=</span> <span class="mh">0xD</span><span class="p">,</span>
	<span class="n">CPL_TX_PKT</span> <span class="o">=</span> <span class="mh">0xE</span><span class="p">,</span>
	<span class="n">CPL_RTE_DELETE_REQ</span> <span class="o">=</span> <span class="mh">0xF</span><span class="p">,</span>
	<span class="n">CPL_RTE_WRITE_REQ</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">CPL_RTE_READ_REQ</span> <span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span>
	<span class="n">CPL_L2T_WRITE_REQ</span> <span class="o">=</span> <span class="mh">0x12</span><span class="p">,</span>
	<span class="n">CPL_L2T_READ_REQ</span> <span class="o">=</span> <span class="mh">0x13</span><span class="p">,</span>
	<span class="n">CPL_SMT_WRITE_REQ</span> <span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
	<span class="n">CPL_SMT_READ_REQ</span> <span class="o">=</span> <span class="mh">0x15</span><span class="p">,</span>
	<span class="n">CPL_TX_PKT_LSO</span> <span class="o">=</span> <span class="mh">0x16</span><span class="p">,</span>
	<span class="n">CPL_PCMD_READ</span> <span class="o">=</span> <span class="mh">0x17</span><span class="p">,</span>
	<span class="n">CPL_BARRIER</span> <span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>
	<span class="n">CPL_TID_RELEASE</span> <span class="o">=</span> <span class="mh">0x1A</span><span class="p">,</span>

	<span class="n">CPL_CLOSE_LISTSRV_RPL</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="n">CPL_ERROR</span> <span class="o">=</span> <span class="mh">0x21</span><span class="p">,</span>
	<span class="n">CPL_GET_TCB_RPL</span> <span class="o">=</span> <span class="mh">0x22</span><span class="p">,</span>
	<span class="n">CPL_L2T_WRITE_RPL</span> <span class="o">=</span> <span class="mh">0x23</span><span class="p">,</span>
	<span class="n">CPL_PCMD_READ_RPL</span> <span class="o">=</span> <span class="mh">0x24</span><span class="p">,</span>
	<span class="n">CPL_PCMD_RPL</span> <span class="o">=</span> <span class="mh">0x25</span><span class="p">,</span>
	<span class="n">CPL_PEER_CLOSE</span> <span class="o">=</span> <span class="mh">0x26</span><span class="p">,</span>
	<span class="n">CPL_RTE_DELETE_RPL</span> <span class="o">=</span> <span class="mh">0x27</span><span class="p">,</span>
	<span class="n">CPL_RTE_WRITE_RPL</span> <span class="o">=</span> <span class="mh">0x28</span><span class="p">,</span>
	<span class="n">CPL_RX_DDP_COMPLETE</span> <span class="o">=</span> <span class="mh">0x29</span><span class="p">,</span>
	<span class="n">CPL_RX_PHYS_ADDR</span> <span class="o">=</span> <span class="mh">0x2A</span><span class="p">,</span>
	<span class="n">CPL_RX_PKT</span> <span class="o">=</span> <span class="mh">0x2B</span><span class="p">,</span>
	<span class="n">CPL_RX_URG_NOTIFY</span> <span class="o">=</span> <span class="mh">0x2C</span><span class="p">,</span>
	<span class="n">CPL_SET_TCB_RPL</span> <span class="o">=</span> <span class="mh">0x2D</span><span class="p">,</span>
	<span class="n">CPL_SMT_WRITE_RPL</span> <span class="o">=</span> <span class="mh">0x2E</span><span class="p">,</span>
	<span class="n">CPL_TX_DATA_ACK</span> <span class="o">=</span> <span class="mh">0x2F</span><span class="p">,</span>

	<span class="n">CPL_ABORT_REQ_RSS</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
	<span class="n">CPL_ABORT_RPL_RSS</span> <span class="o">=</span> <span class="mh">0x31</span><span class="p">,</span>
	<span class="n">CPL_CLOSE_CON_RPL</span> <span class="o">=</span> <span class="mh">0x32</span><span class="p">,</span>
	<span class="n">CPL_ISCSI_HDR</span> <span class="o">=</span> <span class="mh">0x33</span><span class="p">,</span>
	<span class="n">CPL_L2T_READ_RPL</span> <span class="o">=</span> <span class="mh">0x34</span><span class="p">,</span>
	<span class="n">CPL_RDMA_CQE</span> <span class="o">=</span> <span class="mh">0x35</span><span class="p">,</span>
	<span class="n">CPL_RDMA_CQE_READ_RSP</span> <span class="o">=</span> <span class="mh">0x36</span><span class="p">,</span>
	<span class="n">CPL_RDMA_CQE_ERR</span> <span class="o">=</span> <span class="mh">0x37</span><span class="p">,</span>
	<span class="n">CPL_RTE_READ_RPL</span> <span class="o">=</span> <span class="mh">0x38</span><span class="p">,</span>
	<span class="n">CPL_RX_DATA</span> <span class="o">=</span> <span class="mh">0x39</span><span class="p">,</span>

	<span class="n">CPL_ACT_OPEN_RPL</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="n">CPL_PASS_OPEN_RPL</span> <span class="o">=</span> <span class="mh">0x41</span><span class="p">,</span>
	<span class="n">CPL_RX_DATA_DDP</span> <span class="o">=</span> <span class="mh">0x42</span><span class="p">,</span>
	<span class="n">CPL_SMT_READ_RPL</span> <span class="o">=</span> <span class="mh">0x43</span><span class="p">,</span>

	<span class="n">CPL_ACT_ESTABLISH</span> <span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
	<span class="n">CPL_PASS_ESTABLISH</span> <span class="o">=</span> <span class="mh">0x51</span><span class="p">,</span>

	<span class="n">CPL_PASS_ACCEPT_REQ</span> <span class="o">=</span> <span class="mh">0x70</span><span class="p">,</span>

	<span class="n">CPL_ASYNC_NOTIF</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>	<span class="cm">/* fake opcode for async notifications */</span>

	<span class="n">CPL_TX_DMA_ACK</span> <span class="o">=</span> <span class="mh">0xA0</span><span class="p">,</span>
	<span class="n">CPL_RDMA_READ_REQ</span> <span class="o">=</span> <span class="mh">0xA1</span><span class="p">,</span>
	<span class="n">CPL_RDMA_TERMINATE</span> <span class="o">=</span> <span class="mh">0xA2</span><span class="p">,</span>
	<span class="n">CPL_TRACE_PKT</span> <span class="o">=</span> <span class="mh">0xA3</span><span class="p">,</span>
	<span class="n">CPL_RDMA_EC_STATUS</span> <span class="o">=</span> <span class="mh">0xA5</span><span class="p">,</span>

	<span class="n">NUM_CPL_CMDS</span>		<span class="cm">/* must be last and previous entries must be sorted */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">CPL_error</span> <span class="p">{</span>
	<span class="n">CPL_ERR_NONE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CPL_ERR_TCAM_PARITY</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">CPL_ERR_TCAM_FULL</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">CPL_ERR_CONN_RESET</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
	<span class="n">CPL_ERR_CONN_EXIST</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span>
	<span class="n">CPL_ERR_ARP_MISS</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span>
	<span class="n">CPL_ERR_BAD_SYN</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
	<span class="n">CPL_ERR_CONN_TIMEDOUT</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
	<span class="n">CPL_ERR_XMIT_TIMEDOUT</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span>
	<span class="n">CPL_ERR_PERSIST_TIMEDOUT</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="n">CPL_ERR_FINWAIT2_TIMEDOUT</span> <span class="o">=</span> <span class="mi">33</span><span class="p">,</span>
	<span class="n">CPL_ERR_KEEPALIVE_TIMEDOUT</span> <span class="o">=</span> <span class="mi">34</span><span class="p">,</span>
	<span class="n">CPL_ERR_RTX_NEG_ADVICE</span> <span class="o">=</span> <span class="mi">35</span><span class="p">,</span>
	<span class="n">CPL_ERR_PERSIST_NEG_ADVICE</span> <span class="o">=</span> <span class="mi">36</span><span class="p">,</span>
	<span class="n">CPL_ERR_ABORT_FAILED</span> <span class="o">=</span> <span class="mi">42</span><span class="p">,</span>
	<span class="n">CPL_ERR_GENERAL</span> <span class="o">=</span> <span class="mi">99</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CPL_CONN_POLICY_AUTO</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CPL_CONN_POLICY_ASK</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">CPL_CONN_POLICY_DENY</span> <span class="o">=</span> <span class="mi">3</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">ULP_MODE_NONE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ULP_MODE_ISCSI</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">ULP_MODE_RDMA</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">ULP_MODE_TCPDDP</span> <span class="o">=</span> <span class="mi">5</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">ULP_CRC_HEADER</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ULP_CRC_DATA</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CPL_PASS_OPEN_ACCEPT</span><span class="p">,</span>
	<span class="n">CPL_PASS_OPEN_REJECT</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CPL_ABORT_SEND_RST</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CPL_ABORT_NO_RST</span><span class="p">,</span>
	<span class="n">CPL_ABORT_POST_CLOSE_REQ</span> <span class="o">=</span> <span class="mi">2</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>				<span class="cm">/* TX_PKT_LSO ethernet types */</span>
	<span class="n">CPL_ETH_II</span><span class="p">,</span>
	<span class="n">CPL_ETH_II_VLAN</span><span class="p">,</span>
	<span class="n">CPL_ETH_802_3</span><span class="p">,</span>
	<span class="n">CPL_ETH_802_3_VLAN</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>				<span class="cm">/* TCP congestion control algorithms */</span>
	<span class="n">CONG_ALG_RENO</span><span class="p">,</span>
	<span class="n">CONG_ALG_TAHOE</span><span class="p">,</span>
	<span class="n">CONG_ALG_NEWRENO</span><span class="p">,</span>
	<span class="n">CONG_ALG_HIGHSPEED</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>			<span class="cm">/* RSS hash type */</span>
	<span class="n">RSS_HASH_NONE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">RSS_HASH_2_TUPLE</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">RSS_HASH_4_TUPLE</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">RSS_HASH_TCPV6</span> <span class="o">=</span> <span class="mi">3</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">opcode_tid</span> <span class="p">{</span>
	<span class="n">__be32</span> <span class="n">opcode_tid</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define S_OPCODE 24</span>
<span class="cp">#define V_OPCODE(x) ((x) &lt;&lt; S_OPCODE)</span>
<span class="cp">#define G_OPCODE(x) (((x) &gt;&gt; S_OPCODE) &amp; 0xFF)</span>
<span class="cp">#define G_TID(x)    ((x) &amp; 0xFFFFFF)</span>

<span class="cp">#define S_QNUM 0</span>
<span class="cp">#define G_QNUM(x) (((x) &gt;&gt; S_QNUM) &amp; 0xFFFF)</span>

<span class="cp">#define S_HASHTYPE 22</span>
<span class="cp">#define M_HASHTYPE 0x3</span>
<span class="cp">#define G_HASHTYPE(x) (((x) &gt;&gt; S_HASHTYPE) &amp; M_HASHTYPE)</span>

<span class="cm">/* tid is assumed to be 24-bits */</span>
<span class="cp">#define MK_OPCODE_TID(opcode, tid) (V_OPCODE(opcode) | (tid))</span>

<span class="cp">#define OPCODE_TID(cmd) ((cmd)-&gt;ot.opcode_tid)</span>

<span class="cm">/* extract the TID from a CPL command */</span>
<span class="cp">#define GET_TID(cmd) (G_TID(ntohl(OPCODE_TID(cmd))))</span>

<span class="k">struct</span> <span class="n">tcp_options</span> <span class="p">{</span>
	<span class="n">__be16</span> <span class="n">mss</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">wsf</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	 <span class="nl">__u8:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">ecn</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">sack</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">tstamp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">__u8</span> <span class="n">tstamp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">sack</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">ecn</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">5</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">rss_header</span> <span class="p">{</span>
	<span class="n">__u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	<span class="n">__u8</span> <span class="n">cpu_idx</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">hash_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">__u8</span> <span class="n">hash_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">cpu_idx</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__be16</span> <span class="n">cq_idx</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rss_hash_val</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#ifndef CHELSIO_FW</span>
<span class="k">struct</span> <span class="n">work_request_hdr</span> <span class="p">{</span>
	<span class="n">__be32</span> <span class="n">wr_hi</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">wr_lo</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* wr_hi fields */</span>
<span class="cp">#define S_WR_SGE_CREDITS    0</span>
<span class="cp">#define M_WR_SGE_CREDITS    0xFF</span>
<span class="cp">#define V_WR_SGE_CREDITS(x) ((x) &lt;&lt; S_WR_SGE_CREDITS)</span>
<span class="cp">#define G_WR_SGE_CREDITS(x) (((x) &gt;&gt; S_WR_SGE_CREDITS) &amp; M_WR_SGE_CREDITS)</span>

<span class="cp">#define S_WR_SGLSFLT    8</span>
<span class="cp">#define M_WR_SGLSFLT    0xFF</span>
<span class="cp">#define V_WR_SGLSFLT(x) ((x) &lt;&lt; S_WR_SGLSFLT)</span>
<span class="cp">#define G_WR_SGLSFLT(x) (((x) &gt;&gt; S_WR_SGLSFLT) &amp; M_WR_SGLSFLT)</span>

<span class="cp">#define S_WR_BCNTLFLT    16</span>
<span class="cp">#define M_WR_BCNTLFLT    0xF</span>
<span class="cp">#define V_WR_BCNTLFLT(x) ((x) &lt;&lt; S_WR_BCNTLFLT)</span>
<span class="cp">#define G_WR_BCNTLFLT(x) (((x) &gt;&gt; S_WR_BCNTLFLT) &amp; M_WR_BCNTLFLT)</span>

<span class="cp">#define S_WR_DATATYPE    20</span>
<span class="cp">#define V_WR_DATATYPE(x) ((x) &lt;&lt; S_WR_DATATYPE)</span>
<span class="cp">#define F_WR_DATATYPE    V_WR_DATATYPE(1U)</span>

<span class="cp">#define S_WR_COMPL    21</span>
<span class="cp">#define V_WR_COMPL(x) ((x) &lt;&lt; S_WR_COMPL)</span>
<span class="cp">#define F_WR_COMPL    V_WR_COMPL(1U)</span>

<span class="cp">#define S_WR_EOP    22</span>
<span class="cp">#define V_WR_EOP(x) ((x) &lt;&lt; S_WR_EOP)</span>
<span class="cp">#define F_WR_EOP    V_WR_EOP(1U)</span>

<span class="cp">#define S_WR_SOP    23</span>
<span class="cp">#define V_WR_SOP(x) ((x) &lt;&lt; S_WR_SOP)</span>
<span class="cp">#define F_WR_SOP    V_WR_SOP(1U)</span>

<span class="cp">#define S_WR_OP    24</span>
<span class="cp">#define M_WR_OP    0xFF</span>
<span class="cp">#define V_WR_OP(x) ((x) &lt;&lt; S_WR_OP)</span>
<span class="cp">#define G_WR_OP(x) (((x) &gt;&gt; S_WR_OP) &amp; M_WR_OP)</span>

<span class="cm">/* wr_lo fields */</span>
<span class="cp">#define S_WR_LEN    0</span>
<span class="cp">#define M_WR_LEN    0xFF</span>
<span class="cp">#define V_WR_LEN(x) ((x) &lt;&lt; S_WR_LEN)</span>
<span class="cp">#define G_WR_LEN(x) (((x) &gt;&gt; S_WR_LEN) &amp; M_WR_LEN)</span>

<span class="cp">#define S_WR_TID    8</span>
<span class="cp">#define M_WR_TID    0xFFFFF</span>
<span class="cp">#define V_WR_TID(x) ((x) &lt;&lt; S_WR_TID)</span>
<span class="cp">#define G_WR_TID(x) (((x) &gt;&gt; S_WR_TID) &amp; M_WR_TID)</span>

<span class="cp">#define S_WR_CR_FLUSH    30</span>
<span class="cp">#define V_WR_CR_FLUSH(x) ((x) &lt;&lt; S_WR_CR_FLUSH)</span>
<span class="cp">#define F_WR_CR_FLUSH    V_WR_CR_FLUSH(1U)</span>

<span class="cp">#define S_WR_GEN    31</span>
<span class="cp">#define V_WR_GEN(x) ((x) &lt;&lt; S_WR_GEN)</span>
<span class="cp">#define F_WR_GEN    V_WR_GEN(1U)</span>

<span class="cp"># define WR_HDR struct work_request_hdr wr</span>
<span class="cp"># define RSS_HDR</span>
<span class="cp">#else</span>
<span class="cp"># define WR_HDR</span>
<span class="cp"># define RSS_HDR struct rss_header rss_hdr;</span>
<span class="cp">#endif</span>

<span class="cm">/* option 0 lower-half fields */</span>
<span class="cp">#define S_CPL_STATUS    0</span>
<span class="cp">#define M_CPL_STATUS    0xFF</span>
<span class="cp">#define V_CPL_STATUS(x) ((x) &lt;&lt; S_CPL_STATUS)</span>
<span class="cp">#define G_CPL_STATUS(x) (((x) &gt;&gt; S_CPL_STATUS) &amp; M_CPL_STATUS)</span>

<span class="cp">#define S_INJECT_TIMER    6</span>
<span class="cp">#define V_INJECT_TIMER(x) ((x) &lt;&lt; S_INJECT_TIMER)</span>
<span class="cp">#define F_INJECT_TIMER    V_INJECT_TIMER(1U)</span>

<span class="cp">#define S_NO_OFFLOAD    7</span>
<span class="cp">#define V_NO_OFFLOAD(x) ((x) &lt;&lt; S_NO_OFFLOAD)</span>
<span class="cp">#define F_NO_OFFLOAD    V_NO_OFFLOAD(1U)</span>

<span class="cp">#define S_ULP_MODE    8</span>
<span class="cp">#define M_ULP_MODE    0xF</span>
<span class="cp">#define V_ULP_MODE(x) ((x) &lt;&lt; S_ULP_MODE)</span>
<span class="cp">#define G_ULP_MODE(x) (((x) &gt;&gt; S_ULP_MODE) &amp; M_ULP_MODE)</span>

<span class="cp">#define S_RCV_BUFSIZ    12</span>
<span class="cp">#define M_RCV_BUFSIZ    0x3FFF</span>
<span class="cp">#define V_RCV_BUFSIZ(x) ((x) &lt;&lt; S_RCV_BUFSIZ)</span>
<span class="cp">#define G_RCV_BUFSIZ(x) (((x) &gt;&gt; S_RCV_BUFSIZ) &amp; M_RCV_BUFSIZ)</span>

<span class="cp">#define S_TOS    26</span>
<span class="cp">#define M_TOS    0x3F</span>
<span class="cp">#define V_TOS(x) ((x) &lt;&lt; S_TOS)</span>
<span class="cp">#define G_TOS(x) (((x) &gt;&gt; S_TOS) &amp; M_TOS)</span>

<span class="cm">/* option 0 upper-half fields */</span>
<span class="cp">#define S_DELACK    0</span>
<span class="cp">#define V_DELACK(x) ((x) &lt;&lt; S_DELACK)</span>
<span class="cp">#define F_DELACK    V_DELACK(1U)</span>

<span class="cp">#define S_NO_CONG    1</span>
<span class="cp">#define V_NO_CONG(x) ((x) &lt;&lt; S_NO_CONG)</span>
<span class="cp">#define F_NO_CONG    V_NO_CONG(1U)</span>

<span class="cp">#define S_SRC_MAC_SEL    2</span>
<span class="cp">#define M_SRC_MAC_SEL    0x3</span>
<span class="cp">#define V_SRC_MAC_SEL(x) ((x) &lt;&lt; S_SRC_MAC_SEL)</span>
<span class="cp">#define G_SRC_MAC_SEL(x) (((x) &gt;&gt; S_SRC_MAC_SEL) &amp; M_SRC_MAC_SEL)</span>

<span class="cp">#define S_L2T_IDX    4</span>
<span class="cp">#define M_L2T_IDX    0x7FF</span>
<span class="cp">#define V_L2T_IDX(x) ((x) &lt;&lt; S_L2T_IDX)</span>
<span class="cp">#define G_L2T_IDX(x) (((x) &gt;&gt; S_L2T_IDX) &amp; M_L2T_IDX)</span>

<span class="cp">#define S_TX_CHANNEL    15</span>
<span class="cp">#define V_TX_CHANNEL(x) ((x) &lt;&lt; S_TX_CHANNEL)</span>
<span class="cp">#define F_TX_CHANNEL    V_TX_CHANNEL(1U)</span>

<span class="cp">#define S_TCAM_BYPASS    16</span>
<span class="cp">#define V_TCAM_BYPASS(x) ((x) &lt;&lt; S_TCAM_BYPASS)</span>
<span class="cp">#define F_TCAM_BYPASS    V_TCAM_BYPASS(1U)</span>

<span class="cp">#define S_NAGLE    17</span>
<span class="cp">#define V_NAGLE(x) ((x) &lt;&lt; S_NAGLE)</span>
<span class="cp">#define F_NAGLE    V_NAGLE(1U)</span>

<span class="cp">#define S_WND_SCALE    18</span>
<span class="cp">#define M_WND_SCALE    0xF</span>
<span class="cp">#define V_WND_SCALE(x) ((x) &lt;&lt; S_WND_SCALE)</span>
<span class="cp">#define G_WND_SCALE(x) (((x) &gt;&gt; S_WND_SCALE) &amp; M_WND_SCALE)</span>

<span class="cp">#define S_KEEP_ALIVE    22</span>
<span class="cp">#define V_KEEP_ALIVE(x) ((x) &lt;&lt; S_KEEP_ALIVE)</span>
<span class="cp">#define F_KEEP_ALIVE    V_KEEP_ALIVE(1U)</span>

<span class="cp">#define S_MAX_RETRANS    23</span>
<span class="cp">#define M_MAX_RETRANS    0xF</span>
<span class="cp">#define V_MAX_RETRANS(x) ((x) &lt;&lt; S_MAX_RETRANS)</span>
<span class="cp">#define G_MAX_RETRANS(x) (((x) &gt;&gt; S_MAX_RETRANS) &amp; M_MAX_RETRANS)</span>

<span class="cp">#define S_MAX_RETRANS_OVERRIDE    27</span>
<span class="cp">#define V_MAX_RETRANS_OVERRIDE(x) ((x) &lt;&lt; S_MAX_RETRANS_OVERRIDE)</span>
<span class="cp">#define F_MAX_RETRANS_OVERRIDE    V_MAX_RETRANS_OVERRIDE(1U)</span>

<span class="cp">#define S_MSS_IDX    28</span>
<span class="cp">#define M_MSS_IDX    0xF</span>
<span class="cp">#define V_MSS_IDX(x) ((x) &lt;&lt; S_MSS_IDX)</span>
<span class="cp">#define G_MSS_IDX(x) (((x) &gt;&gt; S_MSS_IDX) &amp; M_MSS_IDX)</span>

<span class="cm">/* option 1 fields */</span>
<span class="cp">#define S_RSS_ENABLE    0</span>
<span class="cp">#define V_RSS_ENABLE(x) ((x) &lt;&lt; S_RSS_ENABLE)</span>
<span class="cp">#define F_RSS_ENABLE    V_RSS_ENABLE(1U)</span>

<span class="cp">#define S_RSS_MASK_LEN    1</span>
<span class="cp">#define M_RSS_MASK_LEN    0x7</span>
<span class="cp">#define V_RSS_MASK_LEN(x) ((x) &lt;&lt; S_RSS_MASK_LEN)</span>
<span class="cp">#define G_RSS_MASK_LEN(x) (((x) &gt;&gt; S_RSS_MASK_LEN) &amp; M_RSS_MASK_LEN)</span>

<span class="cp">#define S_CPU_IDX    4</span>
<span class="cp">#define M_CPU_IDX    0x3F</span>
<span class="cp">#define V_CPU_IDX(x) ((x) &lt;&lt; S_CPU_IDX)</span>
<span class="cp">#define G_CPU_IDX(x) (((x) &gt;&gt; S_CPU_IDX) &amp; M_CPU_IDX)</span>

<span class="cp">#define S_MAC_MATCH_VALID    18</span>
<span class="cp">#define V_MAC_MATCH_VALID(x) ((x) &lt;&lt; S_MAC_MATCH_VALID)</span>
<span class="cp">#define F_MAC_MATCH_VALID    V_MAC_MATCH_VALID(1U)</span>

<span class="cp">#define S_CONN_POLICY    19</span>
<span class="cp">#define M_CONN_POLICY    0x3</span>
<span class="cp">#define V_CONN_POLICY(x) ((x) &lt;&lt; S_CONN_POLICY)</span>
<span class="cp">#define G_CONN_POLICY(x) (((x) &gt;&gt; S_CONN_POLICY) &amp; M_CONN_POLICY)</span>

<span class="cp">#define S_SYN_DEFENSE    21</span>
<span class="cp">#define V_SYN_DEFENSE(x) ((x) &lt;&lt; S_SYN_DEFENSE)</span>
<span class="cp">#define F_SYN_DEFENSE    V_SYN_DEFENSE(1U)</span>

<span class="cp">#define S_VLAN_PRI    22</span>
<span class="cp">#define M_VLAN_PRI    0x3</span>
<span class="cp">#define V_VLAN_PRI(x) ((x) &lt;&lt; S_VLAN_PRI)</span>
<span class="cp">#define G_VLAN_PRI(x) (((x) &gt;&gt; S_VLAN_PRI) &amp; M_VLAN_PRI)</span>

<span class="cp">#define S_VLAN_PRI_VALID    24</span>
<span class="cp">#define V_VLAN_PRI_VALID(x) ((x) &lt;&lt; S_VLAN_PRI_VALID)</span>
<span class="cp">#define F_VLAN_PRI_VALID    V_VLAN_PRI_VALID(1U)</span>

<span class="cp">#define S_PKT_TYPE    25</span>
<span class="cp">#define M_PKT_TYPE    0x3</span>
<span class="cp">#define V_PKT_TYPE(x) ((x) &lt;&lt; S_PKT_TYPE)</span>
<span class="cp">#define G_PKT_TYPE(x) (((x) &gt;&gt; S_PKT_TYPE) &amp; M_PKT_TYPE)</span>

<span class="cp">#define S_MAC_MATCH    27</span>
<span class="cp">#define M_MAC_MATCH    0x1F</span>
<span class="cp">#define V_MAC_MATCH(x) ((x) &lt;&lt; S_MAC_MATCH)</span>
<span class="cp">#define G_MAC_MATCH(x) (((x) &gt;&gt; S_MAC_MATCH) &amp; M_MAC_MATCH)</span>

<span class="cm">/* option 2 fields */</span>
<span class="cp">#define S_CPU_INDEX    0</span>
<span class="cp">#define M_CPU_INDEX    0x7F</span>
<span class="cp">#define V_CPU_INDEX(x) ((x) &lt;&lt; S_CPU_INDEX)</span>
<span class="cp">#define G_CPU_INDEX(x) (((x) &gt;&gt; S_CPU_INDEX) &amp; M_CPU_INDEX)</span>

<span class="cp">#define S_CPU_INDEX_VALID    7</span>
<span class="cp">#define V_CPU_INDEX_VALID(x) ((x) &lt;&lt; S_CPU_INDEX_VALID)</span>
<span class="cp">#define F_CPU_INDEX_VALID    V_CPU_INDEX_VALID(1U)</span>

<span class="cp">#define S_RX_COALESCE    8</span>
<span class="cp">#define M_RX_COALESCE    0x3</span>
<span class="cp">#define V_RX_COALESCE(x) ((x) &lt;&lt; S_RX_COALESCE)</span>
<span class="cp">#define G_RX_COALESCE(x) (((x) &gt;&gt; S_RX_COALESCE) &amp; M_RX_COALESCE)</span>

<span class="cp">#define S_RX_COALESCE_VALID    10</span>
<span class="cp">#define V_RX_COALESCE_VALID(x) ((x) &lt;&lt; S_RX_COALESCE_VALID)</span>
<span class="cp">#define F_RX_COALESCE_VALID    V_RX_COALESCE_VALID(1U)</span>

<span class="cp">#define S_CONG_CONTROL_FLAVOR    11</span>
<span class="cp">#define M_CONG_CONTROL_FLAVOR    0x3</span>
<span class="cp">#define V_CONG_CONTROL_FLAVOR(x) ((x) &lt;&lt; S_CONG_CONTROL_FLAVOR)</span>
<span class="cp">#define G_CONG_CONTROL_FLAVOR(x) (((x) &gt;&gt; S_CONG_CONTROL_FLAVOR) &amp; M_CONG_CONTROL_FLAVOR)</span>

<span class="cp">#define S_PACING_FLAVOR    13</span>
<span class="cp">#define M_PACING_FLAVOR    0x3</span>
<span class="cp">#define V_PACING_FLAVOR(x) ((x) &lt;&lt; S_PACING_FLAVOR)</span>
<span class="cp">#define G_PACING_FLAVOR(x) (((x) &gt;&gt; S_PACING_FLAVOR) &amp; M_PACING_FLAVOR)</span>

<span class="cp">#define S_FLAVORS_VALID    15</span>
<span class="cp">#define V_FLAVORS_VALID(x) ((x) &lt;&lt; S_FLAVORS_VALID)</span>
<span class="cp">#define F_FLAVORS_VALID    V_FLAVORS_VALID(1U)</span>

<span class="cp">#define S_RX_FC_DISABLE    16</span>
<span class="cp">#define V_RX_FC_DISABLE(x) ((x) &lt;&lt; S_RX_FC_DISABLE)</span>
<span class="cp">#define F_RX_FC_DISABLE    V_RX_FC_DISABLE(1U)</span>

<span class="cp">#define S_RX_FC_VALID    17</span>
<span class="cp">#define V_RX_FC_VALID(x) ((x) &lt;&lt; S_RX_FC_VALID)</span>
<span class="cp">#define F_RX_FC_VALID    V_RX_FC_VALID(1U)</span>

<span class="k">struct</span> <span class="n">cpl_pass_open_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">local_port</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">peer_port</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">local_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">peer_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">opt0h</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">opt0l</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">peer_netmask</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">opt1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_pass_open_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">local_port</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">peer_port</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">local_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">peer_ip</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">resvd</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_pass_establish</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">local_port</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">peer_port</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">local_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">peer_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">tos_tid</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">l2t_idx</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">tcp_opt</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">snd_isn</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rcv_isn</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* cpl_pass_establish.tos_tid fields */</span>
<span class="cp">#define S_PASS_OPEN_TID    0</span>
<span class="cp">#define M_PASS_OPEN_TID    0xFFFFFF</span>
<span class="cp">#define V_PASS_OPEN_TID(x) ((x) &lt;&lt; S_PASS_OPEN_TID)</span>
<span class="cp">#define G_PASS_OPEN_TID(x) (((x) &gt;&gt; S_PASS_OPEN_TID) &amp; M_PASS_OPEN_TID)</span>

<span class="cp">#define S_PASS_OPEN_TOS    24</span>
<span class="cp">#define M_PASS_OPEN_TOS    0xFF</span>
<span class="cp">#define V_PASS_OPEN_TOS(x) ((x) &lt;&lt; S_PASS_OPEN_TOS)</span>
<span class="cp">#define G_PASS_OPEN_TOS(x) (((x) &gt;&gt; S_PASS_OPEN_TOS) &amp; M_PASS_OPEN_TOS)</span>

<span class="cm">/* cpl_pass_establish.l2t_idx fields */</span>
<span class="cp">#define S_L2T_IDX16    5</span>
<span class="cp">#define M_L2T_IDX16    0x7FF</span>
<span class="cp">#define V_L2T_IDX16(x) ((x) &lt;&lt; S_L2T_IDX16)</span>
<span class="cp">#define G_L2T_IDX16(x) (((x) &gt;&gt; S_L2T_IDX16) &amp; M_L2T_IDX16)</span>

<span class="cm">/* cpl_pass_establish.tcp_opt fields (also applies act_open_establish) */</span>
<span class="cp">#define G_TCPOPT_WSCALE_OK(x)  (((x) &gt;&gt; 5) &amp; 1)</span>
<span class="cp">#define G_TCPOPT_SACK(x)       (((x) &gt;&gt; 6) &amp; 1)</span>
<span class="cp">#define G_TCPOPT_TSTAMP(x)     (((x) &gt;&gt; 7) &amp; 1)</span>
<span class="cp">#define G_TCPOPT_SND_WSCALE(x) (((x) &gt;&gt; 8) &amp; 0xf)</span>
<span class="cp">#define G_TCPOPT_MSS(x)        (((x) &gt;&gt; 12) &amp; 0xf)</span>

<span class="k">struct</span> <span class="n">cpl_pass_accept_req</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">local_port</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">peer_port</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">local_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">peer_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">tos_tid</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tcp_options</span> <span class="n">tcp_options</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">dst_mac</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">__be16</span> <span class="n">vlan_tag</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">src_mac</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	 <span class="nl">__u8:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">addr_idx</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">port_idx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">exact_match</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">__u8</span> <span class="n">exact_match</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">port_idx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">addr_idx</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">3</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rcv_isn</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rsvd2</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_pass_accept_rpl</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">opt2</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">peer_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">opt0h</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">opt0l_status</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_act_open_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">local_port</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">peer_port</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">local_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">peer_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">opt0h</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">opt0l</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">params</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">opt2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* cpl_act_open_req.params fields */</span>
<span class="cp">#define S_AOPEN_VLAN_PRI    9</span>
<span class="cp">#define M_AOPEN_VLAN_PRI    0x3</span>
<span class="cp">#define V_AOPEN_VLAN_PRI(x) ((x) &lt;&lt; S_AOPEN_VLAN_PRI)</span>
<span class="cp">#define G_AOPEN_VLAN_PRI(x) (((x) &gt;&gt; S_AOPEN_VLAN_PRI) &amp; M_AOPEN_VLAN_PRI)</span>

<span class="cp">#define S_AOPEN_VLAN_PRI_VALID    11</span>
<span class="cp">#define V_AOPEN_VLAN_PRI_VALID(x) ((x) &lt;&lt; S_AOPEN_VLAN_PRI_VALID)</span>
<span class="cp">#define F_AOPEN_VLAN_PRI_VALID    V_AOPEN_VLAN_PRI_VALID(1U)</span>

<span class="cp">#define S_AOPEN_PKT_TYPE    12</span>
<span class="cp">#define M_AOPEN_PKT_TYPE    0x3</span>
<span class="cp">#define V_AOPEN_PKT_TYPE(x) ((x) &lt;&lt; S_AOPEN_PKT_TYPE)</span>
<span class="cp">#define G_AOPEN_PKT_TYPE(x) (((x) &gt;&gt; S_AOPEN_PKT_TYPE) &amp; M_AOPEN_PKT_TYPE)</span>

<span class="cp">#define S_AOPEN_MAC_MATCH    14</span>
<span class="cp">#define M_AOPEN_MAC_MATCH    0x1F</span>
<span class="cp">#define V_AOPEN_MAC_MATCH(x) ((x) &lt;&lt; S_AOPEN_MAC_MATCH)</span>
<span class="cp">#define G_AOPEN_MAC_MATCH(x) (((x) &gt;&gt; S_AOPEN_MAC_MATCH) &amp; M_AOPEN_MAC_MATCH)</span>

<span class="cp">#define S_AOPEN_MAC_MATCH_VALID    19</span>
<span class="cp">#define V_AOPEN_MAC_MATCH_VALID(x) ((x) &lt;&lt; S_AOPEN_MAC_MATCH_VALID)</span>
<span class="cp">#define F_AOPEN_MAC_MATCH_VALID    V_AOPEN_MAC_MATCH_VALID(1U)</span>

<span class="cp">#define S_AOPEN_IFF_VLAN    20</span>
<span class="cp">#define M_AOPEN_IFF_VLAN    0xFFF</span>
<span class="cp">#define V_AOPEN_IFF_VLAN(x) ((x) &lt;&lt; S_AOPEN_IFF_VLAN)</span>
<span class="cp">#define G_AOPEN_IFF_VLAN(x) (((x) &gt;&gt; S_AOPEN_IFF_VLAN) &amp; M_AOPEN_IFF_VLAN)</span>

<span class="k">struct</span> <span class="n">cpl_act_open_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">local_port</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">peer_port</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">local_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">peer_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">atid</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_act_establish</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">local_port</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">peer_port</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">local_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">peer_ip</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">tos_tid</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">l2t_idx</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">tcp_opt</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">snd_isn</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rcv_isn</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_get_tcb</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">cpuno</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">rsvd</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_get_tcb_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_set_tcb</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">reply</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">cpu_idx</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">len</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* cpl_set_tcb.reply fields */</span>
<span class="cp">#define S_NO_REPLY    7</span>
<span class="cp">#define V_NO_REPLY(x) ((x) &lt;&lt; S_NO_REPLY)</span>
<span class="cp">#define F_NO_REPLY    V_NO_REPLY(1U)</span>

<span class="k">struct</span> <span class="n">cpl_set_tcb_field</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">reply</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">cpu_idx</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">word</span><span class="p">;</span>
	<span class="n">__be64</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">__be64</span> <span class="n">val</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_set_tcb_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_pcmd</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	<span class="n">__u8</span> <span class="n">src</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">bundle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">channel</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">5</span><span class="p">;</span>
<span class="cp">#else</span>
	 <span class="nl">__u8:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">channel</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">bundle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">src</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__be32</span> <span class="n">pcmd_parm</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_pcmd_reply</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_close_con_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rsvd</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_close_con_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">snd_nxt</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rcv_nxt</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_close_listserv_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd0</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">cpu_idx</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">rsvd1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_close_listserv_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_abort_req_rss</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rsvd0</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd2</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_abort_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rsvd0</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd2</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_abort_rpl_rss</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rsvd0</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd2</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_abort_rpl</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rsvd0</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd2</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_peer_close</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rcv_nxt</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tx_data_wr</span> <span class="p">{</span>
	<span class="n">__be32</span> <span class="n">wr_hi</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">wr_lo</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">sndseq</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">param</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* tx_data_wr.flags fields */</span>
<span class="cp">#define S_TX_ACK_PAGES	21</span>
<span class="cp">#define M_TX_ACK_PAGES	0x7</span>
<span class="cp">#define V_TX_ACK_PAGES(x) ((x) &lt;&lt; S_TX_ACK_PAGES)</span>
<span class="cp">#define G_TX_ACK_PAGES(x) (((x) &gt;&gt; S_TX_ACK_PAGES) &amp; M_TX_ACK_PAGES)</span>

<span class="cm">/* tx_data_wr.param fields */</span>
<span class="cp">#define S_TX_PORT    0</span>
<span class="cp">#define M_TX_PORT    0x7</span>
<span class="cp">#define V_TX_PORT(x) ((x) &lt;&lt; S_TX_PORT)</span>
<span class="cp">#define G_TX_PORT(x) (((x) &gt;&gt; S_TX_PORT) &amp; M_TX_PORT)</span>

<span class="cp">#define S_TX_MSS    4</span>
<span class="cp">#define M_TX_MSS    0xF</span>
<span class="cp">#define V_TX_MSS(x) ((x) &lt;&lt; S_TX_MSS)</span>
<span class="cp">#define G_TX_MSS(x) (((x) &gt;&gt; S_TX_MSS) &amp; M_TX_MSS)</span>

<span class="cp">#define S_TX_QOS    8</span>
<span class="cp">#define M_TX_QOS    0xFF</span>
<span class="cp">#define V_TX_QOS(x) ((x) &lt;&lt; S_TX_QOS)</span>
<span class="cp">#define G_TX_QOS(x) (((x) &gt;&gt; S_TX_QOS) &amp; M_TX_QOS)</span>

<span class="cp">#define S_TX_SNDBUF 16</span>
<span class="cp">#define M_TX_SNDBUF 0xFFFF</span>
<span class="cp">#define V_TX_SNDBUF(x) ((x) &lt;&lt; S_TX_SNDBUF)</span>
<span class="cp">#define G_TX_SNDBUF(x) (((x) &gt;&gt; S_TX_SNDBUF) &amp; M_TX_SNDBUF)</span>

<span class="k">struct</span> <span class="n">cpl_tx_data</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">urg</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">flags</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* cpl_tx_data.flags fields */</span>
<span class="cp">#define S_TX_ULP_SUBMODE    6</span>
<span class="cp">#define M_TX_ULP_SUBMODE    0xF</span>
<span class="cp">#define V_TX_ULP_SUBMODE(x) ((x) &lt;&lt; S_TX_ULP_SUBMODE)</span>
<span class="cp">#define G_TX_ULP_SUBMODE(x) (((x) &gt;&gt; S_TX_ULP_SUBMODE) &amp; M_TX_ULP_SUBMODE)</span>

<span class="cp">#define S_TX_ULP_MODE    10</span>
<span class="cp">#define M_TX_ULP_MODE    0xF</span>
<span class="cp">#define V_TX_ULP_MODE(x) ((x) &lt;&lt; S_TX_ULP_MODE)</span>
<span class="cp">#define G_TX_ULP_MODE(x) (((x) &gt;&gt; S_TX_ULP_MODE) &amp; M_TX_ULP_MODE)</span>

<span class="cp">#define S_TX_SHOVE    14</span>
<span class="cp">#define V_TX_SHOVE(x) ((x) &lt;&lt; S_TX_SHOVE)</span>
<span class="cp">#define F_TX_SHOVE    V_TX_SHOVE(1U)</span>

<span class="cp">#define S_TX_MORE    15</span>
<span class="cp">#define V_TX_MORE(x) ((x) &lt;&lt; S_TX_MORE)</span>
<span class="cp">#define F_TX_MORE    V_TX_MORE(1U)</span>

<span class="cm">/* additional tx_data_wr.flags fields */</span>
<span class="cp">#define S_TX_CPU_IDX    0</span>
<span class="cp">#define M_TX_CPU_IDX    0x3F</span>
<span class="cp">#define V_TX_CPU_IDX(x) ((x) &lt;&lt; S_TX_CPU_IDX)</span>
<span class="cp">#define G_TX_CPU_IDX(x) (((x) &gt;&gt; S_TX_CPU_IDX) &amp; M_TX_CPU_IDX)</span>

<span class="cp">#define S_TX_URG    16</span>
<span class="cp">#define V_TX_URG(x) ((x) &lt;&lt; S_TX_URG)</span>
<span class="cp">#define F_TX_URG    V_TX_URG(1U)</span>

<span class="cp">#define S_TX_CLOSE    17</span>
<span class="cp">#define V_TX_CLOSE(x) ((x) &lt;&lt; S_TX_CLOSE)</span>
<span class="cp">#define F_TX_CLOSE    V_TX_CLOSE(1U)</span>

<span class="cp">#define S_TX_INIT    18</span>
<span class="cp">#define V_TX_INIT(x) ((x) &lt;&lt; S_TX_INIT)</span>
<span class="cp">#define F_TX_INIT    V_TX_INIT(1U)</span>

<span class="cp">#define S_TX_IMM_ACK    19</span>
<span class="cp">#define V_TX_IMM_ACK(x) ((x) &lt;&lt; S_TX_IMM_ACK)</span>
<span class="cp">#define F_TX_IMM_ACK    V_TX_IMM_ACK(1U)</span>

<span class="cp">#define S_TX_IMM_DMA    20</span>
<span class="cp">#define V_TX_IMM_DMA(x) ((x) &lt;&lt; S_TX_IMM_DMA)</span>
<span class="cp">#define F_TX_IMM_DMA    V_TX_IMM_DMA(1U)</span>

<span class="k">struct</span> <span class="n">cpl_tx_data_ack</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">ack_seq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_wr_ack</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">credits</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">snd_nxt</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">snd_una</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rdma_ec_status</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mngt_pktsched_wr</span> <span class="p">{</span>
	<span class="n">__be32</span> <span class="n">wr_hi</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">wr_lo</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">mngt_opcode</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">__u8</span> <span class="n">sched</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">min</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">max</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">binding</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_iscsi_hdr</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">pdu_len_ddp</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">seq</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">urg</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* cpl_iscsi_hdr.pdu_len_ddp fields */</span>
<span class="cp">#define S_ISCSI_PDU_LEN    0</span>
<span class="cp">#define M_ISCSI_PDU_LEN    0x7FFF</span>
<span class="cp">#define V_ISCSI_PDU_LEN(x) ((x) &lt;&lt; S_ISCSI_PDU_LEN)</span>
<span class="cp">#define G_ISCSI_PDU_LEN(x) (((x) &gt;&gt; S_ISCSI_PDU_LEN) &amp; M_ISCSI_PDU_LEN)</span>

<span class="cp">#define S_ISCSI_DDP    15</span>
<span class="cp">#define V_ISCSI_DDP(x) ((x) &lt;&lt; S_ISCSI_DDP)</span>
<span class="cp">#define F_ISCSI_DDP    V_ISCSI_DDP(1U)</span>

<span class="k">struct</span> <span class="n">cpl_rx_data</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">seq</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">urg</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	<span class="n">__u8</span> <span class="n">dack_mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">psh</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">heartbeat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#else</span>
	 <span class="nl">__u8:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">heartbeat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">psh</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">dack_mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rx_data_ack</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">credit_dack</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* cpl_rx_data_ack.ack_seq fields */</span>
<span class="cp">#define S_RX_CREDITS    0</span>
<span class="cp">#define M_RX_CREDITS    0x7FFFFFF</span>
<span class="cp">#define V_RX_CREDITS(x) ((x) &lt;&lt; S_RX_CREDITS)</span>
<span class="cp">#define G_RX_CREDITS(x) (((x) &gt;&gt; S_RX_CREDITS) &amp; M_RX_CREDITS)</span>

<span class="cp">#define S_RX_MODULATE    27</span>
<span class="cp">#define V_RX_MODULATE(x) ((x) &lt;&lt; S_RX_MODULATE)</span>
<span class="cp">#define F_RX_MODULATE    V_RX_MODULATE(1U)</span>

<span class="cp">#define S_RX_FORCE_ACK    28</span>
<span class="cp">#define V_RX_FORCE_ACK(x) ((x) &lt;&lt; S_RX_FORCE_ACK)</span>
<span class="cp">#define F_RX_FORCE_ACK    V_RX_FORCE_ACK(1U)</span>

<span class="cp">#define S_RX_DACK_MODE    29</span>
<span class="cp">#define M_RX_DACK_MODE    0x3</span>
<span class="cp">#define V_RX_DACK_MODE(x) ((x) &lt;&lt; S_RX_DACK_MODE)</span>
<span class="cp">#define G_RX_DACK_MODE(x) (((x) &gt;&gt; S_RX_DACK_MODE) &amp; M_RX_DACK_MODE)</span>

<span class="cp">#define S_RX_DACK_CHANGE    31</span>
<span class="cp">#define V_RX_DACK_CHANGE(x) ((x) &lt;&lt; S_RX_DACK_CHANGE)</span>
<span class="cp">#define F_RX_DACK_CHANGE    V_RX_DACK_CHANGE(1U)</span>

<span class="k">struct</span> <span class="n">cpl_rx_urg_notify</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">seq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rx_ddp_complete</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">ddp_report</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rx_data_ddp</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">urg</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">seq</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">__be32</span> <span class="n">nxt_seq</span><span class="p">;</span>
		<span class="n">__be32</span> <span class="n">ddp_report</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">__be32</span> <span class="n">ulp_crc</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">ddpvld_status</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* cpl_rx_data_ddp.ddpvld_status fields */</span>
<span class="cp">#define S_DDP_STATUS    0</span>
<span class="cp">#define M_DDP_STATUS    0xFF</span>
<span class="cp">#define V_DDP_STATUS(x) ((x) &lt;&lt; S_DDP_STATUS)</span>
<span class="cp">#define G_DDP_STATUS(x) (((x) &gt;&gt; S_DDP_STATUS) &amp; M_DDP_STATUS)</span>

<span class="cp">#define S_DDP_VALID    15</span>
<span class="cp">#define M_DDP_VALID    0x1FFFF</span>
<span class="cp">#define V_DDP_VALID(x) ((x) &lt;&lt; S_DDP_VALID)</span>
<span class="cp">#define G_DDP_VALID(x) (((x) &gt;&gt; S_DDP_VALID) &amp; M_DDP_VALID)</span>

<span class="cp">#define S_DDP_PPOD_MISMATCH    15</span>
<span class="cp">#define V_DDP_PPOD_MISMATCH(x) ((x) &lt;&lt; S_DDP_PPOD_MISMATCH)</span>
<span class="cp">#define F_DDP_PPOD_MISMATCH    V_DDP_PPOD_MISMATCH(1U)</span>

<span class="cp">#define S_DDP_PDU    16</span>
<span class="cp">#define V_DDP_PDU(x) ((x) &lt;&lt; S_DDP_PDU)</span>
<span class="cp">#define F_DDP_PDU    V_DDP_PDU(1U)</span>

<span class="cp">#define S_DDP_LLIMIT_ERR    17</span>
<span class="cp">#define V_DDP_LLIMIT_ERR(x) ((x) &lt;&lt; S_DDP_LLIMIT_ERR)</span>
<span class="cp">#define F_DDP_LLIMIT_ERR    V_DDP_LLIMIT_ERR(1U)</span>

<span class="cp">#define S_DDP_PPOD_PARITY_ERR    18</span>
<span class="cp">#define V_DDP_PPOD_PARITY_ERR(x) ((x) &lt;&lt; S_DDP_PPOD_PARITY_ERR)</span>
<span class="cp">#define F_DDP_PPOD_PARITY_ERR    V_DDP_PPOD_PARITY_ERR(1U)</span>

<span class="cp">#define S_DDP_PADDING_ERR    19</span>
<span class="cp">#define V_DDP_PADDING_ERR(x) ((x) &lt;&lt; S_DDP_PADDING_ERR)</span>
<span class="cp">#define F_DDP_PADDING_ERR    V_DDP_PADDING_ERR(1U)</span>

<span class="cp">#define S_DDP_HDRCRC_ERR    20</span>
<span class="cp">#define V_DDP_HDRCRC_ERR(x) ((x) &lt;&lt; S_DDP_HDRCRC_ERR)</span>
<span class="cp">#define F_DDP_HDRCRC_ERR    V_DDP_HDRCRC_ERR(1U)</span>

<span class="cp">#define S_DDP_DATACRC_ERR    21</span>
<span class="cp">#define V_DDP_DATACRC_ERR(x) ((x) &lt;&lt; S_DDP_DATACRC_ERR)</span>
<span class="cp">#define F_DDP_DATACRC_ERR    V_DDP_DATACRC_ERR(1U)</span>

<span class="cp">#define S_DDP_INVALID_TAG    22</span>
<span class="cp">#define V_DDP_INVALID_TAG(x) ((x) &lt;&lt; S_DDP_INVALID_TAG)</span>
<span class="cp">#define F_DDP_INVALID_TAG    V_DDP_INVALID_TAG(1U)</span>

<span class="cp">#define S_DDP_ULIMIT_ERR    23</span>
<span class="cp">#define V_DDP_ULIMIT_ERR(x) ((x) &lt;&lt; S_DDP_ULIMIT_ERR)</span>
<span class="cp">#define F_DDP_ULIMIT_ERR    V_DDP_ULIMIT_ERR(1U)</span>

<span class="cp">#define S_DDP_OFFSET_ERR    24</span>
<span class="cp">#define V_DDP_OFFSET_ERR(x) ((x) &lt;&lt; S_DDP_OFFSET_ERR)</span>
<span class="cp">#define F_DDP_OFFSET_ERR    V_DDP_OFFSET_ERR(1U)</span>

<span class="cp">#define S_DDP_COLOR_ERR    25</span>
<span class="cp">#define V_DDP_COLOR_ERR(x) ((x) &lt;&lt; S_DDP_COLOR_ERR)</span>
<span class="cp">#define F_DDP_COLOR_ERR    V_DDP_COLOR_ERR(1U)</span>

<span class="cp">#define S_DDP_TID_MISMATCH    26</span>
<span class="cp">#define V_DDP_TID_MISMATCH(x) ((x) &lt;&lt; S_DDP_TID_MISMATCH)</span>
<span class="cp">#define F_DDP_TID_MISMATCH    V_DDP_TID_MISMATCH(1U)</span>

<span class="cp">#define S_DDP_INVALID_PPOD    27</span>
<span class="cp">#define V_DDP_INVALID_PPOD(x) ((x) &lt;&lt; S_DDP_INVALID_PPOD)</span>
<span class="cp">#define F_DDP_INVALID_PPOD    V_DDP_INVALID_PPOD(1U)</span>

<span class="cp">#define S_DDP_ULP_MODE    28</span>
<span class="cp">#define M_DDP_ULP_MODE    0xF</span>
<span class="cp">#define V_DDP_ULP_MODE(x) ((x) &lt;&lt; S_DDP_ULP_MODE)</span>
<span class="cp">#define G_DDP_ULP_MODE(x) (((x) &gt;&gt; S_DDP_ULP_MODE) &amp; M_DDP_ULP_MODE)</span>

<span class="cm">/* cpl_rx_data_ddp.ddp_report fields */</span>
<span class="cp">#define S_DDP_OFFSET    0</span>
<span class="cp">#define M_DDP_OFFSET    0x3FFFFF</span>
<span class="cp">#define V_DDP_OFFSET(x) ((x) &lt;&lt; S_DDP_OFFSET)</span>
<span class="cp">#define G_DDP_OFFSET(x) (((x) &gt;&gt; S_DDP_OFFSET) &amp; M_DDP_OFFSET)</span>

<span class="cp">#define S_DDP_URG    24</span>
<span class="cp">#define V_DDP_URG(x) ((x) &lt;&lt; S_DDP_URG)</span>
<span class="cp">#define F_DDP_URG    V_DDP_URG(1U)</span>

<span class="cp">#define S_DDP_PSH    25</span>
<span class="cp">#define V_DDP_PSH(x) ((x) &lt;&lt; S_DDP_PSH)</span>
<span class="cp">#define F_DDP_PSH    V_DDP_PSH(1U)</span>

<span class="cp">#define S_DDP_BUF_COMPLETE    26</span>
<span class="cp">#define V_DDP_BUF_COMPLETE(x) ((x) &lt;&lt; S_DDP_BUF_COMPLETE)</span>
<span class="cp">#define F_DDP_BUF_COMPLETE    V_DDP_BUF_COMPLETE(1U)</span>

<span class="cp">#define S_DDP_BUF_TIMED_OUT    27</span>
<span class="cp">#define V_DDP_BUF_TIMED_OUT(x) ((x) &lt;&lt; S_DDP_BUF_TIMED_OUT)</span>
<span class="cp">#define F_DDP_BUF_TIMED_OUT    V_DDP_BUF_TIMED_OUT(1U)</span>

<span class="cp">#define S_DDP_BUF_IDX    28</span>
<span class="cp">#define V_DDP_BUF_IDX(x) ((x) &lt;&lt; S_DDP_BUF_IDX)</span>
<span class="cp">#define F_DDP_BUF_IDX    V_DDP_BUF_IDX(1U)</span>

<span class="k">struct</span> <span class="n">cpl_tx_pkt</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">cntrl</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_tx_pkt_lso</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">cntrl</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">len</span><span class="p">;</span>

	<span class="n">__be32</span> <span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">lso_info</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* cpl_tx_pkt*.cntrl fields */</span>
<span class="cp">#define S_TXPKT_VLAN    0</span>
<span class="cp">#define M_TXPKT_VLAN    0xFFFF</span>
<span class="cp">#define V_TXPKT_VLAN(x) ((x) &lt;&lt; S_TXPKT_VLAN)</span>
<span class="cp">#define G_TXPKT_VLAN(x) (((x) &gt;&gt; S_TXPKT_VLAN) &amp; M_TXPKT_VLAN)</span>

<span class="cp">#define S_TXPKT_INTF    16</span>
<span class="cp">#define M_TXPKT_INTF    0xF</span>
<span class="cp">#define V_TXPKT_INTF(x) ((x) &lt;&lt; S_TXPKT_INTF)</span>
<span class="cp">#define G_TXPKT_INTF(x) (((x) &gt;&gt; S_TXPKT_INTF) &amp; M_TXPKT_INTF)</span>

<span class="cp">#define S_TXPKT_IPCSUM_DIS    20</span>
<span class="cp">#define V_TXPKT_IPCSUM_DIS(x) ((x) &lt;&lt; S_TXPKT_IPCSUM_DIS)</span>
<span class="cp">#define F_TXPKT_IPCSUM_DIS    V_TXPKT_IPCSUM_DIS(1U)</span>

<span class="cp">#define S_TXPKT_L4CSUM_DIS    21</span>
<span class="cp">#define V_TXPKT_L4CSUM_DIS(x) ((x) &lt;&lt; S_TXPKT_L4CSUM_DIS)</span>
<span class="cp">#define F_TXPKT_L4CSUM_DIS    V_TXPKT_L4CSUM_DIS(1U)</span>

<span class="cp">#define S_TXPKT_VLAN_VLD    22</span>
<span class="cp">#define V_TXPKT_VLAN_VLD(x) ((x) &lt;&lt; S_TXPKT_VLAN_VLD)</span>
<span class="cp">#define F_TXPKT_VLAN_VLD    V_TXPKT_VLAN_VLD(1U)</span>

<span class="cp">#define S_TXPKT_LOOPBACK    23</span>
<span class="cp">#define V_TXPKT_LOOPBACK(x) ((x) &lt;&lt; S_TXPKT_LOOPBACK)</span>
<span class="cp">#define F_TXPKT_LOOPBACK    V_TXPKT_LOOPBACK(1U)</span>

<span class="cp">#define S_TXPKT_OPCODE    24</span>
<span class="cp">#define M_TXPKT_OPCODE    0xFF</span>
<span class="cp">#define V_TXPKT_OPCODE(x) ((x) &lt;&lt; S_TXPKT_OPCODE)</span>
<span class="cp">#define G_TXPKT_OPCODE(x) (((x) &gt;&gt; S_TXPKT_OPCODE) &amp; M_TXPKT_OPCODE)</span>

<span class="cm">/* cpl_tx_pkt_lso.lso_info fields */</span>
<span class="cp">#define S_LSO_MSS    0</span>
<span class="cp">#define M_LSO_MSS    0x3FFF</span>
<span class="cp">#define V_LSO_MSS(x) ((x) &lt;&lt; S_LSO_MSS)</span>
<span class="cp">#define G_LSO_MSS(x) (((x) &gt;&gt; S_LSO_MSS) &amp; M_LSO_MSS)</span>

<span class="cp">#define S_LSO_ETH_TYPE    14</span>
<span class="cp">#define M_LSO_ETH_TYPE    0x3</span>
<span class="cp">#define V_LSO_ETH_TYPE(x) ((x) &lt;&lt; S_LSO_ETH_TYPE)</span>
<span class="cp">#define G_LSO_ETH_TYPE(x) (((x) &gt;&gt; S_LSO_ETH_TYPE) &amp; M_LSO_ETH_TYPE)</span>

<span class="cp">#define S_LSO_TCPHDR_WORDS    16</span>
<span class="cp">#define M_LSO_TCPHDR_WORDS    0xF</span>
<span class="cp">#define V_LSO_TCPHDR_WORDS(x) ((x) &lt;&lt; S_LSO_TCPHDR_WORDS)</span>
<span class="cp">#define G_LSO_TCPHDR_WORDS(x) (((x) &gt;&gt; S_LSO_TCPHDR_WORDS) &amp; M_LSO_TCPHDR_WORDS)</span>

<span class="cp">#define S_LSO_IPHDR_WORDS    20</span>
<span class="cp">#define M_LSO_IPHDR_WORDS    0xF</span>
<span class="cp">#define V_LSO_IPHDR_WORDS(x) ((x) &lt;&lt; S_LSO_IPHDR_WORDS)</span>
<span class="cp">#define G_LSO_IPHDR_WORDS(x) (((x) &gt;&gt; S_LSO_IPHDR_WORDS) &amp; M_LSO_IPHDR_WORDS)</span>

<span class="cp">#define S_LSO_IPV6    24</span>
<span class="cp">#define V_LSO_IPV6(x) ((x) &lt;&lt; S_LSO_IPV6)</span>
<span class="cp">#define F_LSO_IPV6    V_LSO_IPV6(1U)</span>

<span class="k">struct</span> <span class="n">cpl_trace_pkt</span> <span class="p">{</span>
<span class="cp">#ifdef CHELSIO_FW</span>
	<span class="n">__u8</span> <span class="n">rss_opcode</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	<span class="n">__u8</span> <span class="n">err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">7</span><span class="p">;</span>
<span class="cp">#else</span>
	 <span class="nl">__u8:</span><span class="mi">7</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">err</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__u8</span> <span class="n">rsvd0</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	<span class="n">__u8</span> <span class="n">qid</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#else</span>
	 <span class="nl">__u8:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">qid</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__be32</span> <span class="n">tstamp</span><span class="p">;</span>
<span class="cp">#endif				</span><span class="cm">/* CHELSIO_FW */</span><span class="cp"></span>

	<span class="n">__u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	<span class="n">__u8</span> <span class="n">iff</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#else</span>
	 <span class="nl">__u8:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">iff</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">__be16</span> <span class="n">len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rx_pkt</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="n">__u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	<span class="n">__u8</span> <span class="n">iff</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">csum_valid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">ipmi_pkt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">vlan_valid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">fragment</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">__u8</span> <span class="n">fragment</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">vlan_valid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">ipmi_pkt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">csum_valid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">iff</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__be16</span> <span class="n">csum</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">vlan</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_l2t_write_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">params</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__u8</span> <span class="n">dst_mac</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* cpl_l2t_write_req.params fields */</span>
<span class="cp">#define S_L2T_W_IDX    0</span>
<span class="cp">#define M_L2T_W_IDX    0x7FF</span>
<span class="cp">#define V_L2T_W_IDX(x) ((x) &lt;&lt; S_L2T_W_IDX)</span>
<span class="cp">#define G_L2T_W_IDX(x) (((x) &gt;&gt; S_L2T_W_IDX) &amp; M_L2T_W_IDX)</span>

<span class="cp">#define S_L2T_W_VLAN    11</span>
<span class="cp">#define M_L2T_W_VLAN    0xFFF</span>
<span class="cp">#define V_L2T_W_VLAN(x) ((x) &lt;&lt; S_L2T_W_VLAN)</span>
<span class="cp">#define G_L2T_W_VLAN(x) (((x) &gt;&gt; S_L2T_W_VLAN) &amp; M_L2T_W_VLAN)</span>

<span class="cp">#define S_L2T_W_IFF    23</span>
<span class="cp">#define M_L2T_W_IFF    0xF</span>
<span class="cp">#define V_L2T_W_IFF(x) ((x) &lt;&lt; S_L2T_W_IFF)</span>
<span class="cp">#define G_L2T_W_IFF(x) (((x) &gt;&gt; S_L2T_W_IFF) &amp; M_L2T_W_IFF)</span>

<span class="cp">#define S_L2T_W_PRIO    27</span>
<span class="cp">#define M_L2T_W_PRIO    0x7</span>
<span class="cp">#define V_L2T_W_PRIO(x) ((x) &lt;&lt; S_L2T_W_PRIO)</span>
<span class="cp">#define G_L2T_W_PRIO(x) (((x) &gt;&gt; S_L2T_W_PRIO) &amp; M_L2T_W_PRIO)</span>

<span class="k">struct</span> <span class="n">cpl_l2t_write_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_l2t_read_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">l2t_idx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_l2t_read_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">params</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__u8</span> <span class="n">dst_mac</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* cpl_l2t_read_rpl.params fields */</span>
<span class="cp">#define S_L2T_R_PRIO    0</span>
<span class="cp">#define M_L2T_R_PRIO    0x7</span>
<span class="cp">#define V_L2T_R_PRIO(x) ((x) &lt;&lt; S_L2T_R_PRIO)</span>
<span class="cp">#define G_L2T_R_PRIO(x) (((x) &gt;&gt; S_L2T_R_PRIO) &amp; M_L2T_R_PRIO)</span>

<span class="cp">#define S_L2T_R_VLAN    8</span>
<span class="cp">#define M_L2T_R_VLAN    0xFFF</span>
<span class="cp">#define V_L2T_R_VLAN(x) ((x) &lt;&lt; S_L2T_R_VLAN)</span>
<span class="cp">#define G_L2T_R_VLAN(x) (((x) &gt;&gt; S_L2T_R_VLAN) &amp; M_L2T_R_VLAN)</span>

<span class="cp">#define S_L2T_R_IFF    20</span>
<span class="cp">#define M_L2T_R_IFF    0xF</span>
<span class="cp">#define V_L2T_R_IFF(x) ((x) &lt;&lt; S_L2T_R_IFF)</span>
<span class="cp">#define G_L2T_R_IFF(x) (((x) &gt;&gt; S_L2T_R_IFF) &amp; M_L2T_R_IFF)</span>

<span class="cp">#define S_L2T_STATUS    24</span>
<span class="cp">#define M_L2T_STATUS    0xFF</span>
<span class="cp">#define V_L2T_STATUS(x) ((x) &lt;&lt; S_L2T_STATUS)</span>
<span class="cp">#define G_L2T_STATUS(x) (((x) &gt;&gt; S_L2T_STATUS) &amp; M_L2T_STATUS)</span>

<span class="k">struct</span> <span class="n">cpl_smt_write_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd0</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	<span class="n">__u8</span> <span class="n">mtu_idx</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">iff</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">__u8</span> <span class="n">iff</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">mtu_idx</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__be16</span> <span class="n">rsvd2</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">rsvd3</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">src_mac1</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">__be16</span> <span class="n">rsvd4</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">src_mac0</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_smt_write_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_smt_read_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd0</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	 <span class="nl">__u8:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">iff</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">__u8</span> <span class="n">iff</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__be16</span> <span class="n">rsvd2</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_smt_read_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	<span class="n">__u8</span> <span class="n">mtu_idx</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#else</span>
	 <span class="nl">__u8:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">mtu_idx</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__be16</span> <span class="n">rsvd2</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">rsvd3</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">src_mac1</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">__be16</span> <span class="n">rsvd4</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">src_mac0</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rte_delete_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">params</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* { cpl_rte_delete_req, cpl_rte_read_req }.params fields */</span>
<span class="cp">#define S_RTE_REQ_LUT_IX    8</span>
<span class="cp">#define M_RTE_REQ_LUT_IX    0x7FF</span>
<span class="cp">#define V_RTE_REQ_LUT_IX(x) ((x) &lt;&lt; S_RTE_REQ_LUT_IX)</span>
<span class="cp">#define G_RTE_REQ_LUT_IX(x) (((x) &gt;&gt; S_RTE_REQ_LUT_IX) &amp; M_RTE_REQ_LUT_IX)</span>

<span class="cp">#define S_RTE_REQ_LUT_BASE    19</span>
<span class="cp">#define M_RTE_REQ_LUT_BASE    0x7FF</span>
<span class="cp">#define V_RTE_REQ_LUT_BASE(x) ((x) &lt;&lt; S_RTE_REQ_LUT_BASE)</span>
<span class="cp">#define G_RTE_REQ_LUT_BASE(x) (((x) &gt;&gt; S_RTE_REQ_LUT_BASE) &amp; M_RTE_REQ_LUT_BASE)</span>

<span class="cp">#define S_RTE_READ_REQ_SELECT    31</span>
<span class="cp">#define V_RTE_READ_REQ_SELECT(x) ((x) &lt;&lt; S_RTE_READ_REQ_SELECT)</span>
<span class="cp">#define F_RTE_READ_REQ_SELECT    V_RTE_READ_REQ_SELECT(1U)</span>

<span class="k">struct</span> <span class="n">cpl_rte_delete_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rte_write_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	 <span class="nl">__u8:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">write_tcam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">write_l2t_lut</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">__u8</span> <span class="n">write_l2t_lut</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">write_tcam</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">6</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__be32</span> <span class="n">lut_params</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">rsvd2</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">l2t_idx</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">netmask</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">faddr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* cpl_rte_write_req.lut_params fields */</span>
<span class="cp">#define S_RTE_WRITE_REQ_LUT_IX    10</span>
<span class="cp">#define M_RTE_WRITE_REQ_LUT_IX    0x7FF</span>
<span class="cp">#define V_RTE_WRITE_REQ_LUT_IX(x) ((x) &lt;&lt; S_RTE_WRITE_REQ_LUT_IX)</span>
<span class="cp">#define G_RTE_WRITE_REQ_LUT_IX(x) (((x) &gt;&gt; S_RTE_WRITE_REQ_LUT_IX) &amp; M_RTE_WRITE_REQ_LUT_IX)</span>

<span class="cp">#define S_RTE_WRITE_REQ_LUT_BASE    21</span>
<span class="cp">#define M_RTE_WRITE_REQ_LUT_BASE    0x7FF</span>
<span class="cp">#define V_RTE_WRITE_REQ_LUT_BASE(x) ((x) &lt;&lt; S_RTE_WRITE_REQ_LUT_BASE)</span>
<span class="cp">#define G_RTE_WRITE_REQ_LUT_BASE(x) (((x) &gt;&gt; S_RTE_WRITE_REQ_LUT_BASE) &amp; M_RTE_WRITE_REQ_LUT_BASE)</span>

<span class="k">struct</span> <span class="n">cpl_rte_write_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rte_read_req</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">params</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rte_read_rpl</span> <span class="p">{</span>
	<span class="n">RSS_HDR</span> <span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd0</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">l2t_idx</span><span class="p">;</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	 <span class="nl">__u8:</span><span class="mi">7</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">select</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">__u8</span> <span class="n">select</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">7</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__u8</span> <span class="n">rsvd2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__be32</span> <span class="n">addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_tid_release</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">opcode_tid</span> <span class="n">ot</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rsvd</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_barrier</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rdma_read_req</span> <span class="p">{</span>
	<span class="n">__u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cpl_rdma_terminate</span> <span class="p">{</span>
<span class="cp">#ifdef CHELSIO_FW</span>
	<span class="n">__u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__LITTLE_ENDIAN_BITFIELD)</span>
	<span class="n">__u8</span> <span class="n">rspq</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	 <span class="nl">__u8:</span><span class="mi">5</span><span class="p">;</span>
<span class="cp">#else</span>
	 <span class="nl">__u8:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">rspq</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__be32</span> <span class="n">tid_len</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">__be32</span> <span class="n">msn</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">mo</span><span class="p">;</span>
	<span class="n">__u8</span> <span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* cpl_rdma_terminate.tid_len fields */</span>
<span class="cp">#define S_FLIT_CNT    0</span>
<span class="cp">#define M_FLIT_CNT    0xFF</span>
<span class="cp">#define V_FLIT_CNT(x) ((x) &lt;&lt; S_FLIT_CNT)</span>
<span class="cp">#define G_FLIT_CNT(x) (((x) &gt;&gt; S_FLIT_CNT) &amp; M_FLIT_CNT)</span>

<span class="cp">#define S_TERM_TID    8</span>
<span class="cp">#define M_TERM_TID    0xFFFFF</span>
<span class="cp">#define V_TERM_TID(x) ((x) &lt;&lt; S_TERM_TID)</span>
<span class="cp">#define G_TERM_TID(x) (((x) &gt;&gt; S_TERM_TID) &amp; M_TERM_TID)</span>

<span class="cm">/* ULP_TX opcodes */</span>
<span class="k">enum</span> <span class="p">{</span> <span class="n">ULP_MEM_READ</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ULP_MEM_WRITE</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="n">ULP_TXPKT</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">};</span>

<span class="cp">#define S_ULPTX_CMD	28</span>
<span class="cp">#define M_ULPTX_CMD	0xF</span>
<span class="cp">#define V_ULPTX_CMD(x)	((x) &lt;&lt; S_ULPTX_CMD)</span>

<span class="cp">#define S_ULPTX_NFLITS	0</span>
<span class="cp">#define M_ULPTX_NFLITS	0xFF</span>
<span class="cp">#define V_ULPTX_NFLITS(x) ((x) &lt;&lt; S_ULPTX_NFLITS)</span>

<span class="k">struct</span> <span class="n">ulp_mem_io</span> <span class="p">{</span>
	<span class="n">WR_HDR</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">cmd_lock_addr</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">len</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* ulp_mem_io.cmd_lock_addr fields */</span>
<span class="cp">#define S_ULP_MEMIO_ADDR	0</span>
<span class="cp">#define M_ULP_MEMIO_ADDR	0x7FFFFFF</span>
<span class="cp">#define V_ULP_MEMIO_ADDR(x)	((x) &lt;&lt; S_ULP_MEMIO_ADDR)</span>
<span class="cp">#define S_ULP_MEMIO_LOCK	27</span>
<span class="cp">#define V_ULP_MEMIO_LOCK(x)	((x) &lt;&lt; S_ULP_MEMIO_LOCK)</span>
<span class="cp">#define F_ULP_MEMIO_LOCK	V_ULP_MEMIO_LOCK(1U)</span>

<span class="cm">/* ulp_mem_io.len fields */</span>
<span class="cp">#define S_ULP_MEMIO_DATA_LEN	28</span>
<span class="cp">#define M_ULP_MEMIO_DATA_LEN	0xF</span>
<span class="cp">#define V_ULP_MEMIO_DATA_LEN(x)	((x) &lt;&lt; S_ULP_MEMIO_DATA_LEN)</span>

<span class="cp">#endif				</span><span class="cm">/* T3_CPL_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
