#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21d6490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21b2160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x21fca40 .functor NOT 1, L_0x21ff730, C4<0>, C4<0>, C4<0>;
L_0x21ff4c0 .functor XOR 5, L_0x21ff380, L_0x21ff420, C4<00000>, C4<00000>;
L_0x21ff620 .functor XOR 5, L_0x21ff4c0, L_0x21ff580, C4<00000>, C4<00000>;
v0x21fbdc0_0 .net *"_ivl_10", 4 0, L_0x21ff580;  1 drivers
v0x21fbec0_0 .net *"_ivl_12", 4 0, L_0x21ff620;  1 drivers
v0x21fbfa0_0 .net *"_ivl_2", 4 0, L_0x21ff2e0;  1 drivers
v0x21fc060_0 .net *"_ivl_4", 4 0, L_0x21ff380;  1 drivers
v0x21fc140_0 .net *"_ivl_6", 4 0, L_0x21ff420;  1 drivers
v0x21fc270_0 .net *"_ivl_8", 4 0, L_0x21ff4c0;  1 drivers
v0x21fc350_0 .var "clk", 0 0;
v0x21fc3f0_0 .var/2u "stats1", 159 0;
v0x21fc4b0_0 .var/2u "strobe", 0 0;
v0x21fc600_0 .net "sum_dut", 4 0, L_0x21ff090;  1 drivers
v0x21fc6c0_0 .net "sum_ref", 4 0, L_0x21fcde0;  1 drivers
v0x21fc760_0 .net "tb_match", 0 0, L_0x21ff730;  1 drivers
v0x21fc800_0 .net "tb_mismatch", 0 0, L_0x21fca40;  1 drivers
v0x21fc8c0_0 .net "x", 3 0, v0x21f80b0_0;  1 drivers
v0x21fc980_0 .net "y", 3 0, v0x21f8170_0;  1 drivers
L_0x21ff2e0 .concat [ 5 0 0 0], L_0x21fcde0;
L_0x21ff380 .concat [ 5 0 0 0], L_0x21fcde0;
L_0x21ff420 .concat [ 5 0 0 0], L_0x21ff090;
L_0x21ff580 .concat [ 5 0 0 0], L_0x21fcde0;
L_0x21ff730 .cmp/eeq 5, L_0x21ff2e0, L_0x21ff620;
S_0x21bbf00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x21b2160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x21bf2d0_0 .net *"_ivl_0", 4 0, L_0x21fcad0;  1 drivers
L_0x7f961df28018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x21bca30_0 .net *"_ivl_3", 0 0, L_0x7f961df28018;  1 drivers
v0x21f78a0_0 .net *"_ivl_4", 4 0, L_0x21fcc60;  1 drivers
L_0x7f961df28060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x21f7960_0 .net *"_ivl_7", 0 0, L_0x7f961df28060;  1 drivers
v0x21f7a40_0 .net "sum", 4 0, L_0x21fcde0;  alias, 1 drivers
v0x21f7b70_0 .net "x", 3 0, v0x21f80b0_0;  alias, 1 drivers
v0x21f7c50_0 .net "y", 3 0, v0x21f8170_0;  alias, 1 drivers
L_0x21fcad0 .concat [ 4 1 0 0], v0x21f80b0_0, L_0x7f961df28018;
L_0x21fcc60 .concat [ 4 1 0 0], v0x21f8170_0, L_0x7f961df28060;
L_0x21fcde0 .arith/sum 5, L_0x21fcad0, L_0x21fcc60;
S_0x21f7db0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x21b2160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x21f7fd0_0 .net "clk", 0 0, v0x21fc350_0;  1 drivers
v0x21f80b0_0 .var "x", 3 0;
v0x21f8170_0 .var "y", 3 0;
E_0x21c5950/0 .event negedge, v0x21f7fd0_0;
E_0x21c5950/1 .event posedge, v0x21f7fd0_0;
E_0x21c5950 .event/or E_0x21c5950/0, E_0x21c5950/1;
S_0x21f8250 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x21b2160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x21ff220 .functor BUFZ 1, L_0x21fec00, C4<0>, C4<0>, C4<0>;
v0x21fb410_0 .net *"_ivl_30", 0 0, L_0x21ff220;  1 drivers
v0x21fb510_0 .net "c1", 0 0, L_0x21fd440;  1 drivers
v0x21fb5d0_0 .net "c2", 0 0, L_0x21fdc30;  1 drivers
v0x21fb6c0_0 .net "c3", 0 0, L_0x21fe410;  1 drivers
v0x21fb7b0_0 .net "c4", 0 0, L_0x21fec00;  1 drivers
v0x21fb8a0_0 .net "sum", 4 0, L_0x21ff090;  alias, 1 drivers
v0x21fb940_0 .net "x", 3 0, v0x21f80b0_0;  alias, 1 drivers
v0x21fba30_0 .net "y", 3 0, v0x21f8170_0;  alias, 1 drivers
L_0x21fd550 .part v0x21f80b0_0, 0, 1;
L_0x21fd680 .part v0x21f8170_0, 0, 1;
L_0x21fdd40 .part v0x21f80b0_0, 1, 1;
L_0x21fde70 .part v0x21f8170_0, 1, 1;
L_0x21fe520 .part v0x21f80b0_0, 2, 1;
L_0x21fe650 .part v0x21f8170_0, 2, 1;
L_0x21fed60 .part v0x21f80b0_0, 3, 1;
L_0x21fee90 .part v0x21f8170_0, 3, 1;
LS_0x21ff090_0_0 .concat8 [ 1 1 1 1], L_0x21fcf90, L_0x21fd8b0, L_0x21fe040, L_0x21fe830;
LS_0x21ff090_0_4 .concat8 [ 1 0 0 0], L_0x21ff220;
L_0x21ff090 .concat8 [ 4 1 0 0], LS_0x21ff090_0_0, LS_0x21ff090_0_4;
S_0x21f8430 .scope module, "fa0" "full_adder" 4 10, 4 45 0, S_0x21f8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x21fce80 .functor XOR 1, L_0x21fd550, L_0x21fd680, C4<0>, C4<0>;
L_0x7f961df280a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x21fcf90 .functor XOR 1, L_0x21fce80, L_0x7f961df280a8, C4<0>, C4<0>;
L_0x21fd050 .functor AND 1, L_0x21fd550, L_0x21fd680, C4<1>, C4<1>;
L_0x21fd190 .functor AND 1, L_0x21fd680, L_0x7f961df280a8, C4<1>, C4<1>;
L_0x21fd280 .functor OR 1, L_0x21fd050, L_0x21fd190, C4<0>, C4<0>;
L_0x21fd390 .functor AND 1, L_0x7f961df280a8, L_0x21fd550, C4<1>, C4<1>;
L_0x21fd440 .functor OR 1, L_0x21fd280, L_0x21fd390, C4<0>, C4<0>;
v0x21f86c0_0 .net *"_ivl_0", 0 0, L_0x21fce80;  1 drivers
v0x21f87c0_0 .net *"_ivl_10", 0 0, L_0x21fd390;  1 drivers
v0x21f88a0_0 .net *"_ivl_4", 0 0, L_0x21fd050;  1 drivers
v0x21f8990_0 .net *"_ivl_6", 0 0, L_0x21fd190;  1 drivers
v0x21f8a70_0 .net *"_ivl_8", 0 0, L_0x21fd280;  1 drivers
v0x21f8ba0_0 .net "a", 0 0, L_0x21fd550;  1 drivers
v0x21f8c60_0 .net "b", 0 0, L_0x21fd680;  1 drivers
v0x21f8d20_0 .net "cin", 0 0, L_0x7f961df280a8;  1 drivers
v0x21f8de0_0 .net "cout", 0 0, L_0x21fd440;  alias, 1 drivers
v0x21f8ea0_0 .net "sum", 0 0, L_0x21fcf90;  1 drivers
S_0x21f9000 .scope module, "fa1" "full_adder" 4 18, 4 45 0, S_0x21f8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x21fd840 .functor XOR 1, L_0x21fdd40, L_0x21fde70, C4<0>, C4<0>;
L_0x21fd8b0 .functor XOR 1, L_0x21fd840, L_0x21fd440, C4<0>, C4<0>;
L_0x21fd9b0 .functor AND 1, L_0x21fdd40, L_0x21fde70, C4<1>, C4<1>;
L_0x21fda20 .functor AND 1, L_0x21fde70, L_0x21fd440, C4<1>, C4<1>;
L_0x21fdac0 .functor OR 1, L_0x21fd9b0, L_0x21fda20, C4<0>, C4<0>;
L_0x21fdb80 .functor AND 1, L_0x21fd440, L_0x21fdd40, C4<1>, C4<1>;
L_0x21fdc30 .functor OR 1, L_0x21fdac0, L_0x21fdb80, C4<0>, C4<0>;
v0x21f9260_0 .net *"_ivl_0", 0 0, L_0x21fd840;  1 drivers
v0x21f9340_0 .net *"_ivl_10", 0 0, L_0x21fdb80;  1 drivers
v0x21f9420_0 .net *"_ivl_4", 0 0, L_0x21fd9b0;  1 drivers
v0x21f9510_0 .net *"_ivl_6", 0 0, L_0x21fda20;  1 drivers
v0x21f95f0_0 .net *"_ivl_8", 0 0, L_0x21fdac0;  1 drivers
v0x21f9720_0 .net "a", 0 0, L_0x21fdd40;  1 drivers
v0x21f97e0_0 .net "b", 0 0, L_0x21fde70;  1 drivers
v0x21f98a0_0 .net "cin", 0 0, L_0x21fd440;  alias, 1 drivers
v0x21f9940_0 .net "cout", 0 0, L_0x21fdc30;  alias, 1 drivers
v0x21f9a70_0 .net "sum", 0 0, L_0x21fd8b0;  1 drivers
S_0x21f9c00 .scope module, "fa2" "full_adder" 4 26, 4 45 0, S_0x21f8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x21fdfd0 .functor XOR 1, L_0x21fe520, L_0x21fe650, C4<0>, C4<0>;
L_0x21fe040 .functor XOR 1, L_0x21fdfd0, L_0x21fdc30, C4<0>, C4<0>;
L_0x21fe140 .functor AND 1, L_0x21fe520, L_0x21fe650, C4<1>, C4<1>;
L_0x21fe1b0 .functor AND 1, L_0x21fe650, L_0x21fdc30, C4<1>, C4<1>;
L_0x21fe250 .functor OR 1, L_0x21fe140, L_0x21fe1b0, C4<0>, C4<0>;
L_0x21fe360 .functor AND 1, L_0x21fdc30, L_0x21fe520, C4<1>, C4<1>;
L_0x21fe410 .functor OR 1, L_0x21fe250, L_0x21fe360, C4<0>, C4<0>;
v0x21f9e70_0 .net *"_ivl_0", 0 0, L_0x21fdfd0;  1 drivers
v0x21f9f50_0 .net *"_ivl_10", 0 0, L_0x21fe360;  1 drivers
v0x21fa030_0 .net *"_ivl_4", 0 0, L_0x21fe140;  1 drivers
v0x21fa120_0 .net *"_ivl_6", 0 0, L_0x21fe1b0;  1 drivers
v0x21fa200_0 .net *"_ivl_8", 0 0, L_0x21fe250;  1 drivers
v0x21fa330_0 .net "a", 0 0, L_0x21fe520;  1 drivers
v0x21fa3f0_0 .net "b", 0 0, L_0x21fe650;  1 drivers
v0x21fa4b0_0 .net "cin", 0 0, L_0x21fdc30;  alias, 1 drivers
v0x21fa550_0 .net "cout", 0 0, L_0x21fe410;  alias, 1 drivers
v0x21fa680_0 .net "sum", 0 0, L_0x21fe040;  1 drivers
S_0x21fa810 .scope module, "fa3" "full_adder" 4 34, 4 45 0, S_0x21f8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x21fe7c0 .functor XOR 1, L_0x21fed60, L_0x21fee90, C4<0>, C4<0>;
L_0x21fe830 .functor XOR 1, L_0x21fe7c0, L_0x21fe410, C4<0>, C4<0>;
L_0x21fe930 .functor AND 1, L_0x21fed60, L_0x21fee90, C4<1>, C4<1>;
L_0x21fe9a0 .functor AND 1, L_0x21fee90, L_0x21fe410, C4<1>, C4<1>;
L_0x21fea40 .functor OR 1, L_0x21fe930, L_0x21fe9a0, C4<0>, C4<0>;
L_0x21feb50 .functor AND 1, L_0x21fe410, L_0x21fed60, C4<1>, C4<1>;
L_0x21fec00 .functor OR 1, L_0x21fea40, L_0x21feb50, C4<0>, C4<0>;
v0x21faa50_0 .net *"_ivl_0", 0 0, L_0x21fe7c0;  1 drivers
v0x21fab50_0 .net *"_ivl_10", 0 0, L_0x21feb50;  1 drivers
v0x21fac30_0 .net *"_ivl_4", 0 0, L_0x21fe930;  1 drivers
v0x21fad20_0 .net *"_ivl_6", 0 0, L_0x21fe9a0;  1 drivers
v0x21fae00_0 .net *"_ivl_8", 0 0, L_0x21fea40;  1 drivers
v0x21faf30_0 .net "a", 0 0, L_0x21fed60;  1 drivers
v0x21faff0_0 .net "b", 0 0, L_0x21fee90;  1 drivers
v0x21fb0b0_0 .net "cin", 0 0, L_0x21fe410;  alias, 1 drivers
v0x21fb150_0 .net "cout", 0 0, L_0x21fec00;  alias, 1 drivers
v0x21fb280_0 .net "sum", 0 0, L_0x21fe830;  1 drivers
S_0x21fbbc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x21b2160;
 .timescale -12 -12;
E_0x21c5e00 .event anyedge, v0x21fc4b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21fc4b0_0;
    %nor/r;
    %assign/vec4 v0x21fc4b0_0, 0;
    %wait E_0x21c5e00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21f7db0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21c5950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x21f8170_0, 0;
    %assign/vec4 v0x21f80b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x21b2160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fc350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fc4b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x21b2160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x21fc350_0;
    %inv;
    %store/vec4 v0x21fc350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x21b2160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21f7fd0_0, v0x21fc800_0, v0x21fc8c0_0, v0x21fc980_0, v0x21fc6c0_0, v0x21fc600_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x21b2160;
T_5 ;
    %load/vec4 v0x21fc3f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x21fc3f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21fc3f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x21fc3f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21fc3f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21fc3f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21fc3f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x21b2160;
T_6 ;
    %wait E_0x21c5950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21fc3f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fc3f0_0, 4, 32;
    %load/vec4 v0x21fc760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x21fc3f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fc3f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21fc3f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fc3f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x21fc6c0_0;
    %load/vec4 v0x21fc6c0_0;
    %load/vec4 v0x21fc600_0;
    %xor;
    %load/vec4 v0x21fc6c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x21fc3f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fc3f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x21fc3f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fc3f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/m2014_q4j/iter0/response11/top_module.sv";
