Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Aug  2 17:46:08 2018
| Host             : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command          : report_power -file eth_rx_gp_tx_top_power_routed.rpt -pb eth_rx_gp_tx_top_power_summary_routed.pb -rpx eth_rx_gp_tx_top_power_routed.rpx
| Design           : eth_rx_gp_tx_top
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.493        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.351        |
| Device Static (W)        | 0.142        |
| Total Off-Chip Power (W) | 0.045        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |       18 |       --- |             --- |
| Slice Logic              |     0.005 |     6922 |       --- |             --- |
|   LUT as Logic           |     0.004 |     2096 |    133800 |            1.57 |
|   Register               |    <0.001 |     3628 |    267600 |            1.36 |
|   LUT as Distributed RAM |    <0.001 |      157 |     46200 |            0.34 |
|   CARRY4                 |    <0.001 |       88 |     33450 |            0.26 |
|   LUT as Shift Register  |    <0.001 |       32 |     46200 |            0.07 |
|   F7/F8 Muxes            |    <0.001 |       49 |    133800 |            0.04 |
|   Others                 |     0.000 |      560 |       --- |             --- |
| Signals                  |     0.007 |     5172 |       --- |             --- |
| Block RAM                |    <0.001 |       32 |       365 |            8.77 |
| MMCM                     |     0.195 |        2 |        10 |           20.00 |
| I/O                      |     0.041 |       23 |       400 |            5.75 |
| GTP                      |     0.071 |        1 |       --- |             --- |
| Static Power             |     0.142 |          |           |                 |
| Total                    |     0.493 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.083 |       0.052 |      0.032 |
| Vccaux    |       1.800 |     0.142 |       0.112 |      0.031 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.048 |       0.043 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.035 |       0.032 |      0.003 |
| MGTAVtt   |       1.200 |     0.035 |       0.030 |      0.005 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                        | Domain                                                                                                                   | Constraint (ns) |
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK_SYSTEM_P                                                                                                                 | CLK_SYSTEM_P                                                                                                             |             5.0 |
| CLK_SYSTEM_P                                                                                                                 | clock_gen_0/clk_system_bufg                                                                                              |             5.0 |
| GTPQ0_P                                                                                                                      | GTPQ0_P                                                                                                                  |             8.0 |
| RGMII_RXC                                                                                                                    | RGMII_RXC                                                                                                                |             8.0 |
| aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK | aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/tx_out_clk_i |            40.0 |
| clk_out1_global_clock_generation                                                                                             | clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation                                              |             8.0 |
| clk_out2_global_clock_generation                                                                                             | clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation                                              |            10.0 |
| clk_out3_global_clock_generation                                                                                             | clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation                                              |             5.0 |
| clk_out4_global_clock_generation                                                                                             | clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation                                              |            20.0 |
| clk_out5_global_clock_generation                                                                                             | clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation                                              |            20.0 |
| clkfbout                                                                                                                     | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkfbout                                         |             8.0 |
| clkfbout_global_clock_generation                                                                                             | clock_gen_0/global_clock_generation_0/inst/clkfbout_global_clock_generation                                              |             5.0 |
| clkout0                                                                                                                      | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0                                          |             8.0 |
| clkout1                                                                                                                      | tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1                                          |             8.0 |
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------+-----------+
| Name                                                                                | Power (W) |
+-------------------------------------------------------------------------------------+-----------+
| eth_rx_gp_tx_top                                                                    |     0.351 |
|   aurora_8b10b_tx_0                                                                 |     0.073 |
|     inst                                                                            |     0.073 |
|       aurora_8b10b_tx_core_i                                                        |     0.073 |
|         axi_to_ll_pdu_i                                                             |    <0.001 |
|         core_reset_logic_i                                                          |    <0.001 |
|           link_reset_cdc_sync                                                       |    <0.001 |
|           tx_lock_cdc_sync                                                          |    <0.001 |
|         gt_wrapper_i                                                                |     0.072 |
|           aurora_8b10b_tx_multi_gt_i                                                |     0.071 |
|             gt0_aurora_8b10b_tx_i                                                   |     0.071 |
|               gtrxreset_seq_i                                                       |    <0.001 |
|                 gtrxreset_in_cdc_sync                                               |    <0.001 |
|                 rst_cdc_sync                                                        |    <0.001 |
|                 rxpmaresetdone_cdc_sync                                             |    <0.001 |
|           gt_txresetfsm_i                                                           |    <0.001 |
|             sync_TXRESETDONE_cdc_sync                                               |    <0.001 |
|             sync_mmcm_lock_reclocked_cdc_sync                                       |    <0.001 |
|             sync_pll0lock_cdc_sync                                                  |    <0.001 |
|             sync_time_out_wait_bypass_cdc_sync                                      |    <0.001 |
|             sync_tx_fsm_reset_done_int_cdc_sync                                     |    <0.001 |
|         standard_cc_module_i                                                        |    <0.001 |
|         tx_aurora_lane_simplex_v5_0_i                                               |    <0.001 |
|           sym_gen_i                                                                 |    <0.001 |
|           tx_err_detect_simplex_i                                                   |    <0.001 |
|           tx_lane_init_sm_simplex_i                                                 |    <0.001 |
|         tx_global_logic_simplex_i                                                   |    <0.001 |
|           idle_and_ver_gen_i                                                        |    <0.001 |
|           tx_channel_err_detect_simplex_i                                           |    <0.001 |
|           tx_channel_init_sm_simplex_i                                              |    <0.001 |
|         tx_ll_i                                                                     |    <0.001 |
|           tx_ll_control_i                                                           |    <0.001 |
|           tx_ll_datapath_i                                                          |    <0.001 |
|       clock_module_i                                                                |    <0.001 |
|       gt_common_support                                                             |    <0.001 |
|       gt_reset_cdc_sync                                                             |    <0.001 |
|       reset_sync_user_clk_cdc_sync                                                  |    <0.001 |
|       support_reset_logic_i                                                         |    <0.001 |
|         gt_rst_r_cdc_sync                                                           |    <0.001 |
|   axis_dwidth_converter_0_0                                                         |    <0.001 |
|     inst                                                                            |    <0.001 |
|       gen_upsizer_conversion.axisc_upsizer_0                                        |    <0.001 |
|   clock_gen_0                                                                       |     0.112 |
|     global_clock_generation_0                                                       |     0.110 |
|       inst                                                                          |     0.110 |
|     syn_block_0                                                                     |    <0.001 |
|     syn_block_1                                                                     |    <0.001 |
|   eth_rx_gtp_tx_fifo_0                                                              |     0.003 |
|     U0                                                                              |     0.003 |
|       inst_fifo_gen                                                                 |     0.003 |
|         gaxis_fifo.gaxisf.axisf                                                     |     0.003 |
|           grf.rf                                                                    |     0.003 |
|             gntv_or_sync_fifo.gcx.clkx                                              |     0.001 |
|               rd_pntr_cdc_inst                                                      |    <0.001 |
|               wr_pntr_cdc_inst                                                      |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|               gr1.gr1_int.rfwft                                                     |    <0.001 |
|               gras.rsts                                                             |    <0.001 |
|                 c0                                                                  |    <0.001 |
|                 c1                                                                  |    <0.001 |
|               rpntr                                                                 |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|               gwas.wsts                                                             |    <0.001 |
|                 c1                                                                  |    <0.001 |
|                 c2                                                                  |    <0.001 |
|                 gaf.c3                                                              |    <0.001 |
|               wpntr                                                                 |    <0.001 |
|             gntv_or_sync_fifo.mem                                                   |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                 inst_blk_mem_gen                                                    |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                     valid.cstr                                                      |    <0.001 |
|                       has_mux_b.B                                                   |    <0.001 |
|                       ramloop[0].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[10].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[11].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[12].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[13].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[14].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[15].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[16].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[17].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[18].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[19].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[1].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[20].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[21].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[22].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[23].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[24].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[25].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[26].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[27].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[28].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[29].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[2].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[30].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[31].ram.r                                             |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[3].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[4].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[5].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[6].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[7].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[8].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|                       ramloop[9].ram.r                                              |    <0.001 |
|                         prim_noinit.ram                                             |    <0.001 |
|             rstblk                                                                  |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|               ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|         gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst                          |    <0.001 |
|         gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst                         |    <0.001 |
|         gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk                                  |    <0.001 |
|           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |    <0.001 |
|           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |    <0.001 |
|           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |    <0.001 |
|           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |    <0.001 |
|   reset_gen_0                                                                       |     0.001 |
|     syn_block_0                                                                     |    <0.001 |
|     syn_block_1                                                                     |    <0.001 |
|     syn_block_2                                                                     |    <0.001 |
|     syn_block_3                                                                     |    <0.001 |
|   s_axi_lite_control_generate_0                                                     |     0.001 |
|   tri_mode_ethernet_mac_0_0                                                         |     0.156 |
|     inst                                                                            |     0.156 |
|       tri_mode_ethernet_mac_i                                                       |     0.066 |
|         axi4_lite_ipif                                                              |    <0.001 |
|           axi4_lite_ipif_top_wrapper                                                |    <0.001 |
|             axi_lite_top                                                            |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|                 I_DECODER                                                           |    <0.001 |
|         enable_gen                                                                  |     0.002 |
|           reset90gen                                                                |    <0.001 |
|           txspeedis100gen                                                           |    <0.001 |
|           txspeedis10100gen                                                         |    <0.001 |
|         rgmii_interface                                                             |     0.036 |
|           mdio_iobuf                                                                |    <0.001 |
|         rxspeedis10100gen                                                           |    <0.001 |
|         tri_mode_ethernet_mac_0_core                                                |     0.026 |
|           addr_filter_top                                                           |     0.002 |
|             address_filter_inst                                                     |     0.002 |
|               addr_regs.unicast_address_compare                                     |    <0.001 |
|                 byte_wide_ram[0].header_compare_dist_ram                            |    <0.001 |
|                 byte_wide_ram[0].header_field_dist_ram                              |    <0.001 |
|                 byte_wide_ram[1].header_compare_dist_ram                            |    <0.001 |
|                 byte_wide_ram[1].header_field_dist_ram                              |    <0.001 |
|                 byte_wide_ram[2].header_compare_dist_ram                            |    <0.001 |
|                 byte_wide_ram[2].header_field_dist_ram                              |    <0.001 |
|                 byte_wide_ram[3].header_compare_dist_ram                            |    <0.001 |
|                 byte_wide_ram[3].header_field_dist_ram                              |    <0.001 |
|                 byte_wide_ram[4].header_compare_dist_ram                            |    <0.001 |
|                 byte_wide_ram[4].header_field_dist_ram                              |    <0.001 |
|                 byte_wide_ram[5].header_compare_dist_ram                            |    <0.001 |
|                 byte_wide_ram[5].header_field_dist_ram                              |    <0.001 |
|                 byte_wide_ram[6].header_compare_dist_ram                            |    <0.001 |
|                 byte_wide_ram[6].header_field_dist_ram                              |    <0.001 |
|                 byte_wide_ram[7].header_compare_dist_ram                            |    <0.001 |
|                 byte_wide_ram[7].header_field_dist_ram                              |    <0.001 |
|               byte_wide_ram[0].header_field_dist_ram                                |    <0.001 |
|               byte_wide_ram[1].header_field_dist_ram                                |    <0.001 |
|               byte_wide_ram[2].header_field_dist_ram                                |    <0.001 |
|               byte_wide_ram[3].header_field_dist_ram                                |    <0.001 |
|               byte_wide_ram[4].header_field_dist_ram                                |    <0.001 |
|               byte_wide_ram[5].header_field_dist_ram                                |    <0.001 |
|               byte_wide_ram[6].header_field_dist_ram                                |    <0.001 |
|               byte_wide_ram[7].header_field_dist_ram                                |    <0.001 |
|               resync_promiscuous_mode                                               |    <0.001 |
|               sync_update                                                           |    <0.001 |
|           flow                                                                      |     0.002 |
|             pfc_tx                                                                  |    <0.001 |
|             rx                                                                      |    <0.001 |
|             rx_pause                                                                |    <0.001 |
|             sync_rx_enable                                                          |    <0.001 |
|             sync_tx_enable                                                          |    <0.001 |
|             tx                                                                      |    <0.001 |
|             tx_pause                                                                |    <0.001 |
|               sync_good_rx                                                          |    <0.001 |
|           gmii_mii_rx_gen                                                           |    <0.001 |
|           gmii_mii_tx_gen                                                           |    <0.001 |
|           intc_control.intc                                                         |    <0.001 |
|             gen_sync[0].sync_request                                                |    <0.001 |
|           ipic_mux_inst                                                             |    <0.001 |
|           man_block.managen                                                         |     0.002 |
|             conf                                                                    |     0.001 |
|             mdio_enabled.phy                                                        |    <0.001 |
|           man_reset.sync_bus2ip_reset_bus2ip_clk                                    |    <0.001 |
|           man_reset.sync_glbl_rstn_bus2ip_clk                                       |    <0.001 |
|           no_avb_tx_axi_intf.tx_axi_shim                                            |     0.001 |
|           rx_axi_shim                                                               |    <0.001 |
|           rxgen                                                                     |     0.003 |
|             FCS_CHECK                                                               |    <0.001 |
|             FRAME_CHECKER                                                           |    <0.001 |
|             FRAME_DECODER                                                           |    <0.001 |
|             RX_SM                                                                   |    <0.001 |
|           stats_block.statistics_counters                                           |     0.012 |
|             fast_statistic_control[0].fast_statistics                               |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             fast_statistic_control[1].fast_statistics                               |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             fast_statistic_control[2].fast_statistics                               |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             fast_statistic_control[3].fast_statistics                               |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control1[10].frame_size_stats1                           |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control1[4].frame_size_stats1                            |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control1[5].frame_size_stats1                            |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control1[6].frame_size_stats1                            |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control1[7].frame_size_stats1                            |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control1[8].frame_size_stats1                            |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control1[9].frame_size_stats1                            |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control2[11].frame_size_stats2                           |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control2[12].frame_size_stats2                           |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control2[13].frame_size_stats2                           |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control2[14].frame_size_stats2                           |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control2[15].frame_size_stats2                           |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control2[16].frame_size_stats2                           |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             frame_size_bin_control2[17].frame_size_stats2                           |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             gen_distributed_mem[0].RAM64X1D_inst                                    |    <0.001 |
|             gen_distributed_mem[10].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[11].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[12].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[13].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[14].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[15].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[16].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[17].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[18].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[19].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[1].RAM64X1D_inst                                    |    <0.001 |
|             gen_distributed_mem[20].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[21].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[22].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[23].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[24].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[25].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[26].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[27].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[28].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[29].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[2].RAM64X1D_inst                                    |    <0.001 |
|             gen_distributed_mem[30].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[31].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[32].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[33].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[34].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[35].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[36].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[37].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[38].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[39].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[3].RAM64X1D_inst                                    |    <0.001 |
|             gen_distributed_mem[40].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[41].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[42].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[43].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[44].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[45].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[46].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[47].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[48].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[49].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[4].RAM64X1D_inst                                    |    <0.001 |
|             gen_distributed_mem[50].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[51].RAM64X1D_inst                                   |    <0.001 |
|             gen_distributed_mem[5].RAM64X1D_inst                                    |    <0.001 |
|             gen_distributed_mem[6].RAM64X1D_inst                                    |    <0.001 |
|             gen_distributed_mem[7].RAM64X1D_inst                                    |    <0.001 |
|             gen_distributed_mem[8].RAM64X1D_inst                                    |    <0.001 |
|             gen_distributed_mem[9].RAM64X1D_inst                                    |    <0.001 |
|             gen_distributed_parity[0].RAM64X1D_inst                                 |    <0.001 |
|             gen_distributed_parity[1].RAM64X1D_inst                                 |    <0.001 |
|             gen_distributed_parity[2].RAM64X1D_inst                                 |    <0.001 |
|             gen_distributed_parity[3].RAM64X1D_inst                                 |    <0.001 |
|             gen_distributed_parity[4].RAM64X1D_inst                                 |    <0.001 |
|             gen_distributed_parity[5].RAM64X1D_inst                                 |    <0.001 |
|             gen_distributed_parity[6].RAM64X1D_inst                                 |    <0.001 |
|             gen_distributed_parity[7].RAM64X1D_inst                                 |    <0.001 |
|             general_statisic_control[18].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[19].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[20].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[21].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[22].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[23].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[24].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[25].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[26].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[27].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[28].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[29].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[30].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[31].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[32].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             general_statisic_control[33].general_statisics                          |    <0.001 |
|               sync_inc_vector                                                       |    <0.001 |
|             rx_byte_counter                                                         |    <0.001 |
|               SYNC_STATS_RESET                                                      |    <0.001 |
|               accum_gray_resync[0].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[1].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[2].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[3].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[4].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[5].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[6].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[7].sync_accum_gray_i                                |    <0.001 |
|             rx_fragment_counter                                                     |    <0.001 |
|               SYNC_STATS_RESET                                                      |    <0.001 |
|               accum_gray_resync[0].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[1].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[2].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[3].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[4].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[5].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[6].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[7].sync_accum_gray_i                                |    <0.001 |
|             rx_undersized_counter                                                   |    <0.001 |
|               SYNC_STATS_RESET                                                      |    <0.001 |
|               accum_gray_resync[0].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[1].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[2].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[3].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[4].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[5].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[6].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[7].sync_accum_gray_i                                |    <0.001 |
|             sync_request                                                            |    <0.001 |
|             sync_response                                                           |    <0.001 |
|             tx_byte_counter                                                         |    <0.001 |
|               SYNC_STATS_RESET                                                      |    <0.001 |
|               accum_gray_resync[0].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[1].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[2].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[3].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[4].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[5].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[6].sync_accum_gray_i                                |    <0.001 |
|               accum_gray_resync[7].sync_accum_gray_i                                |    <0.001 |
|           sync_axi_rx_rstn_rx_clk                                                   |    <0.001 |
|           sync_glbl_rstn_rx_clk                                                     |    <0.001 |
|           sync_glbl_rstn_tx_clk                                                     |    <0.001 |
|           sync_int_rx_rst_mgmt_rx_clk                                               |    <0.001 |
|           sync_int_tx_rst_mgmt_tx_clk                                               |    <0.001 |
|           sync_stats_reset                                                          |    <0.001 |
|           sync_tx_axi_rstn_tx_clk                                                   |    <0.001 |
|           txgen                                                                     |     0.002 |
|             TX_SM1                                                                  |     0.002 |
|               CRCGEN                                                                |    <0.001 |
|         tx_reset90_sync                                                             |    <0.001 |
|         vector_decode_inst                                                          |    <0.001 |
|       tri_mode_ethernet_mac_support_clocking_i                                      |     0.087 |
|       tri_mode_ethernet_mac_support_resets_i                                        |     0.002 |
|         gtx_mmcm_reset_gen                                                          |    <0.001 |
|         idelayctrl_reset_gen                                                        |    <0.001 |
|         lock_sync                                                                   |    <0.001 |
+-------------------------------------------------------------------------------------+-----------+


