<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600RegisterInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600RegisterInfo.cpp.html'>R600RegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- R600RegisterInfo.cpp - R600 Register Information ------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// R600 implementation of the TargetRegisterInfo class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="R600RegisterInfo.h.html">"R600RegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="R600Defines.h.html">"R600Defines.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="R600Subtarget.h.html">"R600Subtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html">"R600GenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><em>unsigned</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<dfn class="decl def fn" id="_ZN4llvm16R600RegisterInfo20getSubRegFromChannelEj" title='llvm::R600RegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm16R600RegisterInfo20getSubRegFromChannelEj" data-ref-filename="_ZN4llvm16R600RegisterInfo20getSubRegFromChannelEj">getSubRegFromChannel</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1Channel" title='Channel' data-type='unsigned int' data-ref="1Channel" data-ref-filename="1Channel">Channel</dfn>) {</td></tr>
<tr><th id="25">25</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="2SubRegFromChannelTable" title='SubRegFromChannelTable' data-type='const uint16_t [16]' data-ref="2SubRegFromChannelTable" data-ref-filename="2SubRegFromChannelTable">SubRegFromChannelTable</dfn>[] = {</td></tr>
<tr><th id="26">26</th><td>    <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub0" title='llvm::R600::sub0' data-ref="llvm::R600::sub0" data-ref-filename="llvm..R600..sub0">sub0</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub1" title='llvm::R600::sub1' data-ref="llvm::R600::sub1" data-ref-filename="llvm..R600..sub1">sub1</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub2" title='llvm::R600::sub2' data-ref="llvm::R600::sub2" data-ref-filename="llvm..R600..sub2">sub2</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub3" title='llvm::R600::sub3' data-ref="llvm::R600::sub3" data-ref-filename="llvm..R600..sub3">sub3</a>,</td></tr>
<tr><th id="27">27</th><td>    <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub4" title='llvm::R600::sub4' data-ref="llvm::R600::sub4" data-ref-filename="llvm..R600..sub4">sub4</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub5" title='llvm::R600::sub5' data-ref="llvm::R600::sub5" data-ref-filename="llvm..R600..sub5">sub5</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub6" title='llvm::R600::sub6' data-ref="llvm::R600::sub6" data-ref-filename="llvm..R600..sub6">sub6</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub7" title='llvm::R600::sub7' data-ref="llvm::R600::sub7" data-ref-filename="llvm..R600..sub7">sub7</a>,</td></tr>
<tr><th id="28">28</th><td>    <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub8" title='llvm::R600::sub8' data-ref="llvm::R600::sub8" data-ref-filename="llvm..R600..sub8">sub8</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub9" title='llvm::R600::sub9' data-ref="llvm::R600::sub9" data-ref-filename="llvm..R600..sub9">sub9</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub10" title='llvm::R600::sub10' data-ref="llvm::R600::sub10" data-ref-filename="llvm..R600..sub10">sub10</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub11" title='llvm::R600::sub11' data-ref="llvm::R600::sub11" data-ref-filename="llvm..R600..sub11">sub11</a>,</td></tr>
<tr><th id="29">29</th><td>    <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub12" title='llvm::R600::sub12' data-ref="llvm::R600::sub12" data-ref-filename="llvm..R600..sub12">sub12</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub13" title='llvm::R600::sub13' data-ref="llvm::R600::sub13" data-ref-filename="llvm..R600..sub13">sub13</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub14" title='llvm::R600::sub14' data-ref="llvm::R600::sub14" data-ref-filename="llvm..R600..sub14">sub14</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::sub15" title='llvm::R600::sub15' data-ref="llvm::R600::sub15" data-ref-filename="llvm..R600..sub15">sub15</a></td></tr>
<tr><th id="30">30</th><td>  };</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Channel &lt; array_lengthof(SubRegFromChannelTable));</td></tr>
<tr><th id="33">33</th><td>  <b>return</b> <a class="local col2 ref" href="#2SubRegFromChannelTable" title='SubRegFromChannelTable' data-ref="2SubRegFromChannelTable" data-ref-filename="2SubRegFromChannelTable">SubRegFromChannelTable</a>[<a class="local col1 ref" href="#1Channel" title='Channel' data-ref="1Channel" data-ref-filename="1Channel">Channel</a>];</td></tr>
<tr><th id="34">34</th><td>}</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16R600RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::R600RegisterInfo::getReservedRegs' data-ref="_ZNK4llvm16R600RegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16R600RegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3MF" data-ref-filename="3MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="37">37</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col4 decl" id="4Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <em>const</em> <a class="type" href="R600Subtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget" data-ref-filename="llvm..R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col5 decl" id="5ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="5ST" data-ref-filename="5ST">ST</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF" data-ref-filename="3MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="R600Subtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget" data-ref-filename="llvm..R600Subtarget">R600Subtarget</a>&gt;();</td></tr>
<tr><th id="40">40</th><td>  <em>const</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a> *<dfn class="local col6 decl" id="6TII" title='TII' data-type='const llvm::R600InstrInfo *' data-ref="6TII" data-ref-filename="6TII">TII</dfn> = <a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST" data-ref-filename="5ST">ST</a>.<a class="virtual ref fn" href="R600Subtarget.h.html#_ZNK4llvm13R600Subtarget12getInstrInfoEv" title='llvm::R600Subtarget::getInstrInfo' data-ref="_ZNK4llvm13R600Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm13R600Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ZERO" title='llvm::R600::ZERO' data-ref="llvm::R600::ZERO" data-ref-filename="llvm..R600..ZERO">ZERO</a>);</td></tr>
<tr><th id="43">43</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::HALF" title='llvm::R600::HALF' data-ref="llvm::R600::HALF" data-ref-filename="llvm..R600..HALF">HALF</a>);</td></tr>
<tr><th id="44">44</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ONE" title='llvm::R600::ONE' data-ref="llvm::R600::ONE" data-ref-filename="llvm..R600..ONE">ONE</a>);</td></tr>
<tr><th id="45">45</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ONE_INT" title='llvm::R600::ONE_INT' data-ref="llvm::R600::ONE_INT" data-ref-filename="llvm..R600..ONE_INT">ONE_INT</a>);</td></tr>
<tr><th id="46">46</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::NEG_HALF" title='llvm::R600::NEG_HALF' data-ref="llvm::R600::NEG_HALF" data-ref-filename="llvm..R600..NEG_HALF">NEG_HALF</a>);</td></tr>
<tr><th id="47">47</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::NEG_ONE" title='llvm::R600::NEG_ONE' data-ref="llvm::R600::NEG_ONE" data-ref-filename="llvm..R600..NEG_ONE">NEG_ONE</a>);</td></tr>
<tr><th id="48">48</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PV_X" title='llvm::R600::PV_X' data-ref="llvm::R600::PV_X" data-ref-filename="llvm..R600..PV_X">PV_X</a>);</td></tr>
<tr><th id="49">49</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ALU_LITERAL_X" title='llvm::R600::ALU_LITERAL_X' data-ref="llvm::R600::ALU_LITERAL_X" data-ref-filename="llvm..R600..ALU_LITERAL_X">ALU_LITERAL_X</a>);</td></tr>
<tr><th id="50">50</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ALU_CONST" title='llvm::R600::ALU_CONST' data-ref="llvm::R600::ALU_CONST" data-ref-filename="llvm..R600..ALU_CONST">ALU_CONST</a>);</td></tr>
<tr><th id="51">51</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PREDICATE_BIT" title='llvm::R600::PREDICATE_BIT' data-ref="llvm::R600::PREDICATE_BIT" data-ref-filename="llvm..R600..PREDICATE_BIT">PREDICATE_BIT</a>);</td></tr>
<tr><th id="52">52</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_OFF" title='llvm::R600::PRED_SEL_OFF' data-ref="llvm::R600::PRED_SEL_OFF" data-ref-filename="llvm..R600..PRED_SEL_OFF">PRED_SEL_OFF</a>);</td></tr>
<tr><th id="53">53</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_ZERO" title='llvm::R600::PRED_SEL_ZERO' data-ref="llvm::R600::PRED_SEL_ZERO" data-ref-filename="llvm..R600..PRED_SEL_ZERO">PRED_SEL_ZERO</a>);</td></tr>
<tr><th id="54">54</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_ONE" title='llvm::R600::PRED_SEL_ONE' data-ref="llvm::R600::PRED_SEL_ONE" data-ref-filename="llvm..R600..PRED_SEL_ONE">PRED_SEL_ONE</a>);</td></tr>
<tr><th id="55">55</th><td>  <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::INDIRECT_BASE_ADDR" title='llvm::R600::INDIRECT_BASE_ADDR' data-ref="llvm::R600::INDIRECT_BASE_ADDR" data-ref-filename="llvm..R600..INDIRECT_BASE_ADDR">INDIRECT_BASE_ADDR</a>);</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a>::<a class="typedef" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::iterator" title='llvm::TargetRegisterClass::iterator' data-type='const llvm::MCPhysReg *' data-ref="llvm::TargetRegisterClass::iterator" data-ref-filename="llvm..TargetRegisterClass..iterator">iterator</a> <dfn class="local col7 decl" id="7I" title='I' data-type='TargetRegisterClass::iterator' data-ref="7I" data-ref-filename="7I">I</dfn> = <span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_AddrRegClass" title='llvm::R600::R600_AddrRegClass' data-ref="llvm::R600::R600_AddrRegClass" data-ref-filename="llvm..R600..R600_AddrRegClass">R600_AddrRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>(),</td></tr>
<tr><th id="58">58</th><td>                        <dfn class="local col8 decl" id="8E" title='E' data-type='TargetRegisterClass::iterator' data-ref="8E" data-ref-filename="8E">E</dfn> = <span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_AddrRegClass" title='llvm::R600::R600_AddrRegClass' data-ref="llvm::R600::R600_AddrRegClass" data-ref-filename="llvm..R600..R600_AddrRegClass">R600_AddrRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass3endEv" title='llvm::TargetRegisterClass::end' data-ref="_ZNK4llvm19TargetRegisterClass3endEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass3endEv">end</a>(); <a class="local col7 ref" href="#7I" title='I' data-ref="7I" data-ref-filename="7I">I</a> != <a class="local col8 ref" href="#8E" title='E' data-ref="8E" data-ref-filename="8E">E</a>; ++<a class="local col7 ref" href="#7I" title='I' data-ref="7I" data-ref-filename="7I">I</a>) {</td></tr>
<tr><th id="59">59</th><td>    <a class="member fn" href="#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, *<a class="local col7 ref" href="#7I" title='I' data-ref="7I" data-ref-filename="7I">I</a>);</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <a class="local col6 ref" href="#6TII" title='TII' data-ref="6TII" data-ref-filename="6TII">TII</a>-&gt;<a class="ref fn" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE" title='llvm::R600InstrInfo::reserveIndirectRegisters' data-ref="_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE" data-ref-filename="_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE">reserveIndirectRegisters</a>(<span class='refarg'><a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a></span>, <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF" data-ref-filename="3MF">MF</a>, *<b>this</b>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <b>return</b> <a class="local col4 ref" href="#4Reserved" title='Reserved' data-ref="4Reserved" data-ref-filename="4Reserved">Reserved</a>;</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i  data-doc="CalleeSavedReg">// Dummy to not crash RegisterClassInfo.</i></td></tr>
<tr><th id="68">68</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="CalleeSavedReg" title='CalleeSavedReg' data-type='const llvm::MCPhysReg' data-ref="CalleeSavedReg" data-ref-filename="CalleeSavedReg">CalleeSavedReg</dfn> = <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::NoRegister" title='llvm::R600::NoRegister' data-ref="llvm::R600::NoRegister" data-ref-filename="llvm..R600..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16R600RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::R600RegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm16R600RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16R600RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(</td></tr>
<tr><th id="71">71</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *) <em>const</em> {</td></tr>
<tr><th id="72">72</th><td>  <b>return</b> &amp;<a class="tu ref" href="#CalleeSavedReg" title='CalleeSavedReg' data-use='a' data-ref="CalleeSavedReg" data-ref-filename="CalleeSavedReg">CalleeSavedReg</a>;</td></tr>
<tr><th id="73">73</th><td>}</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16R600RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::R600RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm16R600RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16R600RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="9MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="9MF" data-ref-filename="9MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="76">76</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::NoRegister" title='llvm::R600::NoRegister' data-ref="llvm::R600::NoRegister" data-ref-filename="llvm..R600..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="77">77</th><td>}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>unsigned</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" title='llvm::R600RegisterInfo::getHWRegChan' data-ref="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj">getHWRegChan</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="10reg" title='reg' data-type='unsigned int' data-ref="10reg" data-ref-filename="10reg">reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="80">80</th><td>  <b>return</b> <b>this</b>-&gt;<a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#10reg" title='reg' data-ref="10reg" data-ref-filename="10reg">reg</a>) &gt;&gt; <a class="macro" href="R600Defines.h.html#54" title="9" data-ref="_M/HW_CHAN_SHIFT">HW_CHAN_SHIFT</a>;</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><em>unsigned</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16R600RegisterInfo13getHWRegIndexEj" title='llvm::R600RegisterInfo::getHWRegIndex' data-ref="_ZNK4llvm16R600RegisterInfo13getHWRegIndexEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo13getHWRegIndexEj">getHWRegIndex</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="11Reg" title='Reg' data-type='unsigned int' data-ref="11Reg" data-ref-filename="11Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="84">84</th><td>  <b>return</b> <a class="macro" href="R600Defines.h.html#57" title="((getEncodingValue(Reg)) &amp; 0x1ff)" data-ref="_M/GET_REG_INDEX">GET_REG_INDEX</a>(<a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg" data-ref-filename="11Reg">Reg</a>));</td></tr>
<tr><th id="85">85</th><td>}</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> * <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16R600RegisterInfo26getCFGStructurizerRegClassENS_3MVTE" title='llvm::R600RegisterInfo::getCFGStructurizerRegClass' data-ref="_ZNK4llvm16R600RegisterInfo26getCFGStructurizerRegClassENS_3MVTE" data-ref-filename="_ZNK4llvm16R600RegisterInfo26getCFGStructurizerRegClassENS_3MVTE">getCFGStructurizerRegClass</dfn>(</td></tr>
<tr><th id="88">88</th><td>                                                                   <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="12VT" title='VT' data-type='llvm::MVT' data-ref="12VT" data-ref-filename="12VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="89">89</th><td>  <b>switch</b>(<a class="local col2 ref" href="#12VT" title='VT' data-ref="12VT" data-ref-filename="12VT">VT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="90">90</th><td>  <b>default</b>:</td></tr>
<tr><th id="91">91</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>: <b>return</b> &amp;<span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_TReg32RegClass" title='llvm::R600::R600_TReg32RegClass' data-ref="llvm::R600::R600_TReg32RegClass" data-ref-filename="llvm..R600..R600_TReg32RegClass">R600_TReg32RegClass</a>;</td></tr>
<tr><th id="92">92</th><td>  }</td></tr>
<tr><th id="93">93</th><td>}</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>bool</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16R600RegisterInfo26isPhysRegLiveAcrossClausesENS_8RegisterE" title='llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses' data-ref="_ZNK4llvm16R600RegisterInfo26isPhysRegLiveAcrossClausesENS_8RegisterE" data-ref-filename="_ZNK4llvm16R600RegisterInfo26isPhysRegLiveAcrossClausesENS_8RegisterE">isPhysRegLiveAcrossClauses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="13Reg" title='Reg' data-type='llvm::Register' data-ref="13Reg" data-ref-filename="13Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="96">96</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Reg.isVirtual());</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <b>switch</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#13Reg" title='Reg' data-ref="13Reg" data-ref-filename="13Reg">Reg</a>) {</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::OQAP" title='llvm::R600::OQAP' data-ref="llvm::R600::OQAP" data-ref-filename="llvm..R600..OQAP">OQAP</a>:</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::OQBP" title='llvm::R600::OQBP' data-ref="llvm::R600::OQBP" data-ref-filename="llvm..R600..OQBP">OQBP</a>:</td></tr>
<tr><th id="101">101</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::AR_X" title='llvm::R600::AR_X' data-ref="llvm::R600::AR_X" data-ref-filename="llvm..R600..AR_X">AR_X</a>:</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="103">103</th><td>  <b>default</b>:</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>void</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm16R600RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::R600RegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm16R600RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm16R600RegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="14MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="14MI" data-ref-filename="14MI">MI</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                           <em>int</em> <dfn class="local col5 decl" id="15SPAdj" title='SPAdj' data-type='int' data-ref="15SPAdj" data-ref-filename="15SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                           <em>unsigned</em> <dfn class="local col6 decl" id="16FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="16FIOperandNum" data-ref-filename="16FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col7 decl" id="17RS" title='RS' data-type='llvm::RegScavenger *' data-ref="17RS" data-ref-filename="17RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="112">112</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Subroutines not supported yet"</q>);</td></tr>
<tr><th id="113">113</th><td>}</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><em>void</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</dfn>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;<dfn class="local col8 decl" id="18Reserved" title='Reserved' data-type='llvm::BitVector &amp;' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="19Reg" title='Reg' data-type='unsigned int' data-ref="19Reg" data-ref-filename="19Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="116">116</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator" data-ref-filename="llvm..MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col0 decl" id="20R" title='R' data-type='llvm::MCRegAliasIterator' data-ref="20R" data-ref-filename="20R">R</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg" data-ref-filename="19Reg">Reg</a>, <b>this</b>, <b>true</b>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <b>for</b> (; <a class="local col0 ref" href="#20R" title='R' data-ref="20R" data-ref-filename="20R">R</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv" data-ref-filename="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv" data-ref-filename="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col0 ref" href="#20R" title='R' data-ref="20R" data-ref-filename="20R">R</a>)</td></tr>
<tr><th id="119">119</th><td>    <a class="local col8 ref" href="#18Reserved" title='Reserved' data-ref="18Reserved" data-ref-filename="18Reserved">Reserved</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj" data-ref-filename="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv" data-ref-filename="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col0 ref" href="#20R" title='R' data-ref="20R" data-ref-filename="20R">R</a>);</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>