#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 18 15:53:49 2021
# Process ID: 22180
# Current directory: C:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.runs/synth_1
# Command line: vivado.exe -log urcRover.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source urcRover.tcl
# Log file: C:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.runs/synth_1/urcRover.vds
# Journal file: C:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source urcRover.tcl -notrace
Command: synth_design -top urcRover -part xc7a35tcpg236-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:cmod_a7-35t:part0:1.1' used to customize the IP 'clk_wiz_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3584
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'urcRover' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
	Parameter SYSCLK_FREQ bound to: 100000000 - type: integer 
	Parameter NUM_ADCS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.runs/synth_1/.Xil/Vivado-22180-LAPTOP-ATM9938K/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.runs/synth_1/.Xil/Vivado-22180-LAPTOP-ATM9938K/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'railSensors' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/railSensors.sv:23]
	Parameter SYSCLK_FREQ bound to: 100000000 - type: integer 
	Parameter NUMADCS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AD7478' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:26]
	Parameter SYSCLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:56]
WARNING: [Synth 8-567] referenced signal 'rstn' should be on the sensitivity list [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:48]
WARNING: [Synth 8-567] referenced signal 'Serial.currentState' should be on the sensitivity list [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:48]
WARNING: [Synth 8-567] referenced signal 'adcStart' should be on the sensitivity list [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:48]
WARNING: [Synth 8-567] referenced signal 'tempData' should be on the sensitivity list [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:48]
WARNING: [Synth 8-567] referenced signal 'sdat' should be on the sensitivity list [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'AD7478' (2#1) [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'railSensors' (3#1) [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/railSensors.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'outData' does not match port width (40) of module 'railSensors' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:84]
INFO: [Synth 8-6157] synthesizing module 'serialController' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/serialController.sv:24]
	Parameter CLKFREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serialController' (4#1) [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/serialController.sv:24]
INFO: [Synth 8-6157] synthesizing module 'uartBlaster' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/uartBlaster.sv:2]
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/uartBlaster.sv:97]
WARNING: [Synth 8-88] always_ff block has no event control: cannot infer flip-flops [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/uartBlaster.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'uartBlaster' (5#1) [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/uartBlaster.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'urcRover' (6#1) [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.730 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1014.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'ADC_SCLK'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'RAIL12'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'RAIL5'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'RAIL3V3'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'BATTV'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'BATTI'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'CHA_TEMP'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'BATTA_TEMP'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'BATTB_TEMP'. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc:51]
Finished Parsing XDC File [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/urcRover_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/urcRover_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/urcRover_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1065.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1065.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1065.098 ; gain = 50.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1065.098 ; gain = 50.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for OSCCLK. (constraint file  c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for OSCCLK. (constraint file  c:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clkgen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1065.098 ; gain = 50.367
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uartBlaster'
WARNING: [Synth 8-327] inferring latch for variable 'cs_reg' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'mclk_reg' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'outData_reg' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'Serial.currentState_reg' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:55]
WARNING: [Synth 8-327] inferring latch for variable 'tempData_reg' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:80]
WARNING: [Synth 8-327] inferring latch for variable 'Serial.nextState_reg' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:55]
WARNING: [Synth 8-327] inferring latch for variable 'preDataCounter_reg' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:71]
WARNING: [Synth 8-327] inferring latch for variable 'postDataCounter_reg' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:92]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                    0000000000001 |                             0000
                 iSTATE6 |                    0000000000010 |                             0001
                 iSTATE0 |                    0000000000100 |                             0100
                 iSTATE9 |                    0000000001000 |                             1000
                 iSTATE8 |                    0000000010000 |                             1001
                 iSTATE5 |                    0000000100000 |                             1010
                 iSTATE4 |                    0000001000000 |                             1011
                 iSTATE3 |                    0000010000000 |                             1100
                 iSTATE1 |                    0000100000000 |                             1101
                iSTATE11 |                    0001000000000 |                             1110
                iSTATE10 |                    0010000000000 |                             1111
                 iSTATE2 |                    0100000000000 |                             0010
                  iSTATE |                    1000000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uartBlaster'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1065.098 ; gain = 50.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   6 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 5     
	  13 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 15    
	   6 Input    1 Bit        Muxes := 25    
	   7 Input    1 Bit        Muxes := 5     
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1065.098 ; gain = 50.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.098 ; gain = 50.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1065.098 ; gain = 50.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/I1 (LUT2)
     2: i_72/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_72/I2 (LUT3)
     4: i_153/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_153/I1 (LUT2)
     6: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_150"
Found timing loop:
     0: i_153/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_153/I1 (LUT2)
     2: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_153"
Found timing loop:
     0: i_148/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_148/I1 (LUT2)
     2: i_69/O (LUT1)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_69/I0 (LUT1)
     4: i_148/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_148"
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_149/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_149/I1 (LUT2)
     2: i_154/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_154/I1 (LUT2)
     4: i_67/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_67/I0 (LUT2)
     6: i_149/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_149"
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_154/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_154/I0 (LUT2)
     2: i_68/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_68/I1 (LUT3)
     4: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_154"
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_152/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_152/I0 (LUT2)
     2: i_156/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_156/I1 (LUT2)
     4: i_70/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_70/I1 (LUT2)
     6: i_152/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_152"
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_156/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_156/I0 (LUT2)
     2: i_61/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_61/I1 (LUT4)
     4: i_156/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_156"
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_157/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_157/I1 (LUT2)
     2: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_157"
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_151/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_151/I1 (LUT2)
     2: i_64/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_64/I3 (LUT4)
     4: i_151/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_151"
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_155/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_155/I1 (LUT2)
     2: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_155"
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_150/I0 (LUT2)
     2: i_62/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_62/I3 (LUT5)
     4: i_150/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_150"
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/I1 (LUT2)
     2: i_82/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_82/I2 (LUT3)
     4: i_165/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_165/I1 (LUT2)
     6: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_159"
Found timing loop:
     0: i_165/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_165/I1 (LUT2)
     2: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_165"
Found timing loop:
     0: i_158/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_158/I1 (LUT2)
     2: i_75/O (LUT1)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_75/I0 (LUT1)
     4: i_158/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_158"
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_160/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_160/I1 (LUT2)
     2: i_74/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_74/I0 (LUT2)
     4: i_160/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_160"
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_161/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_161/I0 (LUT2)
     2: i_162/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_162/I1 (LUT2)
     4: i_76/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_76/I1 (LUT2)
     6: i_161/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_161"
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_162/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_162/I0 (LUT2)
     2: i_77/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_77/I1 (LUT4)
     4: i_162/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_162"
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_163/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_163/I1 (LUT2)
     2: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_163"
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_164/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_164/I1 (LUT2)
     2: i_81/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_81/I3 (LUT4)
     4: i_164/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_164"
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_166/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_166/I1 (LUT2)
     2: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_166"
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_159/I0 (LUT2)
     2: i_73/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_73/I3 (LUT5)
     4: i_159/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_159"
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/I1 (LUT2)
     2: i_92/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_92/I2 (LUT3)
     4: i_174/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_174/I1 (LUT2)
     6: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_168"
Found timing loop:
     0: i_174/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_174/I1 (LUT2)
     2: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_174"
Found timing loop:
     0: i_167/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_167/I1 (LUT2)
     2: i_85/O (LUT1)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_85/I0 (LUT1)
     4: i_167/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_167"
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_169/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_169/I1 (LUT2)
     2: i_84/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_84/I0 (LUT2)
     4: i_169/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_169"
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_170/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_170/I0 (LUT2)
     2: i_171/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_171/I1 (LUT2)
     4: i_86/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_86/I1 (LUT2)
     6: i_170/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_170"
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_171/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_171/I0 (LUT2)
     2: i_87/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_87/I1 (LUT4)
     4: i_171/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_171"
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_172/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_172/I1 (LUT2)
     2: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_172"
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_173/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_173/I1 (LUT2)
     2: i_91/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_91/I3 (LUT4)
     4: i_173/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_173"
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_175/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_175/I1 (LUT2)
     2: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_175"
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_168/I0 (LUT2)
     2: i_83/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_83/I3 (LUT5)
     4: i_168/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_168"
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/I1 (LUT2)
     2: i_102/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_102/I2 (LUT3)
     4: i_183/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_183/I1 (LUT2)
     6: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_177"
Found timing loop:
     0: i_183/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_183/I1 (LUT2)
     2: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_183"
Found timing loop:
     0: i_176/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_176/I1 (LUT2)
     2: i_95/O (LUT1)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_95/I0 (LUT1)
     4: i_176/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_176"
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_178/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_178/I1 (LUT2)
     2: i_94/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_94/I0 (LUT2)
     4: i_178/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_178"
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_179/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_179/I0 (LUT2)
     2: i_180/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_180/I1 (LUT2)
     4: i_96/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_96/I1 (LUT2)
     6: i_179/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_179"
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_180/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_180/I0 (LUT2)
     2: i_97/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_97/I1 (LUT4)
     4: i_180/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_180"
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_181/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_181/I1 (LUT2)
     2: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_181"
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_182/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_182/I1 (LUT2)
     2: i_101/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_101/I3 (LUT4)
     4: i_182/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_182"
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_184/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_184/I1 (LUT2)
     2: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_184"
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_177/I0 (LUT2)
     2: i_93/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_93/I3 (LUT5)
     4: i_177/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_177"
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/I1 (LUT2)
     2: i_112/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_112/I2 (LUT3)
     4: i_192/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_192/I1 (LUT2)
     6: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_186"
Found timing loop:
     0: i_192/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_192/I1 (LUT2)
     2: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_192"
Found timing loop:
     0: i_185/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_185/I1 (LUT2)
     2: i_105/O (LUT1)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_105/I0 (LUT1)
     4: i_185/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_185"
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_187/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_187/I1 (LUT2)
     2: i_104/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_104/I0 (LUT2)
     4: i_187/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_187"
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_188/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_188/I0 (LUT2)
     2: i_189/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_189/I1 (LUT2)
     4: i_106/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: i_106/I1 (LUT2)
     6: i_188/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_188"
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_189/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_189/I0 (LUT2)
     2: i_107/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_107/I1 (LUT4)
     4: i_189/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I0 -to O i_189"
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_190/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_190/I1 (LUT2)
     2: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_190"
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_191/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_191/I1 (LUT2)
     2: i_111/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_111/I3 (LUT4)
     4: i_191/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_191"
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
Found timing loop:
     0: i_193/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_193/I1 (LUT2)
     2: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_186/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
INFO: [Common 17-14] Message 'Synth 8-295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Inferred a: "set_disable_timing -from I1 -to O i_193"
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/O (LUT2)
Found timing loop:
     0: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: i_186/I0 (LUT2)
     2: i_103/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: i_103/I3 (LUT5)
     4: i_186/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I0 -to O i_186"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1073.246 ; gain = 58.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1073.246 ; gain = 58.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1073.246 ; gain = 58.516
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_CS_OBUF with 1st driver pin 'sensing/genblk1[3].eightBitADC/cs_reg/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_CS_OBUF with 2nd driver pin 'sensing/genblk1[1].eightBitADC/cs_reg/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_CS_OBUF with 3rd driver pin 'sensing/genblk1[0].eightBitADC/cs_reg/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_CS_OBUF with 4th driver pin 'sensing/genblk1[2].eightBitADC/cs_reg/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_CS_OBUF with 5th driver pin 'sensing/genblk1[4].eightBitADC/cs_reg/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:51]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_MCLK_OBUF with 1st driver pin 'sensing/genblk1[3].eightBitADC/mclk_reg/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_MCLK_OBUF with 2nd driver pin 'sensing/genblk1[3].eightBitADC/mclk_reg__0/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_MCLK_OBUF with 3rd driver pin 'sensing/genblk1[1].eightBitADC/mclk_reg/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_MCLK_OBUF with 4th driver pin 'sensing/genblk1[1].eightBitADC/mclk_reg__0/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_MCLK_OBUF with 5th driver pin 'sensing/genblk1[0].eightBitADC/mclk_reg__0/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_MCLK_OBUF with 6th driver pin 'sensing/genblk1[0].eightBitADC/mclk_reg/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_MCLK_OBUF with 7th driver pin 'sensing/genblk1[2].eightBitADC/mclk_reg__0/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_MCLK_OBUF with 8th driver pin 'sensing/genblk1[2].eightBitADC/mclk_reg/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_MCLK_OBUF with 9th driver pin 'sensing/genblk1[4].eightBitADC/mclk_reg__0/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ADC_MCLK_OBUF with 10th driver pin 'sensing/genblk1[4].eightBitADC/mclk_reg/Q' [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:154]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Found timing loop:
     0: cs_reg_i_10/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_10/I3 (LUT4)
     2: cs_reg_i_10/O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_10"
Found timing loop:
     0: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__3/I4 (LUT6)
     2: cs_reg_i_7/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_7/I2 (LUT3)
     4: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_3__3"
Found timing loop:
     0: cs_reg_i_7/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_7/I2 (LUT3)
     2: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__3/I0 (LUT6)
     4: cs_reg_i_3__3/O (LUT6)
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_7"
Found timing loop:
     0: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__3/I3 (LUT6)
     2: cs_reg_i_6__3/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_6__3/I4 (LUT5)
     4: cs_reg_i_5/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: cs_reg_i_5/I1 (LUT2)
     6: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_3__3"
Found timing loop:
     0: cs_reg_i_5/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_5/I1 (LUT2)
     2: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__3/I2 (LUT6)
     4: cs_reg_i_5/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_5"
Found timing loop:
     0: cs_reg_i_6__3/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_6__3/I3 (LUT5)
     2: cs_reg_i_6__3/O (LUT5)
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_6__3"
Found timing loop:
     0: cs_reg_i_9/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_9/I3 (LUT4)
     2: cs_reg_i_6__3/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_6__3/I2 (LUT5)
     4: cs_reg_i_9/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_9"
Found timing loop:
     0: cs_reg_i_4__3/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_4__3/I1 (LUT3)
     2: cs_reg_i_4__3/O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_4__3"
Found timing loop:
     0: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__3/I1 (LUT6)
     2: cs_reg_i_4__3/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_4__3/I0 (LUT3)
     4: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_3__3"
Found timing loop:
     0: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__3/I0 (LUT6)
     2: cs_reg_i_3__3/O (LUT6)
Inferred a: "set_disable_timing -from I0 -to O cs_reg_i_3__3"
Found timing loop:
     0: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__3/O (LUT6)
Found timing loop:
     0: cs_reg_i_3__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__3/O (LUT6)
Found timing loop:
     0: cs_reg_i_11/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_11/I5 (LUT6)
     2: cs_reg_i_11/O (LUT6)
Inferred a: "set_disable_timing -from I5 -to O cs_reg_i_11"
Found timing loop:
     0: cs_reg_i_12/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_12/I4 (LUT5)
     2: cs_reg_i_12/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_12"
Found timing loop:
     0: cs_reg_i_7__0/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_7__0/I2 (LUT3)
     2: cs_reg_i_3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3/I4 (LUT6)
     4: cs_reg_i_7__0/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_7__0"
Found timing loop:
     0: cs_reg_i_3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3/I4 (LUT6)
     2: cs_reg_i_7__0/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_7__0/I1 (LUT3)
     4: cs_reg_i_7__0/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_3"
Found timing loop:
     0: cs_reg_i_6/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_6/I4 (LUT5)
     2: cs_reg_i_9__0/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_9__0/I2 (LUT3)
     4: cs_reg_i_6/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_6"
Found timing loop:
     0: cs_reg_i_3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3/I3 (LUT6)
     2: cs_reg_i_3/O (LUT6)
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_3"
Found timing loop:
     0: cs_reg_i_3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3/I2 (LUT6)
     2: cs_reg_i_6/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_6/I3 (LUT5)
     4: cs_reg_i_5__0/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: cs_reg_i_5__0/I1 (LUT2)
     6: cs_reg_i_3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_3"
Found timing loop:
     0: cs_reg_i_5__0/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_5__0/I1 (LUT2)
     2: cs_reg_i_3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3/I1 (LUT6)
     4: cs_reg_i_5__0/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_5__0"
Found timing loop:
     0: cs_reg_i_4/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_4/I2 (LUT3)
     2: cs_reg_i_3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3/I0 (LUT6)
     4: cs_reg_i_4/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_4"
Found timing loop:
     0: cs_reg_i_6/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_6/I1 (LUT5)
     2: cs_reg_i_6/O (LUT5)
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_6"
Found timing loop:
     0: cs_reg_i_3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3/O (LUT6)
Found timing loop:
     0: cs_reg_i_7__0/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_7__0/I1 (LUT3)
     2: cs_reg_i_7__0/O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_7__0"
Found timing loop:
     0: cs_reg_i_11__0/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_11__0/I5 (LUT6)
     2: cs_reg_i_11__0/O (LUT6)
Inferred a: "set_disable_timing -from I5 -to O cs_reg_i_11__0"
Found timing loop:
     0: cs_reg_i_10__0/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_10__0/I3 (LUT4)
     2: cs_reg_i_10__0/O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_10__0"
Found timing loop:
     0: cs_reg_i_12__0/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_12__0/I4 (LUT5)
     2: cs_reg_i_12__0/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_12__0"
Found timing loop:
     0: cs_reg_i_7__1/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_7__1/I2 (LUT3)
     2: cs_reg_i_3__0/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__0/I4 (LUT6)
     4: cs_reg_i_7__1/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_7__1"
Found timing loop:
     0: cs_reg_i_3__0/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__0/I4 (LUT6)
     2: cs_reg_i_7__1/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_7__1/I1 (LUT3)
     4: cs_reg_i_7__1/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_3__0"
Found timing loop:
     0: cs_reg_i_6__0/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_6__0/I4 (LUT5)
     2: cs_reg_i_9__1/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_9__1/I2 (LUT3)
     4: cs_reg_i_6__0/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_6__0"
Found timing loop:
     0: cs_reg_i_3__0/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__0/I3 (LUT6)
     2: cs_reg_i_3__0/O (LUT6)
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_3__0"
Found timing loop:
     0: cs_reg_i_3__0/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__0/I2 (LUT6)
     2: cs_reg_i_6__0/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_6__0/I3 (LUT5)
     4: cs_reg_i_5__1/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: cs_reg_i_5__1/I1 (LUT2)
     6: cs_reg_i_3__0/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_3__0"
Found timing loop:
     0: cs_reg_i_5__1/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_5__1/I1 (LUT2)
     2: cs_reg_i_3__0/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__0/I1 (LUT6)
     4: cs_reg_i_5__1/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_5__1"
Found timing loop:
     0: cs_reg_i_4__0/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_4__0/I2 (LUT3)
     2: cs_reg_i_3__0/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__0/I0 (LUT6)
     4: cs_reg_i_4__0/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_4__0"
Found timing loop:
     0: cs_reg_i_6__0/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_6__0/I1 (LUT5)
     2: cs_reg_i_6__0/O (LUT5)
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_6__0"
Found timing loop:
     0: cs_reg_i_3__0/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__0/O (LUT6)
Found timing loop:
     0: cs_reg_i_7__1/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_7__1/I1 (LUT3)
     2: cs_reg_i_7__1/O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_7__1"
Found timing loop:
     0: cs_reg_i_11__1/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_11__1/I5 (LUT6)
     2: cs_reg_i_11__1/O (LUT6)
Inferred a: "set_disable_timing -from I5 -to O cs_reg_i_11__1"
Found timing loop:
     0: cs_reg_i_10__1/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_10__1/I3 (LUT4)
     2: cs_reg_i_10__1/O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_10__1"
Found timing loop:
     0: cs_reg_i_12__1/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_12__1/I4 (LUT5)
     2: cs_reg_i_12__1/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_12__1"
Found timing loop:
     0: cs_reg_i_7__2/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_7__2/I2 (LUT3)
     2: cs_reg_i_3__1/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__1/I4 (LUT6)
     4: cs_reg_i_7__2/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_7__2"
Found timing loop:
     0: cs_reg_i_3__1/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__1/I4 (LUT6)
     2: cs_reg_i_7__2/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_7__2/I1 (LUT3)
     4: cs_reg_i_7__2/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_3__1"
Found timing loop:
     0: cs_reg_i_6__1/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_6__1/I4 (LUT5)
     2: cs_reg_i_9__2/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_9__2/I2 (LUT3)
     4: cs_reg_i_6__1/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_6__1"
Found timing loop:
     0: cs_reg_i_3__1/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__1/I3 (LUT6)
     2: cs_reg_i_3__1/O (LUT6)
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_3__1"
Found timing loop:
     0: cs_reg_i_3__1/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__1/I2 (LUT6)
     2: cs_reg_i_6__1/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_6__1/I3 (LUT5)
     4: cs_reg_i_5__2/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: cs_reg_i_5__2/I1 (LUT2)
     6: cs_reg_i_3__1/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_3__1"
Found timing loop:
     0: cs_reg_i_5__2/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_5__2/I1 (LUT2)
     2: cs_reg_i_3__1/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__1/I1 (LUT6)
     4: cs_reg_i_5__2/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_5__2"
Found timing loop:
     0: cs_reg_i_4__1/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_4__1/I2 (LUT3)
     2: cs_reg_i_3__1/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__1/I0 (LUT6)
     4: cs_reg_i_4__1/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_4__1"
Found timing loop:
     0: cs_reg_i_6__1/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_6__1/I1 (LUT5)
     2: cs_reg_i_6__1/O (LUT5)
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_6__1"
Found timing loop:
     0: cs_reg_i_3__1/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__1/O (LUT6)
Found timing loop:
     0: cs_reg_i_7__2/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_7__2/I1 (LUT3)
     2: cs_reg_i_7__2/O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_7__2"
Found timing loop:
     0: cs_reg_i_11__2/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_11__2/I5 (LUT6)
     2: cs_reg_i_11__2/O (LUT6)
Inferred a: "set_disable_timing -from I5 -to O cs_reg_i_11__2"
Found timing loop:
     0: cs_reg_i_10__2/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_10__2/I3 (LUT4)
     2: cs_reg_i_10__2/O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_10__2"
Found timing loop:
     0: cs_reg_i_12__2/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_12__2/I4 (LUT5)
     2: cs_reg_i_12__2/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_12__2"
Found timing loop:
     0: cs_reg_i_7__3/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_7__3/I2 (LUT3)
     2: cs_reg_i_3__2/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__2/I4 (LUT6)
     4: cs_reg_i_7__3/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_7__3"
Found timing loop:
     0: cs_reg_i_3__2/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__2/I4 (LUT6)
     2: cs_reg_i_7__3/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_7__3/I1 (LUT3)
     4: cs_reg_i_7__3/O (LUT3)
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_3__2"
Found timing loop:
     0: cs_reg_i_6__2/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_6__2/I4 (LUT5)
     2: cs_reg_i_9__3/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_9__3/I2 (LUT3)
     4: cs_reg_i_6__2/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_6__2"
Found timing loop:
     0: cs_reg_i_3__2/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__2/I3 (LUT6)
     2: cs_reg_i_3__2/O (LUT6)
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_3__2"
Found timing loop:
     0: cs_reg_i_3__2/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__2/I2 (LUT6)
     2: cs_reg_i_6__2/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_6__2/I3 (LUT5)
     4: cs_reg_i_5__3/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     5: cs_reg_i_5__3/I1 (LUT2)
     6: cs_reg_i_3__2/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_3__2"
Found timing loop:
     0: cs_reg_i_5__3/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_5__3/I1 (LUT2)
     2: cs_reg_i_3__2/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__2/I1 (LUT6)
     4: cs_reg_i_5__3/O (LUT2)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_5__3"
Found timing loop:
     0: cs_reg_i_4__2/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_4__2/I2 (LUT3)
     2: cs_reg_i_3__2/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     3: cs_reg_i_3__2/I0 (LUT6)
     4: cs_reg_i_4__2/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
Inferred a: "set_disable_timing -from I2 -to O cs_reg_i_4__2"
Found timing loop:
     0: cs_reg_i_6__2/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_6__2/I1 (LUT5)
     2: cs_reg_i_6__2/O (LUT5)
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_6__2"
Found timing loop:
     0: cs_reg_i_3__2/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_3__2/O (LUT6)
Found timing loop:
     0: cs_reg_i_7__3/O (LUT3)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_7__3/I1 (LUT3)
     2: cs_reg_i_7__3/O (LUT3)
Inferred a: "set_disable_timing -from I1 -to O cs_reg_i_7__3"
Found timing loop:
     0: cs_reg_i_11__3/O (LUT6)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_11__3/I5 (LUT6)
     2: cs_reg_i_11__3/O (LUT6)
Inferred a: "set_disable_timing -from I5 -to O cs_reg_i_11__3"
Found timing loop:
     0: cs_reg_i_10__3/O (LUT4)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_10__3/I3 (LUT4)
     2: cs_reg_i_10__3/O (LUT4)
Inferred a: "set_disable_timing -from I3 -to O cs_reg_i_10__3"
Found timing loop:
     0: cs_reg_i_12__3/O (LUT5)
      [C:/Xilinx/Projects/rover_firmware/urc_rover/src/hdl/AD7478.sv:49]
     1: cs_reg_i_12__3/I4 (LUT5)
     2: cs_reg_i_12__3/O (LUT5)
Inferred a: "set_disable_timing -from I4 -to O cs_reg_i_12__3"
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1073.246 ; gain = 58.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1073.246 ; gain = 58.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1073.246 ; gain = 58.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1073.246 ; gain = 58.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |     8|
|4     |LUT1    |     7|
|5     |LUT2    |    30|
|6     |LUT3    |    34|
|7     |LUT4    |    40|
|8     |LUT5    |    69|
|9     |LUT6    |    16|
|10    |FDRE    |    67|
|11    |LD      |    65|
|12    |IBUF    |     1|
|13    |OBUF    |     3|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1073.246 ; gain = 58.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 183 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1073.246 ; gain = 8.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1073.246 ; gain = 58.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1079.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 15 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1085.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LD => LDCE: 50 instances
  LD => LDCE (inverted pins: G): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 25 Warnings, 115 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1085.070 ; gain = 70.340
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/rover_firmware/urc_rover/urc_rover.runs/synth_1/urcRover.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file urcRover_utilization_synth.rpt -pb urcRover_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 18 15:54:30 2021...
