# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../src/spi/spi_master_slave_v3_clk_crtl.sv" \
"../../../../../../src/spi/tb_spi_master_slave_v3_clk_crtl_50M.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
