// Seed: 2176459666
`define pp_5 0
module module_0 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2,
    output reg   id_3,
    input  logic id_4
);
  assign id_2 = 1 - 1;
  logic id_5;
  type_14(
      id_0, 1, 1 == 1
  );
  reg   id_6 = 1;
  logic id_7 = id_4;
  always #1 id_3 <= #1 1;
  assign id_6 = 1'b0;
  always @(*) id_3 = id_6;
endmodule
