Search.setIndex({"docnames": ["index", "library/axi_dmac/index", "library/spi_engine/axi_spi_engine", "library/spi_engine/control-interface", "library/spi_engine/index", "library/spi_engine/instruction-format", "library/spi_engine/offload-control-interface", "library/spi_engine/spi-bus-interface", "library/spi_engine/spi_engine_execution", "library/spi_engine/spi_engine_interconnect", "library/spi_engine/spi_engine_offload", "library/spi_engine/tutorial", "library/template_framework/index", "library/template_framework/instruction-set", "library/template_framework/interface", "library/template_framework/template_module", "library/template_ip/index", "projects/template/index", "user_guide/docs_guidelines", "user_guide/index", "user_guide/porting_project"], "filenames": ["index.rst", "library/axi_dmac/index.rst", "library/spi_engine/axi_spi_engine.rst", "library/spi_engine/control-interface.rst", "library/spi_engine/index.rst", "library/spi_engine/instruction-format.rst", "library/spi_engine/offload-control-interface.rst", "library/spi_engine/spi-bus-interface.rst", "library/spi_engine/spi_engine_execution.rst", "library/spi_engine/spi_engine_interconnect.rst", "library/spi_engine/spi_engine_offload.rst", "library/spi_engine/tutorial.rst", "library/template_framework/index.rst", "library/template_framework/instruction-set.rst", "library/template_framework/interface.rst", "library/template_framework/template_module.rst", "library/template_ip/index.rst", "projects/template/index.rst", "user_guide/docs_guidelines.rst", "user_guide/index.rst", "user_guide/porting_project.rst"], "titles": ["HDL Reference Designs", "High-Speed DMA Controller", "AXI SPI Engine Module", "SPI Engine Control Interface", "SPI Engine", "SPI Engine Instruction Set Specification", "SPI Engine Offload Control Interface", "SPI Bus Interface", "SPI Engine Execution Module", "SPI Engine Interconnect Module", "SPI Engine Offload Module", "SPI Engine Tutorial - PulSAR-ADC", "Framework Template", "Template Instruction Set Specification", "Template Interface", "Template Module", "IP Template", "Project template", "Documentation guidelines", "User Guide", "Porting ADI\u2019s HDL reference designs"], "terms": {"work": [0, 1, 11, 20], "progress": [0, 1, 2, 5], "all": [0, 1, 2, 8, 11, 18, 20], "content": [0, 1, 2, 6, 18], "avail": [0, 1, 4, 5, 16, 18, 20], "wiki": [0, 18, 20], "have": [0, 1, 2, 9, 11, 18, 20], "been": [0, 1, 2, 3, 6, 9, 16, 18], "import": [0, 18, 20], "yet": [0, 1], "analog": [0, 1, 4, 6, 12, 18], "devic": [0, 1, 4, 5, 12, 16, 18, 20], "inc": [0, 18], "librari": [0, 11, 16, 18], "project": [0, 2, 7, 8, 9, 10, 11, 15, 18, 19], "variou": [0, 5], "prototyp": 0, "system": [0, 1, 4, 7, 16, 20], "thi": [0, 1, 2, 4, 5, 6, 8, 9, 10, 11, 12, 15, 16, 18, 20], "repositori": [0, 11, 16, 18, 20], "contain": [0, 1, 2, 4, 8, 10, 11, 12, 18, 20], "code": [0, 7, 11, 20], "verilog": [0, 1, 2, 8, 9, 10, 15, 16, 18, 20], "vhdl": 0, "requir": [0, 1, 4, 5, 7, 11, 18, 20], "tcl": [0, 2, 8, 9, 10, 11, 15, 16, 20], "script": [0, 2, 8, 9, 10, 11, 15, 20], "creat": [0, 11, 16, 18], "build": [0, 11, 18], "specif": [0, 4, 11, 12, 16, 20], "fpga": [0, 7, 11, 16, 18, 20], "exampl": [0, 1, 16, 18], "us": [0, 1, 2, 3, 4, 5, 6, 8, 9, 11, 12, 13, 14, 16, 18, 20], "xilinx": [0, 1, 16, 18], "intel": [0, 1, 16, 18], "tool": [0, 11, 18, 20], "chain": 0, "The": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 18, 20], "dmac": [1, 18], "i": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 18], "throughput": 1, "gener": [1, 2, 4, 5, 7, 8, 9, 10, 11, 15, 16, 18], "purpos": [1, 11, 18], "intend": [1, 4, 12], "between": [1, 3, 6, 9, 11, 16, 18, 20], "memori": [1, 2, 4, 6, 11, 16], "other": [1, 2, 5, 6, 8, 11, 18, 20], "like": [1, 18, 20], "convert": [1, 4, 11, 18], "multipl": [1, 2, 4, 8, 9, 16], "type": [1, 2, 8, 9, 10, 15, 16, 18, 20], "axi3": 1, "4": [1, 2, 5, 10, 13, 16, 18], "axi4": [1, 2, 11], "adi": [1, 2, 11, 16, 18, 19], "fifo": [1, 16], "zero": 1, "latenc": [1, 4, 11], "switch": [1, 2, 20], "over": [1, 2, 4, 11], "architectur": [1, 20], "allow": [1, 2, 4, 9, 10, 11, 16, 18], "continu": [1, 2], "famili": [1, 4, 11, 12, 20], "lut": 1, "ff": 1, "arria": [1, 16, 20], "10": [1, 5, 11, 13, 16, 20], "tbd": 1, "artix": 1, "7": [1, 2, 3, 5, 11, 13, 16, 20], "kintex": 1, "virtex": 1, "name": [1, 2, 3, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 20], "descript": [1, 2, 3, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15, 18], "v": [1, 2, 5, 8, 9, 10, 13, 15, 16, 20], "sourc": [1, 2, 8, 9, 10, 11, 15, 16, 18, 20], "default": [1, 2, 5, 8, 9, 10, 11, 15, 16, 18], "valu": [1, 2, 5, 6, 8, 9, 10, 11, 13, 15, 16, 18], "choic": [1, 2, 8, 9, 10, 15, 16, 18], "rang": [1, 2, 8, 9, 10, 11, 15, 16, 18], "id": [1, 2, 5, 16], "instanc": [1, 2, 16], "number": [1, 2, 5, 8, 9, 10, 11, 13, 15, 16, 18], "long": [1, 2, 6, 8, 9, 10, 15, 16, 18], "0": [1, 2, 3, 5, 8, 11, 13, 14, 16, 20], "dma_data_width_src": [1, 11], "path": [1, 11, 18, 20], "width": [1, 2, 3, 8, 9, 10, 11, 14, 15, 16], "bit": [1, 2, 4, 5, 11, 13, 16], "64": [1, 11], "16": [1, 2, 4, 5, 8, 10, 11, 16], "32": [1, 8, 11], "128": [1, 11], "256": [1, 2, 8, 9, 10, 11, 15, 16, 18], "512": 1, "1024": 1, "2048": 1, "dma_data_width_dest": [1, 11], "destin": [1, 11], "dma_length_width": 1, "2": [1, 2, 4, 5, 8, 10, 11, 12, 13, 16, 18, 20], "24": [1, 4, 8, 11, 16], "from": [1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 15, 16, 18, 20], "8": [1, 2, 5, 7, 8, 9, 10, 11, 13, 15, 16, 18], "dma_2d_transf": [1, 11], "enabl": [1, 2, 6, 7, 9, 10, 16], "bool": [1, 2, 8, 10], "fals": [1, 2, 8, 10, 18], "async_clk_req_src": 1, "whether": [1, 8], "request": [1, 16, 18], "clock": [1, 2, 5, 7, 8, 9, 10, 15, 16, 20], "domain": [1, 2, 8, 9, 10, 11, 15], "ar": [1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 12, 15, 16, 18, 20], "asynchron": [1, 2, 10], "true": 1, "async_clk_src_dest": 1, "async_clk_dest_req": 1, "axi_slice_dest": [1, 11], "insert": [1, 2, 5], "extra": 1, "slice": 1, "axi_slice_src": [1, 11], "sync_transfer_start": [1, 11], "dma_axi_protocol_dest": 1, "protocol": [1, 3], "version": [1, 2, 16], "destion": 1, "1": [1, 2, 3, 4, 5, 7, 8, 9, 10, 11, 13, 15, 16, 18, 20], "dma_axi_protocol_src": 1, "dma_type_dest": [1, 11], "mm": [1, 11], "dma_type_src": [1, 11], "dma_axi_addr_width": 1, "maximum": [1, 2, 11, 16, 20], "max_bytes_per_burst": 1, "burst": 1, "byte": [1, 2, 16], "must": [1, 5, 6, 13, 16, 18, 20], "power": [1, 4, 8, 11, 20], "beat": 1, "4096": 1, "largest": [1, 5], "both": [1, 3, 6, 18, 20], "depend": [1, 2, 4, 5, 7, 8, 9, 10, 11, 15, 16], "select": [1, 7, 8, 11, 13, 16], "For": [1, 2, 4, 18, 20], "per": 1, "while": [1, 2, 4, 16, 18], "non": [1, 19, 20], "unlimit": 1, "provid": [1, 2, 5, 11, 18, 20], "reason": [1, 20], "upper": 1, "threshold": 1, "done": [1, 9, 16], "core": [1, 2, 3, 6, 8, 10, 11], "fifo_s": 1, "defin": [1, 3, 4, 8, 11, 20], "axi_id_width_src": 1, "src": [1, 20], "axi_id_width_dest": 1, "dest": 1, "dma_axis_id_w": 1, "w": [1, 5, 13], "dma_axis_dest_w": 1, "disable_debug_regist": 1, "disabl": [1, 2, 18], "debug": [1, 2], "enable_diagnostics_if": 1, "add": [1, 16, 20], "insight": 1, "onli": [1, 2, 7, 11, 16, 18, 20], "allow_asym_mem": 1, "asym": 1, "mem": 1, "cache_coherent_dest": 1, "assum": [1, 2, 7, 10, 11, 16], "cach": 1, "coher": 1, "lite": [1, 2, 11], "bu": [1, 2, 3, 4, 5, 8, 9, 10, 11, 15, 16, 18], "access": [1, 2, 4, 8, 9, 16, 18], "modul": [1, 5, 6, 7, 13, 16, 18, 20], "physic": [1, 2, 7, 8, 9, 10, 11, 15, 18], "logic": [1, 2, 4, 7, 8, 9, 10, 15], "direct": [1, 2, 3, 6, 7, 8, 9, 10, 14, 15], "s_axi_awaddr": [1, 2], "awaddr": [1, 2], "s_axi_awprot": [1, 2], "awprot": [1, 2], "s_axi_awvalid": [1, 2], "awvalid": [1, 2], "s_axi_awreadi": [1, 2], "awreadi": [1, 2], "out": [1, 2, 4, 8, 9, 10, 15, 16, 20], "s_axi_wdata": [1, 2], "wdata": [1, 2], "s_axi_wstrb": [1, 2], "wstrb": [1, 2], "s_axi_wvalid": [1, 2], "wvalid": [1, 2], "s_axi_wreadi": [1, 2], "wreadi": [1, 2], "s_axi_bresp": [1, 2], "bresp": [1, 2], "s_axi_bvalid": [1, 2], "bvalid": [1, 2], "s_axi_breadi": [1, 2], "breadi": [1, 2], "s_axi_araddr": [1, 2], "araddr": [1, 2], "s_axi_arprot": [1, 2], "arprot": [1, 2], "s_axi_arvalid": [1, 2], "arvalid": [1, 2], "s_axi_arreadi": [1, 2], "arreadi": [1, 2], "s_axi_rdata": [1, 2], "rdata": [1, 2], "s_axi_rresp": [1, 2], "rresp": [1, 2], "s_axi_rvalid": [1, 2], "rvalid": [1, 2], "s_axi_rreadi": [1, 2], "rreadi": [1, 2], "clk": [1, 2, 5, 8, 9, 11, 13, 15], "reset": [1, 2, 6, 8, 9, 10, 15], "state": [1, 2, 5, 7, 8, 9, 10, 16, 18, 20], "rst": [1, 2, 18], "m_dest_axi_awid": 1, "awid": 1, "m_dest_axi_awaddr": 1, "m_dest_axi_awlen": 1, "awlen": 1, "m_dest_axi_aws": 1, "awsiz": 1, "m_dest_axi_awburst": 1, "awburst": 1, "m_dest_axi_awlock": 1, "awlock": 1, "m_dest_axi_awcach": 1, "awcach": 1, "m_dest_axi_awprot": 1, "m_dest_axi_awvalid": 1, "m_dest_axi_awreadi": 1, "m_dest_axi_wid": 1, "wid": 1, "m_dest_axi_wdata": 1, "m_dest_axi_wstrb": 1, "m_dest_axi_wlast": 1, "wlast": 1, "m_dest_axi_wvalid": 1, "m_dest_axi_wreadi": 1, "m_dest_axi_bid": 1, "bid": 1, "m_dest_axi_bresp": 1, "m_dest_axi_bvalid": 1, "m_dest_axi_breadi": 1, "m_dest_axi_arid": 1, "arid": 1, "m_dest_axi_araddr": 1, "m_dest_axi_arlen": 1, "arlen": 1, "m_dest_axi_ars": 1, "arsiz": 1, "m_dest_axi_arburst": 1, "arburst": 1, "m_dest_axi_arlock": 1, "arlock": 1, "m_dest_axi_arcach": 1, "arcach": 1, "m_dest_axi_arprot": 1, "m_dest_axi_arvalid": 1, "m_dest_axi_arreadi": 1, "m_dest_axi_rid": 1, "rid": 1, "m_dest_axi_rdata": 1, "m_dest_axi_rresp": 1, "m_dest_axi_rlast": 1, "rlast": 1, "m_dest_axi_rvalid": 1, "m_dest_axi_rreadi": 1, "m_src_axi_awid": 1, "m_src_axi_awaddr": 1, "m_src_axi_awlen": 1, "m_src_axi_aws": 1, "m_src_axi_awburst": 1, "m_src_axi_awlock": 1, "m_src_axi_awcach": 1, "m_src_axi_awprot": 1, "m_src_axi_awvalid": 1, "m_src_axi_awreadi": 1, "m_src_axi_wid": 1, "m_src_axi_wdata": 1, "m_src_axi_wstrb": 1, "m_src_axi_wlast": 1, "m_src_axi_wvalid": 1, "m_src_axi_wreadi": 1, "m_src_axi_bid": 1, "m_src_axi_bresp": 1, "m_src_axi_bvalid": 1, "m_src_axi_breadi": 1, "m_src_axi_arid": 1, "m_src_axi_araddr": 1, "m_src_axi_arlen": 1, "m_src_axi_ars": 1, "m_src_axi_arburst": 1, "m_src_axi_arlock": 1, "m_src_axi_arcach": 1, "m_src_axi_arprot": 1, "m_src_axi_arvalid": 1, "m_src_axi_arreadi": 1, "m_src_axi_rid": 1, "m_src_axi_rdata": 1, "m_src_axi_rresp": 1, "m_src_axi_rlast": 1, "m_src_axi_rvalid": 1, "m_src_axi_rreadi": 1, "present": [1, 4, 5, 9, 11, 12, 18, 20], "when": [1, 2, 3, 4, 5, 6, 7, 9, 10, 18, 20], "s_axis_readi": 1, "treadi": [1, 10], "s_axis_valid": 1, "tvalid": [1, 10], "s_axis_data": 1, "tdata": [1, 10], "s_axis_strb": 1, "tstrb": 1, "s_axis_keep": 1, "tkeep": 1, "s_axis_us": 1, "tuser": 1, "s_axis_id": 1, "tid": 1, "s_axis_dest": 1, "tdest": 1, "s_axis_last": 1, "tlast": 1, "m_axis_readi": 1, "m_axis_valid": 1, "m_axis_data": 1, "m_axis_strb": 1, "m_axis_keep": 1, "m_axis_us": 1, "m_axis_id": 1, "m_axis_dest": 1, "m_axis_last": 1, "fifo_wr_en": 1, "en": [1, 18], "fifo_wr_din": 1, "fifo_wr_overflow": 1, "overflow": [1, 16], "fifo_wr_sync": 1, "sync": [1, 2, 3, 5, 8, 9, 16], "fifo_wr_xfer_req": 1, "xfer_req": 1, "fifo_rd_en": 1, "fifo_rd_dout": 1, "fifo_rd_valid": 1, "valid": [1, 2, 3, 11, 14, 20], "fifo_rd_underflow": 1, "underflow": 1, "output": [1, 2, 3, 4, 5, 6, 7, 10, 11, 14, 16], "assert": [1, 2, 3, 6, 8, 10, 16], "least": [1, 2, 11], "one": [1, 2, 6, 9, 11, 18, 20], "pend": [1, 2], "tabl": [1, 2, 8, 9, 10, 11, 15, 16, 20], "s_axis_xfer_req": 1, "m_axis_xfer_req": 1, "fifo_rd_xfer_req": 1, "dest_diag_level_burst": 1, "dword": [1, 2, 16], "0x0": [1, 2, 16], "follow": [1, 2, 3, 5, 7, 11, 18, 20], "semant": [1, 2], "current": [1, 2, 5, 6, 8, 16, 18, 20], "04": 1, "61": 1, "31": [1, 2, 16], "version_major": [1, 2], "ro": [1, 2, 16], "0x04": 1, "15": [1, 2, 3, 5, 11, 13, 14, 16], "version_minor": [1, 2], "0x03": 1, "version_patch": [1, 2], "0x61": 1, "0x1": [1, 2, 16], "0x4": [1, 2, 16], "peripheral_id": [1, 2], "0x2": [1, 2, 16], "0x8": [1, 2, 16], "scratch": [1, 2, 16], "rw": [1, 2, 16], "0x00000000": [1, 2, 16], "0x3": [1, 2, 16], "0xc": [1, 2, 16], "0x444d4143": 1, "d": 1, "m": [1, 16], "A": [1, 4, 5, 9, 18, 20], "c": [1, 7, 8, 11], "0x10": [1, 2, 16], "interface_descript": 1, "3": [1, 2, 5, 8, 11, 13, 16, 18], "bytes_per_beat_dest_log2": 1, "log2": 1, "5": [1, 2, 5, 11, 13, 16], "11": [1, 5, 13, 16], "bytes_per_beat_src_log2": 1, "13": [1, 5, 13, 16], "12": [1, 4, 5, 11, 13, 16], "19": [1, 16], "bytes_per_burst_width": 1, "0x20": [1, 2, 16], "0x80": [1, 2, 16], "irq_mask": [1, 2], "transfer_complet": 1, "mask": [1, 2, 16], "transfer_queu": 1, "0x21": [1, 2, 16], "0x84": [1, 2, 16], "irq_pend": [1, 2], "rw1c": [1, 2, 16], "ha": [1, 2, 3, 5, 6, 8, 9, 11, 13, 16, 20], "complet": [1, 2, 6, 9, 16], "either": [1, 6, 11, 18, 20], "an": [1, 2, 4, 8, 11, 16, 18], "error": [1, 16, 20], "occur": [1, 2, 6, 16], "dure": [1, 5, 16, 18], "0x22": [1, 2, 16], "0x88": [1, 2, 16], "irq_sourc": [1, 2], "clear": [1, 2, 6, 16], "togeth": [1, 4, 12], "correspond": [1, 20], "0x100": [1, 2, 16], "0x400": [1, 16], "paus": [1, 5], "activ": [1, 2, 6, 8, 9, 10, 16], "It": [1, 2, 3, 4, 5, 6, 8, 9, 11, 18, 20], "resum": 1, "onc": [1, 9, 16], "again": [1, 20], "0x101": [1, 16], "0x404": [1, 16], "transfer_id": 1, "0x00": [1, 2, 16], "next": [1, 6, 11], "after": [1, 2, 5, 6, 9, 13, 16, 20], "can": [1, 2, 4, 5, 6, 7, 8, 9, 11, 13, 16, 18, 20], "check": [1, 2, 11, 18], "finish": 1, "transfer_don": 1, "transfer_submit": 1, "0x102": [1, 16], "0x408": [1, 16], "write": [1, 2, 6, 13, 16, 20], "queue": 1, "new": [1, 2, 3, 5, 6, 13, 20], "transit": [1, 5, 16], "back": 1, "queu": 1, "channel": [1, 4], "effect": [1, 2, 16], "0x103": 1, "0x40c": 1, "flag": 1, "field": [1, 18], "put": 1, "mode": [1, 7, 11], "In": [1, 2, 6, 7, 11, 20], "re": [1, 4, 5, 6, 9, 10, 11, 20], "end": [1, 2, 5, 18], "partial_reporting_en": 1, "0x104": [1, 2, 16], "0x410": [1, 16], "dest_address": 1, "need": [1, 2, 11, 16, 20], "0x105": [1, 16], "0x414": [1, 16], "src_address": 1, "read": [1, 2, 5, 11, 13, 16], "0x106": [1, 16], "0x418": [1, 16], "x_length": 1, "23": [1, 16, 18], "max": [1, 7, 8, 11], "n": [1, 5, 11, 13, 16, 20], "b1": [1, 16], "0x107": 1, "0x41c": 1, "y_length": 1, "0x000000": 1, "row": 1, "note": [1, 16], "0x108": [1, 2, 16], "0x420": [1, 16], "dest_strid": 1, "0x109": [1, 16], "0x424": [1, 16], "src_stride": 1, "0x10a": [1, 16], "0x428": [1, 16], "If": [1, 2, 3, 5, 6, 7, 10, 13, 16, 20], "x": 1, "automat": [1, 2, 20], "transfer_0_don": 1, "transfer_1_don": 1, "transfer_2_don": 1, "transfer_3_don": 1, "partial_transfer_don": 1, "0x10b": 1, "0x42c": 1, "active_transfer_id": 1, "equal": [1, 2, 5], "0x10c": 1, "0x430": 1, "reserv": [1, 5, 13, 16], "futur": 1, "usag": 1, "alwai": [1, 2, 5, 11, 13, 18, 20], "return": [1, 2], "0x10d": 1, "0x434": 1, "current_dest_address": 1, "which": [1, 2, 3, 4, 5, 7, 8, 10, 11, 13, 14, 16, 18, 20], "sampl": [1, 2, 5, 16], "written": [1, 2, 6, 18], "0x10e": 1, "0x438": 1, "current_src_address": 1, "form": [1, 8, 11, 16], "0x112": 1, "0x448": 1, "transfer_progress": 1, "should": [1, 2, 7, 18, 20], "0x113": 1, "0x44c": 1, "partial_transfer_length": 1, "partial_length": 1, "partial": 1, "repres": [1, 7, 16], "receiv": [1, 2, 3, 5, 8, 10, 11, 16, 20], "until": [1, 2, 5, 6, 9], "moment": 1, "smaller": 1, "than": [1, 2, 6, 18], "program": [1, 2, 4, 6, 10, 16], "0x114": [1, 2], "0x450": 1, "partial_transfer_id": 1, "wa": [1, 6, 9, 16, 20], "0x124": 1, "0x490": 1, "dest_address_high": 1, "segment": 1, "bigger": 1, "0x125": 1, "0x494": 1, "src_address_high": 1, "0x126": 1, "0x498": 1, "current_dest_address_high": 1, "0x127": 1, "0x49c": 1, "current_src_address_high": 1, "chang": [1, 2, 11], "those": [1, 2, 20], "were": [1, 2, 20], "hardwar": [1, 2], "befor": [1, 5, 13, 16, 20], "accept": [1, 3, 5], "even": [1, 6, 18], "rate": 1, "mismatch": 1, "e": [1, 11, 16, 18, 20], "g": [1, 16, 18, 20], "fix": [1, 20], "intent": 1, "keep": [1, 18], "full": [1, 2], "possibl": [1, 2, 4, 7, 11, 20], "so": [1, 5, 6, 20], "case": [1, 2, 11, 16, 18, 20], "readi": [1, 3, 11, 14], "still": [1, 6, 11], "without": [1, 2, 6, 9, 18, 20], "risk": 1, "similarli": [1, 2, 7], "empti": [1, 2, 20], "determin": 1, "buffer_width_in_byt": 1, "buffer_depth": 1, "through": [1, 2, 16], "startup": 1, "stabl": [1, 6], "de": [1, 2], "pressur": 1, "idl": [1, 5], "stai": [1, 4, 6, 9], "low": [1, 2, 4, 5, 7, 8, 9, 10, 20], "descriptor": 1, "submit": 1, "go": 1, "enough": [1, 20], "space": [1, 18, 20], "also": [1, 2, 5, 11, 16, 18, 20], "unexpectedli": 1, "mean": [1, 2, 3, 6, 9], "shorter": [1, 18], "alreadi": [1, 2, 18, 20], "within": [1, 3, 16], "few": [1, 11, 20], "cycl": [1, 5, 11, 16], "hand": 1, "send": [1, 2, 9, 10, 11], "anoth": [1, 16, 20], "queri": [1, 2], "well": [1, 2, 3, 4, 6], "discoveri": 1, "time": [1, 3, 4, 5, 6, 8, 20], "apart": 1, "section": [1, 18, 20], "them": [1, 9, 11, 20], "ignor": 1, "0x000": 1, "layout": 1, "increment": [1, 2], "major": [1, 11], "indic": [1, 6, 8, 11, 16, 20], "backward": [1, 16], "incompat": 1, "minor": 1, "compat": [1, 16], "patch": 1, "letter": 1, "incorrect": 1, "behavior": [1, 5, 6, 13], "0x004": 1, "Its": 1, "primari": 1, "function": [1, 8, 11, 18], "distinguish": 1, "same": [1, 3, 4, 9, 11, 16, 18], "design": [1, 4, 7, 9, 11, 12, 19], "0x008": 1, "arbitrari": 1, "yield": 1, "previous": [1, 6], "": [1, 5, 8, 10, 13, 16, 18, 19], "doe": [1, 16, 18], "affect": 1, "test": [1, 11, 20], "custom": [1, 11, 16], "associ": 1, "0x00c": 1, "uniqu": [1, 2, 16], "ensur": [1, 11], "exist": [1, 18, 20], "expect": 1, "locat": [1, 18], "io": [1, 11, 16], "process": [1, 2, 4, 5, 8, 11, 16, 20], "three": [1, 2, 7], "close": [1, 11], "relat": [1, 20], "each": [1, 2, 3, 5, 11, 18, 20], "particular": [1, 11, 18], "event": [1, 3, 4, 5, 6, 10], "record": 1, "0x088": 1, "0x080": 1, "how": [1, 11, 18, 19], "propag": [1, 2], "consid": [1, 16, 18], "prevent": [1, 20], "being": [1, 9, 11, 16], "its": [1, 2, 4, 11, 12, 18, 20], "0x084": 1, "extern": [1, 2, 4, 5, 6, 8, 11, 16, 18], "upstream": [1, 2], "acknowledg": [1, 2], "singl": [1, 4, 9, 11, 18], "more": [1, 2, 6, 11, 18, 20], "detail": [1, 18], "regard": 1, "see": [1, 9, 11, 16, 18, 20], "lsb": 1, "0x3ff": 1, "1079": 1, "1080": 1, "total": [1, 5, 16], "run": [1, 2, 11, 20], "last": [1, 2], "room": 1, "becom": [1, 5], "otherwis": [1, 6, 20], "abort": 1, "hold": [1, 8, 11, 16], "amount": [1, 5, 11], "unknown": 1, "specifi": [1, 5], "act": 1, "where": [1, 11, 20], "ahead": 1, "expos": [1, 11], "inform": [1, 16, 18], "consult": 1, "stop": [1, 2, 5], "intervent": 1, "wai": [1, 11, 18, 20], "gracefulli": 1, "resolut": [1, 11], "shut": 1, "fast": 1, "transact": [1, 2, 5, 8, 9, 10], "side": 1, "won": 1, "t": [1, 5, 13, 18, 20], "toward": [1, 2], "wait": [1, 2, 5, 16], "fulfil": 1, "lead": [1, 5], "lost": 1, "drive": [1, 4, 11], "sinc": [1, 11, 18], "just": [1, 11, 18, 20], "break": [1, 18], "notif": [1, 2], "certain": [1, 11], "cpu": [1, 2], "altern": 1, "busi": [1, 2, 6, 8, 11], "poll": 1, "two": [1, 9, 11, 16, 20], "implement": [1, 4, 6, 8, 11, 15, 16, 20], "move": [1, 16], "equival": 1, "first": [1, 2, 9, 16, 18, 20], "To": [1, 2, 11, 18, 20], "find": [1, 20], "handler": 1, "compos": 1, "might": [1, 6, 7, 18], "pad": [1, 20], "skip": 1, "second": [1, 9], "plu": 1, "stride": 1, "_src": 1, "_address": 1, "_stride": 1, "_dest": 1, "restart": 1, "less": [1, 2, 18], "manag": 1, "overhead": 1, "ani": [1, 2, 11, 16, 18, 20], "addit": [1, 2], "never": 1, "execut": [1, 2, 4, 5, 6, 7, 9, 10, 11, 18], "primarili": 1, "unit": [1, 8], "span": 1, "packet": 1, "properli": [1, 9], "begin": [1, 18, 20], "carri": [1, 3, 7, 14], "qualifi": 1, "ad": [1, 11, 16, 20], "accumul": 1, "decrement": [1, 2], "leav": [1, 7, 20], "cross": [1, 11], "4kb": 1, "condit": [1, 4], "mod": 1, "min": [1, 8, 11], "widest": 1, "restrict": 1, "relax": [1, 11], "strobe": 1, "do": [1, 2, 11, 18, 20], "part": [1, 4, 12, 16, 20], "discard": [1, 2], "fine": 1, "free": [1, 2], "method": [1, 18], "instead": [1, 7, 18], "belong": 1, "recommend": [1, 2, 18], "driver": [1, 4], "linux": [1, 4, 16], "match": [1, 2, 18], "erron": 1, "everi": [1, 18], "workaround": 1, "increas": [1, 6, 11, 20], "larger": 1, "onlin": 1, "anyon": 1, "compon": [1, 4, 9, 18, 20], "adc": [1, 4, 12, 18], "dac": [1, 4], "video": 1, "audio": 1, "etc": [1, 11, 20], "via": [1, 2, 8], "engineerzon": 1, "term": 1, "group": 1, "consecut": 1, "base": [1, 2, 5], "earlier": 1, "peripher": [2, 8, 9, 10, 15, 16, 20], "driven": 2, "control": [2, 4, 5, 7, 8, 9, 10, 16, 18], "typic": [2, 6, 7], "combin": [2, 9], "softwar": 2, "dynam": [2, 13], "support": [2, 5, 7, 8, 11, 16, 18, 19, 20], "offload": [2, 4, 11], "runtim": [2, 5, 13], "axi_spi_engine_ip": 2, "vivado": [2, 8, 9, 10, 11, 15, 16, 20], "ip": [2, 8, 9, 10, 11, 15, 18], "integr": [2, 8, 9, 10, 15], "cmd_fifo_address_width": 2, "size": [2, 6, 10, 18], "command": [2, 3, 4, 5, 6, 8, 9, 10, 18, 20], "sync_fifo_address_width": 2, "address": [2, 5, 6, 13], "sdo_fifo_address_width": 2, "serial": [2, 11, 16], "data": [2, 3, 5, 6, 8, 9, 10, 11, 13, 14, 15, 16], "sdi_fifo_address_width": 2, "mm_if_typ": 2, "up": [2, 20], "async_spi_clk": [2, 10, 11], "set": [2, 4, 7, 10, 11, 12, 16, 18, 20], "spi_clk": [2, 10, 11], "num_offload": 2, "offload0_cmd_mem_address_width": 2, "offload0_sdo_mem_address_width": 2, "mosi": [2, 7, 8], "255": [2, 8], "data_width": [2, 3, 5, 8, 9, 10, 11, 15, 16, 18], "parallel": [2, 8, 9, 15, 16, 18], "num_of_sdi": [2, 3, 8, 9, 10, 15, 16, 18], "miso": [2, 7, 8, 10, 15, 16], "line": [2, 7, 8, 9, 10, 11, 15, 16, 18, 20], "cfg_info_0": 2, "cfg": 2, "info": [2, 14, 18], "cfg_info_1": 2, "cfg_info_2": 2, "cfg_info_3": 2, "slave": [2, 3, 8, 9, 10], "irq": 2, "intern": [2, 5, 8, 9, 10, 11], "stream": [2, 3, 4, 5, 6, 8, 9, 10, 11, 14], "cmd_readi": [2, 3, 8, 9, 10, 14, 15], "cmd_valid": [2, 3, 8, 9, 10, 14, 15], "cmd_data": [2, 3, 8, 9, 10, 14, 15], "sdo_data_readi": [2, 8, 10], "sdo_readi": [2, 3, 8, 9, 10, 15], "sdo_data_valid": [2, 8, 10], "sdo_valid": [2, 3, 8, 9, 10, 15], "sdo_data": [2, 3, 5, 8, 9, 10, 15], "sdi_data_readi": [2, 8, 10], "sdi_readi": [2, 3, 8, 9, 10, 15], "sdi_data_valid": [2, 8, 10], "sdi_valid": [2, 3, 8, 9, 10, 15], "sdi_data": [2, 3, 5, 8, 9, 10, 15], "sync_readi": [2, 3, 8, 9, 10, 15], "sync_valid": [2, 3, 8, 9, 10, 15], "sync_data": [2, 3, 8, 9, 10, 15], "offload0_cmd_wr_en": 2, "cmd_wr_en": [2, 6, 10], "offload0_cmd_wr_data": 2, "cmd_wr_data": [2, 6, 10], "offload0_sdo_wr_en": 2, "sdo_wr_en": [2, 6, 10], "offload0_sdo_wr_data": 2, "sdo_wr_data": [2, 6, 10], "offload0_en": 2, "offload0_mem_reset": 2, "mem_reset": [2, 6, 10], "offload_sync_readi": 2, "offload_sync_valid": 2, "offload_sync_data": 2, "up_clk": 2, "up_rstn": 2, "up_wreq": 2, "up_waddr": 2, "up_wdata": 2, "up_wack": 2, "up_rreq": 2, "up_raddr": 2, "up_rdata": 2, "up_rack": 2, "level": [2, 4, 5, 7, 8, 16, 20], "high": [2, 4, 5, 11, 16, 20], "unmask": 2, "spi_resetn": [2, 10], "connect": [2, 4, 6, 7, 9, 11, 16], "00": 2, "71": 2, "0x01": 2, "0x71": 2, "0x00000008": 2, "sdi": [2, 3, 5, 7, 8, 9, 11, 15, 16, 18], "sdo": [2, 3, 5, 6, 7, 8, 9, 10, 11, 15, 16, 18], "transfer": [2, 6, 11, 16], "length": [2, 11, 13], "0x40": [2, 16], "0x00000001": 2, "proper": [2, 18], "cmd_almost_empti": 2, "sdo_almost_empti": 2, "sdi_almost_ful": 2, "0x30": [2, 16], "0xc0": [2, 16], "sync_id": 2, "0x34": 2, "0xd0": 2, "cmd_fifo_room": 2, "0x": 2, "entri": [2, 6, 10], "0x35": 2, "0xd4": 2, "sdo_fifo_room": 2, "0x36": 2, "0xd8": 2, "sdi_fifo_level": 2, "0x38": 2, "0xe0": 2, "cmd_fifo": 2, "wo": 2, "0x39": 2, "0xe4": 2, "sdo_fifo": 2, "0x3a": 2, "0xe8": 2, "sdi_fifo": 2, "remov": [2, 16, 18, 20], "undefin": [2, 6], "0x3c": 2, "0xf0": 2, "sdi_fifo_peek": 2, "peek": 2, "0x41": 2, "offload0_statu": 2, "statu": [2, 16], "0x42": 2, "0x44": [2, 16], "0x110": [2, 16], "offload0_cdm_fifo": 2, "0x45": 2, "offload0_sdo_fifo": 2, "applic": [2, 4, 12, 16], "abl": [2, 3, 5, 9, 11], "much": [2, 11, 20], "faster": [2, 18], "order": [2, 20], "task": 2, "offer": [2, 4, 11], "notifi": 2, "reduc": [2, 5, 18], "necessari": [2, 20], "context": [2, 18], "incorpor": 2, "buffer": [2, 7, 11], "One": [2, 20], "directli": [2, 7, 16], "attempt": 2, "remain": [2, 6], "unmodifi": 2, "store": [2, 4, 5, 6, 10], "about": 2, "instruct": [2, 4, 8, 12, 18], "point": [2, 3], "reach": 2, "updat": [2, 5, 13, 20], "further": [2, 18], "result": [2, 16, 18, 20], "monoton": 2, "manner": 2, "make": [2, 4, 9, 11, 12, 20], "easili": [2, 4, 20], "fall": 2, "bellow": 2, "almost": 2, "rise": 2, "abov": [2, 7, 16, 18, 20], "And": 2, "arriv": 2, "suppos": 2, "OR": 2, "count": [2, 16, 20], "modifi": [2, 5, 13, 16, 20], "raw": [2, 16], "flow": [2, 20], "want": [2, 20], "what": [2, 11], "fit": 2, "suspend": 2, "listen": [2, 6], "watermark": 2, "drop": 2, "below": [2, 11, 16], "recept": 2, "exchang": 3, "differ": [3, 4, 9, 11, 16], "framework": [3, 4, 8, 11, 20], "synchron": [3, 8, 9, 10, 15, 16], "transmit": [3, 8, 20], "consist": [3, 4, 6, 8, 9, 11, 14], "four": [3, 4], "cmd": [3, 8, 10, 14], "master": [3, 4, 6, 7, 8, 9, 10, 14, 18], "thei": [3, 11, 18], "handshak": [3, 14], "axi": [3, 4, 10, 11, 16, 18], "standard": [3, 9, 16, 20], "spi_engine_ctrl_rtl": [3, 14], "xml": [3, 6, 7, 14, 18], "definit": [3, 6, 7, 14, 20], "input": [3, 6, 7, 14, 16], "highli": 4, "flexibl": [4, 9], "commun": [4, 8, 18], "degre": 4, "usabl": 4, "customiz": 4, "extens": [4, 18], "lean": 4, "fulli": [4, 20], "programm": [4, 8, 18], "separ": [4, 11, 18, 20], "map": [4, 18], "pre": [4, 8], "trigger": [4, 6, 10, 11, 16], "veri": [4, 10, 11, 18], "respons": [4, 7, 8, 15], "By": [4, 5], "interconnect": [4, 5], "main": [4, 18, 20], "overview": [4, 16, 18], "format": [4, 16, 18], "list": [4, 12, 18, 20], "util": [4, 12], "sigma": [4, 12], "delta": [4, 12], "helper": [4, 12], "cn0363": [4, 12], "colorimet": [4, 12], "ad7175": [4, 12, 18], "adaq7980": 4, "sdz": 4, "subsystem": 4, "common": [4, 11], "signal": [4, 5, 11, 16, 20], "block": [4, 5, 11, 20], "ad5766": 4, "voltag": [4, 20], "digit": 4, "ad7768": 4, "perform": [4, 5, 11, 20], "\u03c3": 4, "\u03b4": 4, "ad40xx_fmc": 4, "evalu": [4, 9], "board": [4, 11], "ad4000": 4, "seri": [4, 20], "18": [4, 11], "20": 4, "precis": [4, 11], "sar": 4, "ad469x": 4, "500": [4, 11], "ksp": [4, 11], "msp": [4, 11], "easi": 4, "multiplex": [4, 16], "ad4630": 4, "ad4030": 4, "dual": 4, "philosophi": [4, 12], "tutori": [4, 12, 18], "pulsar": [4, 12, 18], "simpl": [5, 11, 20], "alloc": 5, "14": [5, 11, 13, 16], "9": [5, 13, 16], "6": [5, 13, 16], "r": [5, 13], "sclk": [5, 7, 8, 11], "accord": 5, "pin": [5, 11, 16, 20], "shift": [5, 8, 10, 18], "word": [5, 6, 11, 13, 16, 18], "sdo_t": [5, 7, 8], "durat": 5, "stall": 5, "start": [5, 6, 9, 16, 20], "interfac": [5, 11, 20], "taken": [5, 13, 20], "delai": [5, 8, 10, 11, 13, 16], "frequenc": [5, 11, 16], "paramet": [5, 11, 20], "twice": 5, "frac": [5, 11, 13], "div": [5, 11, 13], "f_": [5, 11, 13], "b00": [5, 13], "b01": 5, "b10": 5, "monitor": [5, 16], "identifi": [5, 16], "arbitr": [5, 9], "_time": 5, "aspect": 5, "three_wir": [5, 7, 8, 13], "cpol": 5, "polar": 5, "cpha": 5, "phase": 5, "edg": 5, "trail": 5, "divid": [5, 8, 20], "appli": 5, "deriv": [5, 11], "formula": [5, 11], "user": [5, 11, 16, 18, 20], "rule": [5, 18, 20], "thumb": [5, 20], "target": 5, "configur": [6, 11, 20], "deactiv": 6, "ram": [6, 10], "spi_engine_offload_ctrl_rtl": 6, "get": [6, 18, 20], "behav": 6, "longer": 6, "But": [6, 20], "deassert": 6, "memt_reset": 6, "spi_master_rtl": 7, "tri": 7, "tristat": 7, "individu": [7, 11], "chip": [7, 8, 13, 16], "oper": [7, 11, 16], "wire": [7, 11], "represent": 7, "top": [7, 16, 20], "translat": [7, 8], "instanti": [7, 16, 20], "appropri": 7, "primit": [7, 16], "mux": 7, "some": [7, 11, 18, 20], "mai": [7, 16, 20], "unconnect": 7, "show": [7, 18], "most": [7, 11, 20], "diagram": 7, "simplif": 7, "phy": 7, "prefix": 7, "engin": [7, 12, 18], "assign": [7, 20], "phy_sclk": 7, "spi_sclk": [7, 11], "phy_c": 7, "spi_c": 7, "phy_mosi": 7, "spi_sdo_t": 7, "bz": 7, "spi_sdo": 7, "spi_sdi": 7, "spi_three_wir": 7, "phy_miso": 7, "spi_engine_execut": [8, 15, 16], "heart": 8, "handl": [8, 16], "spi_engine_execution_ip": [8, 15], "num_of_c": 8, "default_spi_cfg": 8, "regist": [8, 10, 18], "default_clk_div": 8, "prescal": [8, 11], "Will": [8, 16], "granular": 8, "sdo_default": 8, "bitstr": 8, "echo_sclk": [8, 11], "echo": 8, "sdi_delai": [8, 11], "latch": [8, 11], "buse": [8, 9, 15, 18], "resetn": [8, 9, 15], "machin": [8, 10], "small": 8, "happen": 8, "incom": [8, 16], "encod": [8, 16], "multi": 8, "counter": [8, 16], "compar": 8, "option": [8, 11], "scaler": 8, "axi_spi_engin": 9, "consequenti": 9, "give": [9, 18], "take": [9, 11, 18], "care": 9, "creation": [9, 20], "effici": 9, "spi_engine_interconnect": [9, 18], "spi_engine_interconnect_ip": 9, "m_cmd_readi": [9, 15], "m_cmd_valid": [9, 15], "m_cmd_data": [9, 15], "m_sdo_readi": [9, 15], "m_sdo_valid": [9, 15], "m_sdo_data": [9, 15], "m_sdi_readi": [9, 15], "m_sdi_valid": [9, 15], "m_sdi_data": [9, 15], "m_sync_readi": [9, 15], "m_sync_valid": [9, 15], "m_sync": [9, 15], "s0_cmd_readi": [9, 15], "s0_cmd_valid": [9, 15], "s0_cmd_data": [9, 15], "s0_sdo_readi": [9, 15], "s0_sdo_valid": [9, 15], "s0_sdo_data": [9, 15], "s0_sdi_readi": [9, 15], "s0_sdi_valid": [9, 15], "s0_sdi_data": [9, 15], "s0_sync_readi": [9, 15], "s0_sync_valid": [9, 15], "s0_sync": [9, 15], "s1_cmd_readi": [9, 15], "s1_cmd_valid": [9, 15], "s1_cmd_data": [9, 15], "s1_sdo_readi": [9, 15], "s1_sdo_valid": [9, 15], "s1_sdo_data": [9, 15], "s1_sdi_readi": [9, 15], "s1_sdi_valid": [9, 15], "s1_sdi_data": [9, 15], "s1_sync_readi": [9, 15], "s1_sync_valid": [9, 15], "s1_sync": [9, 15], "prioriti": 9, "basi": 9, "lower": [9, 11], "index": 9, "higher": [9, 11, 18], "grant": 9, "sure": [9, 20], "interrupt": [9, 16], "rom": 10, "short": 10, "reaction": 10, "spi_engine_offload": 10, "spi_engine_offload_ip": 10, "ctrl_clk": 10, "async_trig": 10, "cmd_mem_address_width": 10, "storag": 10, "cmd_mem_addr_width": 10, "sdo_mem_address_width": 10, "sdo_mem_addr_width": 10, "ctrl_cmd_wr_en": 10, "ctrl_cmd_wr_data": 10, "ctrl_sdo_wr_en": 10, "ctrl_sdo_wr_data": 10, "ctrl_enabl": 10, "ctrl_mem_reset": 10, "status_sync_readi": 10, "status_sync_valid": 10, "status_sync_data": 10, "offload_sdi_valid": 10, "offload_sdi_readi": 10, "offload_sdi_data": 10, "spi_engine_ctrl_offload_sdi": 10, "goal": [11, 20], "step": [11, 20], "carrier": [11, 19], "digil": 11, "cora": 11, "z7": 11, "pmod": [11, 18], "connector": [11, 20], "aim": 11, "come": 11, "share": 11, "pcb": 11, "found": [11, 20], "comparison": 11, "we": [11, 20], "kei": 11, "3v": 11, "vio": 11, "capabl": [11, 20], "solut": 11, "t_": 11, "t_conv": 11, "t_cyc": 11, "t_acq": 11, "ad7942": 11, "250": 11, "2200": 11, "4000": 11, "1800": 11, "ad7946": 11, "1600": 11, "2000": 11, "400": 11, "ad7988": 11, "100": 11, "9500": 11, "1000": 11, "ad7685": 11, "ad7687": 11, "ad7691": 11, "ad7686": 11, "ad7693": 11, "ad7": 11, "988": 11, "b": 11, "1200": 11, "800": 11, "ad7980": 11, "710": 11, "290": 11, "ad7983": 11, "1333": 11, "750": 11, "ad7690": 11, "2100": 11, "2500": 11, "ad7982": 11, "demand": 11, "highest": 11, "250n": 11, "hdl": [11, 16, 19], "downgrad": 11, "place": 11, "spi_engin": [11, 18], "correct": [11, 16, 18], "made": 11, "argumet": 11, "proc": 11, "spi_engine_cr": 11, "num_c": 11, "num_sdi": 11, "serv": 11, "ddr": [11, 16], "pulsar_adc": 11, "18bit": 11, "round": 11, "32bit": 11, "chose": 11, "100mhz": [11, 16], "referec": 11, "becaus": [11, 18], "80mhz": 11, "160mhz": 11, "impli": 11, "50mhz": 11, "ad_hdl_dir": 11, "hier_spi_engin": 11, "spi_pulsar_adc": 11, "There": [11, 18, 20], "categori": 11, "80": [11, 18], "mhz": 11, "40mhz": 11, "therefor": [11, 18], "40": 11, "variant": 11, "axi_clkgen": 11, "obtain": [11, 18], "bitstream": 11, "meet": 11, "ad_ip_inst": 11, "spi_clkgen": 11, "ad_ip_paramet": 11, "config": 11, "clk0_div": 11, "vco_div": 11, "vco_mul": 11, "ad_connect": 11, "sys_cpu_clk": 11, "clk_0": 11, "axi_pulsar_adc_dma": 11, "s_axis_aclk": 11, "overlin": 11, "shown": 11, "datasheet": 11, "page": [11, 18, 20], "figur": [11, 18], "30": 11, "characterist": 11, "t_sclk": 11, "3v3": 11, "achiev": 11, "pwm": [11, 18], "gen": [11, 18], "spi_clock": 11, "avoid": [11, 18], "mechan": [11, 16], "introduc": 11, "decreas": 11, "overal": 11, "axi_pwm_gen": [11, 18], "pulsar_adc_trigger_gen": 11, "pulse_0_period": 11, "120": 11, "pulse_0_width": 11, "ext_clk": 11, "s_axi_aclk": 11, "sys_cpu_resetn": 11, "s_axi_aresetn": 11, "pwm_0": 11, "period": 11, "wide": [11, 18], "cnv": 11, "trgger": 11, "zynq": [11, 16, 18, 20], "shall": [11, 18], "data_wdth": 11, "axi_dmac": [11, 16, 18], "cyclic": 11, "ad_mem_hp1_interconnect": 11, "m_dest_axi": 11, "layer": 11, "system_wrapp": [11, 20], "oddr": 11, "would": [11, 20], "harder": 11, "alow": 11, "across": [11, 16], "down": 11, "pulsar_adc_spi_pd": 11, "system_constr": [11, 20], "xdc": [11, 20], "file": [11, 18], "insid": [11, 16, 20], "folder": [11, 18], "coraz7": 11, "exclud": 11, "ethernet": 11, "uart": 11, "create_generated_clock": 11, "get_pin": 11, "filter": 11, "clkin1": 11, "get_cel": 11, "hier": 11, "i_mmcm": 11, "master_clock": 11, "clk_fpga_0": 11, "clkout0": 11, "help": [11, 18, 20], "set_multicycle_path": 11, "hierarch": [11, 18], "data_sdo_shift_reg": 11, "get_clock": 11, "inst": 11, "left_aligned_reg": 11, "bug": 11, "bd": [11, 20], "actual": [11, 16, 20], "system_bd": [11, 20], "l50": 11, "repo": [11, 18], "clone": 11, "simpli": [11, 20], "cfg1": 11, "pulsar_adc_pmdz": 11, "besid": 11, "earli": 11, "develop": [11, 20], "due": 11, "limit": 11, "slightli": 11, "minimum": [11, 16], "333": 11, "322": 11, "500n": 11, "als": 11, "met": 11, "25n": 11, "appear": [11, 20], "under": 11, "brief": [12, 13, 14, 15, 18], "introdut": 12, "spi": [12, 16, 18], "quartu": [16, 20], "imag": 16, "detailed_architectur": 16, "svg": [16, 18], "alt": 16, "align": 16, "center": 16, "up_adc_common": 16, "basic": 16, "up_adc_channel": 16, "reg_vers": 16, "reg_id": 16, "reg_scratch": 16, "reg_config": 16, "iqcorrection_dis": 16, "iq": 16, "dcfilter_dis": 16, "dataformat_dis": 16, "userports_dis": 16, "mode_1r1t": 16, "delay_control_dis": 16, "dds_disabl": 16, "cmos_or_lvds_n": 16, "pps_receiver_en": 16, "scalecorrection_onli": 16, "ext_sync": 16, "rd_raw_data": 16, "reg_pps_irq_mask": 16, "pp": 16, "pps_irq_mask": 16, "1pp": 16, "0x7": 16, "0x1c": 16, "reg_fpga_info": 16, "adi_intel_device_info_enc": 16, "adi_xilinx_device_info_enc": 16, "fpga_technologi": 16, "describ": [16, 20], "technologi": 16, "7seri": 16, "fpga_famili": 16, "speed_grad": 16, "dev_packag": 16, "reg_rstn": 16, "ce_n": 16, "invers": 16, "export": [16, 18, 20], "mmcm_rstn": 16, "rstn": 16, "0x11": 16, "reg_cntrl": 16, "sdr_ddr_n": 16, "sdr": 16, "symb_op": 16, "symb_8_16b": 16, "num_lan": 16, "r1_mode": 16, "ddr_edgesel": 16, "pin_mod": 16, "0x12": 16, "0x48": 16, "reg_cntrl_2": 16, "ext_sync_arm": 16, "arm": 16, "sensit": 16, "goe": 16, "synthesi": [16, 20], "self": 16, "ext_sync_disarm": 16, "manual_sync_request": 16, "0x13": 16, "0x4c": 16, "reg_cntrl_3": 16, "crc_en": 16, "crc": 16, "custom_control": 16, "0x15": 16, "0x54": 16, "reg_clk_freq": 16, "clk_freq": 16, "0x0000": 16, "rel": 16, "processor": 16, "mani": 16, "unsign": 16, "523khz": 16, "554thz": 16, "clk_ratio": 16, "calcul": 16, "final": [16, 18], "0x16": 16, "0x58": 16, "reg_clk_ratio": 16, "ratio": 16, "factor": 16, "convers": 16, "qdr": 16, "0x17": 16, "0x5c": 16, "reg_statu": 16, "adc_ctrl_statu": 16, "pn_err": 16, "pn_oo": 16, "over_rang": 16, "0x18": 16, "0x60": 16, "reg_delay_cntrl": 16, "deprec": 16, "17": 16, "delay_sel": 16, "initi": 16, "delay_rwn": 16, "delay_address": 16, "delay_wdata": 16, "0x19": 16, "0x64": 16, "reg_delay_statu": 16, "delay_lock": 16, "lock": 16, "fail": [16, 20], "calibr": 16, "element": 16, "delay_statu": 16, "delay_rdata": 16, "0x1a": 16, "0x68": 16, "reg_sync_statu": 16, "adc_sync": 16, "jesd204": 16, "0x70": 16, "reg_drp_cntrl": 16, "28": 16, "drp_rwn": 16, "drp": 16, "includ": [16, 18], "gtx": 16, "lane": 16, "NOT": 16, "drp_disabl": 16, "27": 16, "drp_address": 16, "0x1d": 16, "0x74": 16, "reg_drp_statu": 16, "drp_lock": 16, "drp_statu": 16, "0x1e": 16, "0x78": 16, "reg_drp_wdata": 16, "drp_wdata": 16, "0x1f": 16, "0x7c": 16, "reg_drp_rdata": 16, "drp_rdata": 16, "reg_adc_config_wr": 16, "adc_config_wr": 16, "reg_adc_config_rd": 16, "adc_config_rd": 16, "reg_ui_statu": 16, "ui_ovf": 16, "ui_unf": 16, "ui_reserv": 16, "0x23": 16, "0x8c": 16, "reg_adc_config_ctrl": 16, "rd": 16, "wr": 16, "adc_config_ctrl": 16, "b0": 16, "0x28": 16, "0xa0": 16, "reg_usr_cntrl_1": 16, "usr_chanmax": 16, "post": 16, "captur": 16, "0x29": 16, "0xa4": 16, "reg_adc_start_cod": 16, "adc_start_cod": 16, "startcod": 16, "start_code_dis": 16, "0x2e": 16, "0xb8": 16, "reg_adc_gpio_in": 16, "gpio": [16, 20], "adc_gpio_in": 16, "auxiliari": [16, 18], "gpi": 16, "0x2f": 16, "0xbc": 16, "reg_adc_gpio_out": 16, "adc_gpio_out": 16, "gpo": 16, "gpio_dis": 16, "reg_pps_count": 16, "pps_counter": 16, "puls": 16, "0x31": 16, "0xc4": 16, "reg_pps_statu": 16, "pps_statu": 16, "mayb": 16, "reg_chan_cntrl": 16, "adc_lb_owr": 16, "forc": 16, "adc_data_sel": 16, "loopback": 16, "adc_pn_sel_owr": 16, "iqcor_enb": 16, "dcfilt_enb": 16, "format_signext": 16, "format_typ": 16, "format_en": 16, "adc_pn_type_owr": 16, "reg_chan_statu": 16, "crc_err": 16, "afterward": 16, "status_head": 16, "reg_chan_raw_data": 16, "adc_read_data": 16, "reg_chan_cntrl_1": 16, "dcfilt_offset": 16, "dc": 16, "equip": 16, "offset": [16, 18], "complement": 16, "known": 16, "dcfilt_coeff": 16, "reg_chan_cntrl_2": 16, "iqcor_coeff_1": 16, "coeffici": 16, "scale": 16, "sign": [16, 20], "integ": 16, "fraction": 16, "matrix": 16, "iqcor_coeff_2": 16, "reg_chan_cntrl_3": 16, "adc_pn_sel": 16, "pn": 16, "sequenc": 16, "pn9a": 16, "pn9": 16, "pn23a": 16, "pn23": 16, "pn7": 16, "o": [16, 18], "150": 16, "0x5": 16, "pn15": 16, "0x6": 16, "pn31": 16, "0x9": 16, "pnx": 16, "ad9361": 16, "0x0a": 16, "nibbl": 16, "ramp": 16, "adrv9001": 16, "0x0b": 16, "reg_chan_usr_cntrl_1": 16, "25": 16, "usr_datatype_b": 16, "big": 16, "endian": 16, "littl": 16, "usr_datatype_sign": 16, "usr_datatype_shift": 16, "usr_datatype_total_bit": 16, "usr_datatype_bit": 16, "reg_chan_usr_cntrl_2": 16, "usr_decimation_m": 16, "decim": 16, "usr_decimation_n": 16, "reg_chan_cntrl_4": 16, "softspan": 16, "0x440": 16, "reg_": 16, "similar": 16, "0x10f": 16, "0x120": 16, "0x480": 16, "0x1f0": 16, "0x7c0": 16, "dma": 16, "your": [16, 20], "you": [16, 18, 20], "axi_ad777x": 16, "7000": [16, 18], "soc": [16, 18, 20], "packag": 16, "pinout": 16, "old": 18, "autom": 18, "rest": 18, "template_ip": 18, "render": 18, "template_framework": 18, "orphan": 18, "hide": 18, "toc": 18, "tree": 18, "sphinx": 18, "At": [18, 20], "origin": 18, "ref": 18, "notic": 18, "neither": 18, "nor": 18, "label": 18, "collis": 18, "ever": 18, "exactli": 18, "broken": 18, "resourc": [18, 20], "prefer": 18, "hyphen": 18, "control_interfac": 18, "column": 18, "fold": 18, "respect": [18, 20], "cat": 18, "txt": [18, 20], "sw": 18, "Or": 18, "pandoc": 18, "f": 18, "csv": 18, "easier": 18, "maintain": [18, 20], "grid": 18, "now": 18, "adjust": [18, 20], "touch": 18, "emphas": 18, "python": 18, "lineno": 18, "def": 18, "hello_world": 18, "string": 18, "hello": 18, "world": 18, "print": 18, "save": [18, 20], "optim": 18, "inkscap": 18, "pdf": 18, "vector": 18, "png": 18, "screenshot": 18, "gimp": 18, "8bpc": 18, "rgb": 18, "metadata": 18, "As": 18, "ctrl": 18, "dither": 18, "greyscal": 18, "readabl": 18, "expand": 18, "containterfil": 18, "recip": 18, "instal": 18, "host": [18, 20], "beyond": 18, "doc": 18, "straight": 18, "forward": 18, "miss": [18, 20], "link": 18, "synthax": 18, "undescor": 18, "red": 18, "green": 18, "syntax": 18, "branch": 18, "contribut": 18, "fill": [18, 20], "directori": [18, 20], "root": 18, "pretti": 18, "websit": 18, "part_id": 18, "insensit": 18, "anchor": 18, "ad7984": 18, "num": 18, "3a51": 18, "2c": 18, "3a0": 18, "3a": 18, "xyz": 18, "2c52": 18, "2c713": 18, "2c0": 18, "copi": [18, 20], "reader": 18, "eval": 18, "guid": 18, "circuit": 18, "lab": 18, "ez": 18, "data_sheet": 18, "ds190": 18, "absent": 18, "www": 18, "u": 18, "683780": 18, "22": 18, "html": 18, "pars": 18, "ip_path": 18, "preced": 18, "port": [18, 19], "adi_regmap_": 18, "regmap_nam": 18, "titl": 18, "endtitl": 18, "append": 18, "explain": 18, "dropdown": 18, "nest": 18, "hide_collapsible_cont": 18, "refer": 19, "document": [19, 20], "guidelin": [19, 20], "given": 20, "deploi": 20, "although": 20, "sever": 20, "behind": 20, "practic": 20, "tremend": 20, "mainten": 20, "workload": 20, "lot": 20, "human": 20, "fairli": 20, "popular": 20, "zc706": 20, "a10soc": 20, "showcas": 20, "featur": 20, "maxim": 20, "reus": 20, "minim": 20, "simplifi": 20, "portabl": 20, "coupl": 20, "scope": 20, "discuss": 20, "who": 20, "mezzanin": 20, "card": 20, "ansi": 20, "vita": 20, "57": 20, "compliant": 20, "obstacl": 20, "lpc": 20, "hpc": 20, "among": 20, "our": 20, "verifi": 20, "thing": 20, "jump": 20, "necessarili": 20, "exhaust": 20, "ground": 20, "3p3v": 20, "3p3vaux": 20, "12p0v": 20, "gnd": 20, "vadj": 20, "dedic": 20, "transceiv": 20, "dpx_": 20, "m2c": 20, "c2m": 20, "_": 20, "p": 20, "pleas": 20, "hint": 20, "cover": 20, "someth": 20, "review": 20, "know": 20, "electr": 20, "ask": 20, "look": 20, "suggest": 20, "carrier_nam": 20, "templat": 20, "system_top": 20, "makefil": 20, "zcu102": 20, "cd": 20, "mkdir": 20, "zcu102_system_bd": 20, "zcu102_system_constr": 20, "led": 20, "mig": 20, "borrow": 20, "golden": 20, "adi_project_xilinx": 20, "adi_project_cr": 20, "regexp": 20, "_zcu102": 20, "project_nam": 20, "p_devic": 20, "xczu9eg": 20, "ffvb1156": 20, "es1": 20, "p_board": 20, "com": 20, "part0": 20, "sys_zynq": 20, "retriev": 20, "consol": 20, "get_part": 20, "get_board_part": 20, "join": 20, "constant": 20, "variabl": 20, "kintex7": 20, "virtex7": 20, "zynq7000": 20, "ultrascal": 20, "a10soc_system_assign": 20, "global": 20, "a10soc_system_qsi": 20, "qsy": 20, "adi_project_intel": 20, "adi_project_altera": 20, "_a10soc": 20, "10as066n3f40e2sg": 20, "system_qip_fil": 20, "qip": 20, "easiest": 20, "system_project": 20, "here": 20, "wrapper": 20, "macro": 20, "simplest": 20, "let": 20, "tell": 20, "redund": 20, "failur": 20, "sources_1": 20, "elimin": 20, "cannot": 20, "auto": 20, "issu": 20, "system_qsi": 20, "sdc": 20, "delet": 20, "nonexist": 20, "ones": 20, "adi_fmc_constr_gener": 20, "setup": 20, "fmc_port": 20, "_fmc": 20, "don": 20, "own": 20, "call": 20, "shell": 20, "argument": 20, "tclsh": 20, "fmc0": 20, "fmc1": 20, "gen_fmc_constr": 20, "deduc": 20, "fmc_constr": 20, "ran": 20, "open": 20, "desir": 20, "text": 20, "editor": 20, "spreadsheet": 20, "excel": 20, "prn": 20, "fmc_hpc": 20, "replac": 20, "clean": 20, "system_top_nam": 20, "rearrang": 20, "comment": 20, "fmc_conn": 20, "fmc_lpc": 20, "fmcp0": 20}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"hdl": [0, 1, 18, 20], "refer": [0, 11, 16, 18, 20], "design": [0, 16, 20], "high": 1, "speed": 1, "dma": [1, 11], "control": [1, 3, 6, 11], "featur": [1, 16], "util": 1, "file": [1, 2, 3, 6, 7, 8, 9, 10, 14, 15, 16, 20], "block": [1, 16, 18], "diagram": [1, 11, 16, 18], "configur": [1, 2, 5, 7, 8, 9, 10, 13, 15, 16], "paramet": [1, 2, 8, 9, 10, 15, 16, 18], "interfac": [1, 2, 3, 4, 6, 7, 8, 9, 10, 12, 14, 15, 16, 18], "s_axi": [1, 2], "s_axi_aclk": [1, 2], "s_axi_aresetn": [1, 2], "m_dest_axi": 1, "m_src_axi": 1, "fifo_rd_clk": 1, "fifo_wr_clk": 1, "m_axis_aclk": 1, "m_dest_axi_aclk": 1, "m_src_axi_aclk": 1, "s_axis_aclk": 1, "m_dest_axi_aresetn": 1, "m_src_axi_aresetn": 1, "m_axi": 1, "fifo_wr": 1, "fifo_rd": 1, "irq": 1, "port": [1, 2, 8, 9, 10, 15, 20], "regist": [1, 2, 5, 13, 16], "map": [1, 2, 16], "axi_dmac": 1, "theori": [1, 2, 6, 8, 9, 15], "oper": [1, 2, 6, 8, 9, 15], "synthesi": 1, "set": [1, 5, 13], "size": 1, "intern": 1, "store": 1, "forward": 1, "data": [1, 18], "buffer": 1, "signal": [1, 2, 3, 6, 7, 8, 9, 10, 14, 15], "axi": [1, 2], "stream": 1, "slave": 1, "peripher": 1, "identif": 1, "interrupt": [1, 2], "handl": 1, "transfer": [1, 5, 13], "submiss": 1, "statu": 1, "length": [1, 5], "report": 1, "tear": 1, "down": 1, "2d": 1, "cyclic": 1, "start": 1, "synchron": [1, 2, 5], "diagnost": 1, "limit": 1, "4kbyte": 1, "address": 1, "boundari": 1, "align": 1, "softwar": [1, 4, 11, 12, 16], "support": 1, "known": 1, "issu": 1, "technic": 1, "glossari": 1, "spi": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "engin": [2, 3, 4, 5, 6, 8, 9, 10, 11], "modul": [2, 4, 8, 9, 10, 12, 15], "pin": [2, 3, 6, 7, 8, 9, 10, 14, 15], "spi_engine_ctrl": [2, 10], "spi_engine_offload_ctrl0": 2, "axi_spi_engin": 2, "fifo": 2, "event": 2, "threshold": 2, "sync_ev": 2, "sub": [4, 12], "relat": [4, 12], "ip": [4, 12, 16], "core": [4, 12, 16], "exampl": [4, 7, 12, 20], "addit": [4, 12], "resourc": [4, 12], "instruct": [5, 13], "specif": [5, 13], "chip": 5, "select": 5, "write": 5, "sleep": 5, "prescal": 5, "dynam": 5, "offload": [6, 10], "bu": 7, "io": 7, "verilog": 7, "execut": 8, "ctrl": 8, "interconnect": 9, "m_ctrl": [9, 15], "s0_ctrl": [9, 15], "s1_ctrl": [9, 15], "spi_engine_offload_ctrl": 10, "offload_sdi": 10, "tutori": 11, "pulsar": 11, "adc": [11, 16], "evalu": 11, "target": 11, "devic": 11, "hierarchi": 11, "instanti": 11, "clock": 11, "ad7984": 11, "time": 11, "sampl": 11, "rate": 11, "setup": 11, "system": 11, "top": 11, "constraint": [11, 20], "testbench": 11, "result": 11, "section": 11, "framework": 12, "templat": [12, 13, 14, 15, 16, 17, 18], "other": 13, "yet": 13, "anoth": 13, "detail": 16, "architectur": 16, "descript": 16, "base": [16, 20], "common": [16, 20], "all": 16, "axi_ad": 16, "channel": 16, "guidelin": [16, 18], "project": [17, 20], "document": 18, "indent": 18, "text": 18, "width": 18, "tabl": 18, "code": 18, "imag": 18, "vivado": 18, "waveform": 18, "third": 18, "parti": 18, "direct": 18, "role": 18, "symbol": 18, "custom": 18, "color": 18, "git": 18, "part": 18, "datasheet": 18, "dokuwiki": 18, "engineerzon": 18, "vendor": 18, "regmap": 18, "collaps": 18, "global": 18, "option": 18, "user": 19, "guid": 19, "adi": 20, "": 20, "quick": 20, "compat": 20, "check": 20, "xilinx": 20, "board": 20, "an": 20, "intel": 20, "tip": 20, "gener": 20, "fmc": 20, "i": 20, "o": 20, "creat": 20, "carrier": 20, "connect": 20}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2, "sphinx.ext.viewcode": 1, "sphinx": 60}, "alltitles": {"HDL Reference Designs": [[0, "hdl-reference-designs"]], "SPI Engine Control Interface": [[3, "spi-engine-control-interface"]], "Files": [[3, "files"], [6, "files"], [7, "files"], [14, "files"], [15, "files"], [16, "files"], [9, "files"], [1, "files"], [8, "files"], [2, "files"], [10, "files"]], "Signal Pins": [[3, "signal-pins"], [6, "signal-pins"], [7, "signal-pins"], [14, "signal-pins"]], "SPI Engine": [[4, "spi-engine"]], "Sub-modules": [[4, "sub-modules"], [12, "sub-modules"]], "Interfaces": [[4, "interfaces"], [12, "interfaces"]], "Software": [[4, "software"], [12, "software"]], "Related IP Cores": [[4, "related-ip-cores"], [12, "related-ip-cores"]], "Examples": [[4, "examples"], [12, "examples"]], "Additional Resources": [[4, "additional-resources"], [12, "additional-resources"]], "SPI Engine Instruction Set Specification": [[5, "spi-engine-instruction-set-specification"]], "Instructions": [[5, "instructions"], [13, "instructions"]], "Transfer Instruction": [[5, "transfer-instruction"], [13, "transfer-instruction"]], "Chip-select Instruction": [[5, "chip-select-instruction"]], "Configuration Write Instruction": [[5, "configuration-write-instruction"]], "Synchronize Instruction": [[5, "synchronize-instruction"]], "Sleep Instruction": [[5, "sleep-instruction"]], "Configuration Registers": [[5, "configuration-registers"], [13, "configuration-registers"]], "SPI Configuration Register": [[5, "spi-configuration-register"]], "Prescaler Configuration Register": [[5, "prescaler-configuration-register"]], "Dynamic Transfer Length Register": [[5, "dynamic-transfer-length-register"]], "SPI Engine Offload Control Interface": [[6, "spi-engine-offload-control-interface"]], "Theory of Operation": [[6, "theory-of-operation"], [15, "theory-of-operation"], [9, "theory-of-operation"], [1, "theory-of-operation"], [8, "theory-of-operation"], [2, "theory-of-operation"]], "SPI Bus Interface": [[7, "spi-bus-interface"]], "IO configuration": [[7, "io-configuration"]], "Example Verilog IO configuration": [[7, "example-verilog-io-configuration"]], "SPI Engine Tutorial - PulSAR-ADC": [[11, "spi-engine-tutorial-pulsar-adc"]], "Evaluating the target device": [[11, "evaluating-the-target-device"]], "SPI Engine hierarchy instantiation": [[11, "spi-engine-hierarchy-instantiation"]], "SPI Engine reference clock": [[11, "spi-engine-reference-clock"]], "AD7984 Timing diagram": [[11, "ad7984-timing-diagram"]], "Sample rate control": [[11, "sample-rate-control"]], "DMA setup": [[11, "dma-setup"]], "System Top": [[11, "system-top"]], "System Constraints": [[11, "system-constraints"]], "Testbench": [[11, "testbench"]], "Evaluating the result": [[11, "evaluating-the-result"]], "Software section": [[11, "software-section"]], "Framework Template": [[12, "framework-template"]], "Template Instruction Set Specification": [[13, "template-instruction-set-specification"]], "Other Instruction": [[13, "other-instruction"]], "Yet Another Instruction": [[13, "yet-another-instruction"]], "Template Register": [[13, "template-register"]], "Template Interface": [[14, "template-interface"]], "Template Module": [[15, "template-module"]], "Configuration Parameters": [[15, "configuration-parameters"], [16, "configuration-parameters"], [9, "configuration-parameters"], [1, "configuration-parameters"], [8, "configuration-parameters"], [2, "configuration-parameters"], [10, "configuration-parameters"]], "Signal and Interface Pins": [[15, "signal-and-interface-pins"], [9, "signal-and-interface-pins"], [8, "signal-and-interface-pins"], [2, "signal-and-interface-pins"], [10, "signal-and-interface-pins"]], "m_ctrl": [[15, "bus-interface-m_ctrl"], [9, "bus-interface-m_ctrl"]], "s0_ctrl": [[15, "bus-interface-s0_ctrl"], [9, "bus-interface-s0_ctrl"]], "s1_ctrl": [[15, "bus-interface-s1_ctrl"], [9, "bus-interface-s1_ctrl"]], "Ports": [[15, "ports"], [9, "ports"], [1, "ports"], [8, "ports"], [2, "ports"], [10, "ports"]], "IP Template": [[16, "ip-template"]], "Features": [[16, "features"], [1, "features"]], "Block Diagram": [[16, "block-diagram"], [1, "block-diagram"]], "Interface": [[16, "interface"], [1, "interface"]], "Detailed Architecture": [[16, "detailed-architecture"]], "Detailed Description": [[16, "detailed-description"]], "Register Map": [[16, "register-map"], [1, "register-map"], [2, "register-map"]], "Base (common to all cores) (Base (common to all cores))": [[16, "register-map-Base (common to all cores)"]], "ADC Common (axi_ad*) (ADC Common (axi_ad*))": [[16, "register-map-ADC Common (axi_ad*)"]], "ADC Channel (axi_ad*) (ADC Channel (axi_ad*))": [[16, "register-map-ADC Channel (axi_ad*)"]], "Design Guidelines": [[16, "design-guidelines"]], "Software Guidelines": [[16, "software-guidelines"]], "References": [[16, "references"], [18, "references"]], "Project template": [[17, "project-template"]], "Documentation guidelines": [[18, "documentation-guidelines"]], "Templates": [[18, "templates"]], "Indentation": [[18, "indentation"]], "Text width": [[18, "text-width"]], "Tables": [[18, "tables"]], "Code": [[18, "code"]], "Images": [[18, "images"]], "Vivado block-diagrams": [[18, "vivado-block-diagrams"]], "Vivado waveform data": [[18, "vivado-waveform-data"]], "Third-party directives and roles": [[18, "third-party-directives-and-roles"]], "Symbolator directive": [[18, "symbolator-directive"]], "Custom directives and roles": [[18, "custom-directives-and-roles"]], "Color role": [[18, "color-role"]], "Git role": [[18, "git-role"]], "Part role": [[18, "part-role"]], "Datasheet role": [[18, "datasheet-role"]], "Dokuwiki role": [[18, "dokuwiki-role"]], "EngineerZone role": [[18, "engineerzone-role"]], "Vendor role": [[18, "vendor-role"]], "HDL parameters directive": [[18, "hdl-parameters-directive"]], "HDL interface directive": [[18, "hdl-interface-directive"]], "HDL regmap directive": [[18, "hdl-regmap-directive"]], "Collapsible directive": [[18, "collapsible-directive"]], "Global options for HDL directives": [[18, "global-options-for-hdl-directives"]], "User Guide": [[19, "user-guide"]], "Porting ADI\u2019s HDL reference designs": [[20, "porting-adi-s-hdl-reference-designs"]], "Quick Compatibility Check": [[20, "quick-compatibility-check"]], "Base design files": [[20, "base-design-files"]], "Example with a Xilinx board": [[20, "example-with-a-xilinx-board"]], "Example with an Intel board": [[20, "example-with-an-intel-board"]], "Project files": [[20, "project-files"]], "Project files for Xilinx boards": [[20, "project-files-for-xilinx-boards"]], "Project files for Intel boards": [[20, "project-files-for-intel-boards"]], "Tips": [[20, "tips"]], "Generating the FMC I/O constraints": [[20, "generating-the-fmc-i-o-constraints"]], "Creating carrier common FMC connections": [[20, "creating-carrier-common-fmc-connections"]], "SPI Engine Interconnect Module": [[9, "spi-engine-interconnect-module"]], "High-Speed DMA Controller": [[1, "high-speed-dma-controller"]], "Utilization": [[1, "utilization"]], "s_axi": [[1, "bus-interface-s_axi"], [2, "bus-interface-s_axi"]], "s_axi_aclk": [[1, "bus-interface-s_axi_aclk"], [2, "bus-interface-s_axi_aclk"]], "s_axi_aresetn": [[1, "bus-interface-s_axi_aresetn"], [2, "bus-interface-s_axi_aresetn"]], "m_dest_axi": [[1, "bus-interface-m_dest_axi"]], "m_src_axi": [[1, "bus-interface-m_src_axi"]], "fifo_rd_clk": [[1, "bus-interface-fifo_rd_clk"]], "fifo_wr_clk": [[1, "bus-interface-fifo_wr_clk"]], "m_axis_aclk": [[1, "bus-interface-m_axis_aclk"]], "m_dest_axi_aclk": [[1, "bus-interface-m_dest_axi_aclk"]], "m_src_axi_aclk": [[1, "bus-interface-m_src_axi_aclk"]], "s_axis_aclk": [[1, "bus-interface-s_axis_aclk"]], "m_dest_axi_aresetn": [[1, "bus-interface-m_dest_axi_aresetn"]], "m_src_axi_aresetn": [[1, "bus-interface-m_src_axi_aresetn"]], "s_axis": [[1, "bus-interface-s_axis"]], "m_axis": [[1, "bus-interface-m_axis"]], "fifo_wr": [[1, "bus-interface-fifo_wr"]], "fifo_rd": [[1, "bus-interface-fifo_rd"]], "irq": [[1, "bus-interface-irq"]], "DMA Controller (axi_dmac) (DMA Controller (axi_dmac))": [[1, "register-map-DMA Controller (axi_dmac)"]], "HDL Synthesis Settings": [[1, "hdl-synthesis-settings"]], "Sizing of the internal store-and-forward data buffer": [[1, "sizing-of-the-internal-store-and-forward-data-buffer"]], "Interfaces and Signals": [[1, "interfaces-and-signals"]], "Register Map Configuration Interface": [[1, "register-map-configuration-interface"]], "Data Interfaces": [[1, "data-interfaces"]], "AXI-Streaming slave": [[1, "axi-streaming-slave"]], "Configuration Interface": [[1, "configuration-interface"]], "Peripheral Identification": [[1, "peripheral-identification"]], "Interrupt Handling": [[1, "interrupt-handling"]], "Transfer Configuration": [[1, "transfer-configuration"]], "Transfer Submission": [[1, "transfer-submission"]], "Transfer Status": [[1, "transfer-status"]], "Transfer length reporting": [[1, "transfer-length-reporting"]], "Transfer Tear-down": [[1, "transfer-tear-down"]], "Interrupts": [[1, "interrupts"], [2, "interrupts"]], "2D Transfers": [[1, "d-transfers"]], "Cyclic Transfers": [[1, "cyclic-transfers"]], "Transfer Start Synchronization": [[1, "transfer-start-synchronization"]], "Diagnostics interface": [[1, "diagnostics-interface"]], "Limitations": [[1, "limitations"]], "AXI 4kByte Address Boundary": [[1, "axi-4kbyte-address-boundary"]], "Address Alignment": [[1, "address-alignment"]], "Transfer Length Alignment": [[1, "transfer-length-alignment"]], "Software Support": [[1, "software-support"]], "Known Issues": [[1, "known-issues"]], "Technical Support": [[1, "technical-support"]], "Glossary": [[1, "glossary"]], "SPI Engine Execution Module": [[8, "spi-engine-execution-module"]], "ctrl": [[8, "bus-interface-ctrl"]], "spi": [[8, "bus-interface-spi"]], "AXI SPI Engine Module": [[2, "axi-spi-engine-module"]], "spi_engine_ctrl": [[2, "bus-interface-spi_engine_ctrl"], [10, "bus-interface-spi_engine_ctrl"]], "spi_engine_offload_ctrl0": [[2, "bus-interface-spi_engine_offload_ctrl0"]], "SPI Engine (axi_spi_engine) (SPI Engine (axi_spi_engine))": [[2, "register-map-SPI Engine (axi_spi_engine)"]], "FIFOs": [[2, "fifos"]], "Synchronization Events": [[2, "synchronization-events"]], "FIFO Threshold Interrupts": [[2, "fifo-threshold-interrupts"]], "SYNC_EVENT Interrupt": [[2, "sync-event-interrupt"]], "SPI Engine Offload Module": [[10, "spi-engine-offload-module"]], "spi_engine_offload_ctrl": [[10, "bus-interface-spi_engine_offload_ctrl"]], "offload_sdi": [[10, "bus-interface-offload_sdi"]]}, "indexentries": {}})