	component bcd is
		port (
			clk_clk              : in  std_logic                    := 'X'; -- clk
			reset_reset_n        : in  std_logic                    := 'X'; -- reset_n
			bcd_io_bcd_pinout    : out std_logic_vector(7 downto 0);        -- bcd_pinout
			bcd_io_error         : out std_logic;                           -- error
			bcd_io_bcd_en_pinout : out std_logic_vector(7 downto 0)         -- bcd_en_pinout
		);
	end component bcd;

