

##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 13 14:30:28 2017
#


Top view:               ebr_fifo
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -0.657

                     Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock       Frequency     Frequency     Period        Period        Slack     Type         Group              
-----------------------------------------------------------------------------------------------------------------------
ebr_fifo|i_clock     100.0 MHz     179.3 MHz     10.000        5.577         4.423     inferred     Inferred_clkgroup_0
=======================================================================================================================



Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
ebr_fifo|i_clock  ebr_fifo|i_clock  |  0.000       -0.657  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ebr_fifo|i_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                             Arrival           
Instance     Reference            Type        Pin     Net         Time        Slack 
             Clock                                                                  
------------------------------------------------------------------------------------
head[0]      ebr_fifo|i_clock     FD1S3IX     Q       head[0]     0.587       -0.657
head[1]      ebr_fifo|i_clock     FD1S3IX     Q       head[1]     0.587       -0.657
head[2]      ebr_fifo|i_clock     FD1S3IX     Q       head[2]     0.587       -0.657
head[3]      ebr_fifo|i_clock     FD1S3IX     Q       head[3]     0.587       -0.657
head[4]      ebr_fifo|i_clock     FD1S3IX     Q       head[4]     0.587       -0.657
head[5]      ebr_fifo|i_clock     FD1S3IX     Q       head[5]     0.587       -0.657
head[6]      ebr_fifo|i_clock     FD1S3IX     Q       head[6]     0.587       -0.657
head[7]      ebr_fifo|i_clock     FD1S3IX     Q       head[7]     0.587       -0.657
head[8]      ebr_fifo|i_clock     FD1S3IX     Q       head[8]     0.587       -0.657
head[9]      ebr_fifo|i_clock     FD1S3IX     Q       head[9]     0.587       -0.657
====================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                              Required           
Instance              Reference            Type       Pin       Net         Time         Slack 
                      Clock                                                                    
-----------------------------------------------------------------------------------------------
buffer_buffer_0_0     ebr_fifo|i_clock     DP16KD     ADB3      head[0]     1.244        -0.657
buffer_buffer_0_0     ebr_fifo|i_clock     DP16KD     ADB4      head[1]     1.244        -0.657
buffer_buffer_0_0     ebr_fifo|i_clock     DP16KD     ADB5      head[2]     1.244        -0.657
buffer_buffer_0_0     ebr_fifo|i_clock     DP16KD     ADB6      head[3]     1.244        -0.657
buffer_buffer_0_0     ebr_fifo|i_clock     DP16KD     ADB7      head[4]     1.244        -0.657
buffer_buffer_0_0     ebr_fifo|i_clock     DP16KD     ADB8      head[5]     1.244        -0.657
buffer_buffer_0_0     ebr_fifo|i_clock     DP16KD     ADB9      head[6]     1.244        -0.657
buffer_buffer_0_0     ebr_fifo|i_clock     DP16KD     ADB10     head[7]     1.244        -0.657
buffer_buffer_0_0     ebr_fifo|i_clock     DP16KD     ADB11     head[8]     1.244        -0.657
buffer_buffer_0_0     ebr_fifo|i_clock     DP16KD     ADB12     head[9]     1.244        -0.657
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.587
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             1.244
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -0.657

    Number of logic level(s):                0
    Starting point:                          head[0] / Q
    Ending point:                            buffer_buffer_0_0 / ADB3
    The start point is clocked by            ebr_fifo|i_clock [rising] on pin CK
    The end   point is clocked by            ebr_fifo|i_clock [rising] on pin CLKB

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
head[0]               FD1S3IX     Q        Out     0.587     0.587       -         
head[0]               Net         -        -       -         -           3         
buffer_buffer_0_0     DP16KD      ADB3     In      0.000     0.587       -         
===================================================================================


Path information for path number 2: 
    Propagation time:                        0.587
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             1.244
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -0.657

    Number of logic level(s):                0
    Starting point:                          head[1] / Q
    Ending point:                            buffer_buffer_0_0 / ADB4
    The start point is clocked by            ebr_fifo|i_clock [rising] on pin CK
    The end   point is clocked by            ebr_fifo|i_clock [rising] on pin CLKB

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
head[1]               FD1S3IX     Q        Out     0.587     0.587       -         
head[1]               Net         -        -       -         -           3         
buffer_buffer_0_0     DP16KD      ADB4     In      0.000     0.587       -         
===================================================================================


Path information for path number 3: 
    Propagation time:                        0.587
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             1.244
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -0.657

    Number of logic level(s):                0
    Starting point:                          head[2] / Q
    Ending point:                            buffer_buffer_0_0 / ADB5
    The start point is clocked by            ebr_fifo|i_clock [rising] on pin CK
    The end   point is clocked by            ebr_fifo|i_clock [rising] on pin CLKB

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
head[2]               FD1S3IX     Q        Out     0.587     0.587       -         
head[2]               Net         -        -       -         -           3         
buffer_buffer_0_0     DP16KD      ADB5     In      0.000     0.587       -         
===================================================================================


Path information for path number 4: 
    Propagation time:                        0.587
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             1.244
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -0.657

    Number of logic level(s):                0
    Starting point:                          head[3] / Q
    Ending point:                            buffer_buffer_0_0 / ADB6
    The start point is clocked by            ebr_fifo|i_clock [rising] on pin CK
    The end   point is clocked by            ebr_fifo|i_clock [rising] on pin CLKB

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
head[3]               FD1S3IX     Q        Out     0.587     0.587       -         
head[3]               Net         -        -       -         -           3         
buffer_buffer_0_0     DP16KD      ADB6     In      0.000     0.587       -         
===================================================================================


Path information for path number 5: 
    Propagation time:                        0.587
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             1.244
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -0.657

    Number of logic level(s):                0
    Starting point:                          head[4] / Q
    Ending point:                            buffer_buffer_0_0 / ADB7
    The start point is clocked by            ebr_fifo|i_clock [rising] on pin CK
    The end   point is clocked by            ebr_fifo|i_clock [rising] on pin CLKB

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
head[4]               FD1S3IX     Q        Out     0.587     0.587       -         
head[4]               Net         -        -       -         -           3         
buffer_buffer_0_0     DP16KD      ADB7     In      0.000     0.587       -         
===================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None
