module wideexpr_00451(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {4{(1'b1)-(|(({{4{(ctrl[1]?5'sb01100:s3)}},(ctrl[7]?6'sb000001:(5'sb10100)|(s7)),$signed((4'b1110)>>(s0)),((s2)!=(1'sb0))|(u6)})-(2'sb00)))}};
  assign y1 = (^($signed(2'sb10)))>(|((s6)>>>($signed(s4))));
  assign y2 = $unsigned((ctrl[1]?$signed(+(1'b0)):s5));
  assign y3 = $signed((ctrl[0]?(ctrl[4]?$unsigned($unsigned(2'sb11)):6'b011010):(ctrl[2]?{{s1,4'b1111},s3}:(ctrl[5]?(u0)>=(6'sb000101):(5'sb01000)^~(1'sb0)))));
  assign y4 = {1{((ctrl[1]?(((ctrl[6]?$signed({2{1'b1}}):(ctrl[4]?-(3'sb100):5'sb00000)))|((((3'sb011)-(s1))&((3'sb110)^~(s7)))+((ctrl[4]?(ctrl[3]?s7:3'sb100):(4'sb0011)<<<(s3)))))<<<((($signed((2'sb11)|(1'sb1)))^~(($signed(u7))<<<(3'sb000)))>(s7)):4'sb1110))<<<($signed(((((ctrl[5]?$signed(s3):-(u7)))<<<(2'b01))<=((ctrl[1]?((2'sb01)<<<(4'sb0100))&(-(s3)):s4)))<<(((((5'sb11101)==(2'sb00))==((5'sb00000)==(s2)))<<<(-(u2)))&(~^(((2'sb00)|(6'sb110101))>>>((4'sb0000)<<(u7)))))))}};
  assign y5 = ((ctrl[2]?({3{-($signed(s6))}})^~(-((ctrl[2]?2'b11:+(u5)))):$unsigned((s3)<<(3'b111))))!=((ctrl[0]?-((2'sb00)&(((s6)>>(s0))>>((ctrl[0]?s2:1'b1)))):-((ctrl[7]?u4:|((ctrl[3]?s1:2'sb11))))));
  assign y6 = ~|($unsigned((($signed((s7)<<(2'sb10)))^(({4{3'sb110}})>>(~(s3))))<<(s3)));
  assign y7 = (2'sb01)+((ctrl[5]?(ctrl[4]?$signed({2{4'sb1110}}):(s7)|((ctrl[6]?3'sb000:s7))):(ctrl[0]?s6:((4'sb0111)&(s3))<<(~&(u3)))));
endmodule
