`timescale 1ns / 1ps
module control_status_unit(
   input                                                        clk_i,
   input                                                        rst_i,
   input                                                        enable_control_status_unit_i,
   output                      reg                                 finished_o
    );
endmodule
