<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/deprecated-technologies/">Original</a>
    <h1>Intel deprecates SGX on Core series processors</h1>
    
    <div id="readability-page-1" class="page"><div>
        <div id="contentDetailTemplate-1" data-component-id="2" role="main" data-component="RDCcontentDetailTemplate">
            <div>
                <div id="pageContent" role="region" aria-label="This is the heading of the page">
                        
    <div id="variant779en_us" data-pattern-variant="true" data-nav-order="0" data-nav-label="UDE Documentation Detail With Nested Nav">
        <div data-pattern-nav-variant-html="true">

            <!-- START breadcrumb -->

            <div>
                <nav role="navigation" aria-label="Breadcrumb bar">

<ol itemscope="" itemtype="http://schema.org/BreadcrumbList" aria-hidden="false" role="menubar">
            <li itemprop="itemListElement" itemscope="" itemtype="http://schema.org/ListItem" role="none" data-id="">
                <a itemprop="item" href="https://www.intel.com/content/www/us/en/design/resource-design-center.html" role="menuitem">

                        <span></span>
                    <meta itemprop="position" content="0"/>
                </a>
            </li>
            <li itemprop="itemListElement" itemscope="" itemtype="http://schema.org/ListItem" role="none" data-id="">
                <a itemprop="item" href="https://www.intel.com/content/www/us/en/secure/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/overview.html" role="menuitem">

                        <span itemprop="name">Intel® SDP for Desktop Based on Alder Lake S</span>
                    <meta itemprop="position" content="5"/>
                </a>
            </li>
    <li itemprop="itemListElement" itemscope="" itemtype="http://schema.org/ListItem" role="none" data-id="">

        <div>
            <p><span itemprop="name"> Core™ Processors  </span></p><meta itemprop="position" content="6"/>
        </div>

    </li>
</ol>


                    
                    
                </nav>
            </div>

            <!-- END breadcrumb -->

            <div>
                <div>
                    <div>
                        
                    </div>
                    <div>
                        <p>
                            <h2> Core™ Processors  </h2>
                                <h3>Datasheet, Volume 1 of 2 </h3>
                        </p>
                    </div>

                    <div>
                        <div>
                            <p><span>ID</span>
                                <span>655258</span>
                            </p>

                            <p><span>Date</span>
                                <span>01/11/2022</span>
                            </p>

                                    <p><label for="marquee-search-select">
                                            <span>Version</span>
                                            
                                        </label>
                                    </p>

                            

                        </div>
                            <div>
                                <p><a href="https://cdrdv2.intel.com/v1/dl/getcontent/655258">Download as PDF</a>
                            </p></div>
                    </div>
                    <div>
                        
                    </div>
                </div>
            </div>

            <!-- Start - UDE Documentation Details -->
            <div>

                    <div>
                        <div>
                            <div>
                                <p>A newer version of this document is available. Customers should <a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/006/">click here</a> to go to the newest version.</p>
                            </div>
                        </div>
                    </div>

                <div>
                    <div>
                        <!-- Left navigation -->

                        <div>
<div>

<p><a href="#table-of-contents">Document Table of Contents</a></p><div id="table-of-contents">
<div>
<div>
<p><a href="#">Document Table of Contents</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/legal-disclaimer/">Legal Disclaimer</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/revision-history/">Revision History</a>
<a href="#introduction-json">Introduction</a>
<a href="#technologies-json">Technologies</a>
<a href="#power-management-json">Power Management</a>
<a href="#thermal-management-json">Thermal Management</a>
<a href="#memory-json">Memory</a>
<a href="#usb-c-sub-system-json">USB-C* Sub System</a>
<a href="#pcie-interface-json">PCIe* Interface</a>
<a href="#direct-media-interface-and-on-package-interface-json">Direct Media Interface and On Package Interface</a>
<a href="#graphics-json">Graphics</a>
<a href="#display-json">Display</a>
<a href="#camera-mipi-json">Camera/MIPI</a>
<a href="#signal-description-json">Signal Description</a>
<a href="#electrical-specifications-json">Electrical Specifications</a>
<a href="#package-mechanical-specifications-json">Package Mechanical Specifications</a>
<a href="#cpu-and-device-ids-json">CPU And Device IDs</a>

</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/legal-disclaimer/">
<div>
<div>
<p><a href="#">Legal Disclaimer</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/revision-history/">
<div>
<div>
<p><a href="#">Revision History</a>
</p></div>
</div>

</div>
<div id="introduction-json">
<div>
<div>
<p><a href="#">Introduction</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/introduction/">Introduction</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-volatility-statement/">Processor Volatility Statement</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-support/">Package Support</a>
<a href="#supported-technologies-json">Supported Technologies</a>
<a href="#power-management-support-json">Power Management Support</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-management-support/">Thermal Management Support</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ball-out-information/">Ball-out Information</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-testability/">Processor Testability</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/operating-systems-support/">Operating Systems Support</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/terminology-and-special-marks/">Terminology and Special Marks</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/related-documents/">Related Documents</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-volatility-statement/">
<div>
<div>
<p><a href="#">Processor Volatility Statement</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-support/">
<div>
<div>
<p><a href="#">Package Support</a>
</p></div>
</div>

</div>
<div id="supported-technologies-json">
<div>
<div>
<p><a href="#">Supported Technologies</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/supported-technologies/">Supported Technologies</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/api-support-windows/">API Support (Windows*)</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/api-support-windows/">
<div>
<div>
<p><a href="#">API Support (Windows*)</a>
</p></div>
</div>

</div>

<div id="power-management-support-json">
<div>
<div>
<p><a href="#">Power Management Support</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-management-support/">Power Management Support</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-core-power-management/">Processor Core Power Management</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-power-management/">System Power Management</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-controller-power-management/">Memory Controller Power Management</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-graphics-power-management/">Processor Graphics Power Management</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-core-power-management/">
<div>
<div>
<p><a href="#">Processor Core Power Management</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-power-management/">
<div>
<div>
<p><a href="#">System Power Management</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-controller-power-management/">
<div>
<div>
<p><a href="#">Memory Controller Power Management</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-graphics-power-management/">
<div>
<div>
<p><a href="#">Processor Graphics Power Management</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-management-support/">
<div>
<div>
<p><a href="#">Thermal Management Support</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ball-out-information/">
<div>
<div>
<p><a href="#">Ball-out Information</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-testability/">
<div>
<div>
<p><a href="#">Processor Testability</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/operating-systems-support/">
<div>
<div>
<p><a href="#">Operating Systems Support</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/terminology-and-special-marks/">
<div>
<div>
<p><a href="#">Terminology and Special Marks</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/related-documents/">
<div>
<div>
<p><a href="#">Related Documents</a>
</p></div>
</div>

</div>

<div id="technologies-json">
<div>
<div>
<p><a href="#">Technologies</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/technologies/">Technologies</a>
<a href="#platform-environmental-control-interface-json">Platform Environmental Control Interface</a>
<a href="#intel-virtualization-technology-json">Intel® Virtualization Technology</a>
<a href="#security-technologies-json">Security Technologies</a>
<a href="#power-and-performance-technologies-json">Power and Performance Technologies</a>
<a href="#debug-technologies-json">Debug Technologies </a>
<a href="#clock-topology-json">Clock Topology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-volume-management-device-technology/">Intel Volume Management Device Technology </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/deprecated-technologies/">Deprecated Technologies</a>
</p></div>
</div>
<div id="platform-environmental-control-interface-json">
<div>
<div>
<p><a href="#">Platform Environmental Control Interface</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/platform-environmental-control-interface/">Platform Environmental Control Interface</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/peci-bus-architecture/">PECI Bus Architecture</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/peci-bus-architecture/">
<div>
<div>
<p><a href="#">PECI Bus Architecture</a>
</p></div>
</div>

</div>

<div id="intel-virtualization-technology-json">
<div>
<div>
<p><a href="#">Intel® Virtualization Technology</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-virtualization-technology/">Intel® Virtualization Technology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-vt-for-intel-64-and-intel-architecture/">Intel® VT for Intel® 64 and Intel® Architecture</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-virtualization-technology-for-directed-i-o/">Intel® Virtualization Technology for Directed I/O</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-apic-virtualization-technology-intel-apicv/">Intel® APIC Virtualization Technology (Intel® APICv)</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hypervisor-managed-linear-address-translation/">Hypervisor-Managed Linear Address Translation</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-vt-for-intel-64-and-intel-architecture/">
<div>
<div>
<p><a href="#">Intel® VT for Intel® 64 and Intel® Architecture</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-virtualization-technology-for-directed-i-o/">
<div>
<div>
<p><a href="#">Intel® Virtualization Technology for Directed I/O</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-apic-virtualization-technology-intel-apicv/">
<div>
<div>
<p><a href="#">Intel® APIC Virtualization Technology (Intel® APICv)</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hypervisor-managed-linear-address-translation/">
<div>
<div>
<p><a href="#">Hypervisor-Managed Linear Address Translation</a>
</p></div>
</div>

</div>

<div id="security-technologies-json">
<div>
<div>
<p><a href="#">Security Technologies</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/security-technologies/">Security Technologies</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-trusted-execution-technology/">Intel® Trusted Execution Technology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-advanced-encryption-standard-new-instructions/">Intel® Advanced Encryption Standard New Instructions </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/perform-carry-less-multiplication-quad-word-instruction/">Perform Carry-Less Multiplication Quad Word Instruction </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-secure-key/">Intel® Secure Key</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/execute-disable-bit/">Execute Disable Bit </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/boot-guard-technology/">Boot Guard Technology </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-supervisor-mode-execution-protection/">Intel® Supervisor Mode Execution Protection</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-supervisor-mode-access-protection/">Intel® Supervisor Mode Access Protection</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-secure-hash-algorithm-extensions/"> Intel® Secure Hash Algorithm Extensions</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/user-mode-instruction-prevention/">User Mode Instruction Prevention</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/read-processor-id/">Read Processor ID</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-multi-key-total-memory-encryption/">Intel® Multi-Key Total Memory Encryption</a>
<a href="#intel-control-flow-enforcement-technology-json">Intel® Control-flow Enforcement Technology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/keylocker-technology/">KeyLocker Technology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/devil%E2%80%99s-gate-rock/">Devil’s Gate Rock</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-trusted-execution-technology/">
<div>
<div>
<p><a href="#">Intel® Trusted Execution Technology</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-advanced-encryption-standard-new-instructions/">
<div>
<div>
<p><a href="#">Intel® Advanced Encryption Standard New Instructions </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/perform-carry-less-multiplication-quad-word-instruction/">
<div>
<div>
<p><a href="#">Perform Carry-Less Multiplication Quad Word Instruction </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-secure-key/">
<div>
<div>
<p><a href="#">Intel® Secure Key</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/execute-disable-bit/">
<div>
<div>
<p><a href="#">Execute Disable Bit </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/boot-guard-technology/">
<div>
<div>
<p><a href="#">Boot Guard Technology </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-supervisor-mode-execution-protection/">
<div>
<div>
<p><a href="#">Intel® Supervisor Mode Execution Protection</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-supervisor-mode-access-protection/">
<div>
<div>
<p><a href="#">Intel® Supervisor Mode Access Protection</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-secure-hash-algorithm-extensions/">
<div>
<div>
<p><a href="#"> Intel® Secure Hash Algorithm Extensions</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/user-mode-instruction-prevention/">
<div>
<div>
<p><a href="#">User Mode Instruction Prevention</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/read-processor-id/">
<div>
<div>
<p><a href="#">Read Processor ID</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-multi-key-total-memory-encryption/">
<div>
<div>
<p><a href="#">Intel® Multi-Key Total Memory Encryption</a>
</p></div>
</div>

</div>
<div id="intel-control-flow-enforcement-technology-json">
<div>
<div>
<p><a href="#">Intel® Control-flow Enforcement Technology</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-control-flow-enforcement-technology/">Intel® Control-flow Enforcement Technology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/shadow-stack/">Shadow Stack</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/indirect-branch-tracking/">Indirect Branch Tracking </a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/shadow-stack/">
<div>
<div>
<p><a href="#">Shadow Stack</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/indirect-branch-tracking/">
<div>
<div>
<p><a href="#">Indirect Branch Tracking </a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/keylocker-technology/">
<div>
<div>
<p><a href="#">KeyLocker Technology</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/devil’s-gate-rock/">
<div>
<div>
<p><a href="#">Devil’s Gate Rock</a>
</p></div>
</div>

</div>

<div id="power-and-performance-technologies-json">
<div>
<div>
<p><a href="#">Power and Performance Technologies</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-and-performance-technologies/">Power and Performance Technologies</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-smart-cache-technology/">Intel® Smart Cache Technology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ia-cores-level-1-and-level-2-caches/">IA Cores Level 1 and Level 2 Caches </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ring-interconnect/">Ring Interconnect</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-performance-hybrid-architecture/">Intel® Performance Hybrid Architecture</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-max-technology-3-0/">Intel® Turbo Boost Max Technology 3.0</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-hyper-threading-technology/">Intel® Hyper-Threading Technology</a>
<a href="#intel-turbo-boost-technology-2-0-json">Intel® Turbo Boost Technology 2.0</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/enhanced-intel-speedstep-technology_1/">Enhanced Intel SpeedStep® Technology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-thermal-velocity-boost-intel-tvb/">Intel® Thermal Velocity Boost (Intel® TVB)</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-speed-shift-technology/">Intel® Speed Shift Technology </a>
<a href="#intel-advanced-vector-extensions-2-intel-avx2-json">Intel® Advanced Vector Extensions 2 (Intel® AVX2) </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-64-architecture-x2apic/">Intel® 64 Architecture x2APIC</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-dynamic-tuning-technology/">Intel® Dynamic Tuning Technology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-gmm-and-neural-network-accelerator/">Intel® GMM and Neural Network Accelerator</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cache-line-write-back/">Cache Line Write Back</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/remote-action-request/">Remote Action Request</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/user-mode-wait-instructions/">User Mode Wait Instructions </a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-smart-cache-technology/">
<div>
<div>
<p><a href="#">Intel® Smart Cache Technology</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ia-cores-level-1-and-level-2-caches/">
<div>
<div>
<p><a href="#">IA Cores Level 1 and Level 2 Caches </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ring-interconnect/">
<div>
<div>
<p><a href="#">Ring Interconnect</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-performance-hybrid-architecture/">
<div>
<div>
<p><a href="#">Intel® Performance Hybrid Architecture</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-max-technology-3-0/">
<div>
<div>
<p><a href="#">Intel® Turbo Boost Max Technology 3.0</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-hyper-threading-technology/">
<div>
<div>
<p><a href="#">Intel® Hyper-Threading Technology</a>
</p></div>
</div>

</div>
<div id="intel-turbo-boost-technology-2-0-json">
<div>
<div>
<p><a href="#">Intel® Turbo Boost Technology 2.0</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0/">Intel® Turbo Boost Technology 2.0</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0-power-monitoring/">Intel® Turbo Boost Technology 2.0 Power Monitoring </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0-power-control/">Intel® Turbo Boost Technology 2.0 Power Control</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0-frequency/">Intel® Turbo Boost Technology 2.0 Frequency</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0-power-monitoring/">
<div>
<div>
<p><a href="#">Intel® Turbo Boost Technology 2.0 Power Monitoring </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0-power-control/">
<div>
<div>
<p><a href="#">Intel® Turbo Boost Technology 2.0 Power Control</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0-frequency/">
<div>
<div>
<p><a href="#">Intel® Turbo Boost Technology 2.0 Frequency</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/enhanced-intel-speedstep-technology_1/">
<div>
<div>
<p><a href="#">Enhanced Intel SpeedStep® Technology</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-thermal-velocity-boost-intel-tvb/">
<div>
<div>
<p><a href="#">Intel® Thermal Velocity Boost (Intel® TVB)</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-speed-shift-technology/">
<div>
<div>
<p><a href="#">Intel® Speed Shift Technology </a>
</p></div>
</div>

</div>
<div id="intel-advanced-vector-extensions-2-intel-avx2-json">
<div>
<div>
<p><a href="#">Intel® Advanced Vector Extensions 2 (Intel® AVX2) </a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-advanced-vector-extensions-2-intel-avx2/">Intel® Advanced Vector Extensions 2 (Intel® AVX2) </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-avx2-vector-neural-network-instructions-avx2-vnni/">Intel® AVX2 Vector Neural Network Instructions (AVX2 VNNI) </a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-avx2-vector-neural-network-instructions-avx2-vnni/">
<div>
<div>
<p><a href="#">Intel® AVX2 Vector Neural Network Instructions (AVX2 VNNI) </a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-64-architecture-x2apic/">
<div>
<div>
<p><a href="#">Intel® 64 Architecture x2APIC</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-dynamic-tuning-technology/">
<div>
<div>
<p><a href="#">Intel® Dynamic Tuning Technology</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-gmm-and-neural-network-accelerator/">
<div>
<div>
<p><a href="#">Intel® GMM and Neural Network Accelerator</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cache-line-write-back/">
<div>
<div>
<p><a href="#">Cache Line Write Back</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/remote-action-request/">
<div>
<div>
<p><a href="#">Remote Action Request</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/user-mode-wait-instructions/">
<div>
<div>
<p><a href="#">User Mode Wait Instructions </a>
</p></div>
</div>

</div>

<div id="debug-technologies-json">
<div>
<div>
<p><a href="#">Debug Technologies </a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/debug-technologies/">Debug Technologies </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-processor-trace/">Intel® Processor Trace </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/platform-crashlog/">Platform CrashLog</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/telemetry-aggregator/">Telemetry Aggregator</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-processor-trace/">
<div>
<div>
<p><a href="#">Intel® Processor Trace </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/platform-crashlog/">
<div>
<div>
<p><a href="#">Platform CrashLog</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/telemetry-aggregator/">
<div>
<div>
<p><a href="#">Telemetry Aggregator</a>
</p></div>
</div>

</div>

<div id="clock-topology-json">
<div>
<div>
<p><a href="#">Clock Topology</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/clock-topology/">Clock Topology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/integrated-reference-clock-pll/">Integrated Reference Clock PLL</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/integrated-reference-clock-pll/">
<div>
<div>
<p><a href="#">Integrated Reference Clock PLL</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-volume-management-device-technology/">
<div>
<div>
<p><a href="#">Intel Volume Management Device Technology </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/deprecated-technologies/">
<div>
<div>
<p><a href="#">Deprecated Technologies</a>
</p></div>
</div>

</div>

<div id="power-management-json">
<div>
<div>
<p><a href="#">Power Management</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-management/">Power Management</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/advanced-configuration-and-power-interface-acpi-states-supported/">Advanced Configuration and Power Interface (ACPI) States Supported</a>
<a href="#processor-ia-core-power-management-json">Processor IA Core Power Management</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-aux-power-management/"> Processor AUX Power Management </a>
<a href="#processor-graphics-power-management_1-json">Processor Graphics Power Management </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-agent-enhanced-intel-speedstep-technology/">System Agent Enhanced Intel SpeedStep® Technology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/rest-of-platform-rop-pmic/">Rest Of Platform (ROP) PMIC </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-power-management/">PCI Express* Power Management</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/tcss-power-state/"> TCSS Power State</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/advanced-configuration-and-power-interface-acpi-states-supported/">
<div>
<div>
<p><a href="#">Advanced Configuration and Power Interface (ACPI) States Supported</a>
</p></div>
</div>

</div>
<div id="processor-ia-core-power-management-json">
<div>
<div>
<p><a href="#">Processor IA Core Power Management</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-ia-core-power-management/">Processor IA Core Power Management</a>
<a href="#os-hw-controlled-p-states-json">OS/HW Controlled P-states</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/low-power-idle-states/">Low-Power Idle States</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/requesting-the-low-power-idle-states/">Requesting the Low-Power Idle States</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-ia-core-c-state-rules/">Processor IA Core C-State Rules</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-c-states/">Package C-States</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-c-states-and-display-resolutions/">Package C-States and Display Resolutions</a>
</p></div>
</div>
<div id="os-hw-controlled-p-states-json">
<div>
<div>
<p><a href="#">OS/HW Controlled P-states</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/enhanced-intel-speedstep-technology/">Enhanced Intel SpeedStep® Technology</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-speed-shift-technology_1/">Intel® Speed Shift Technology</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/enhanced-intel-speedstep-technology/">
<div>
<div>
<p><a href="#">Enhanced Intel SpeedStep® Technology</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-speed-shift-technology_1/">
<div>
<div>
<p><a href="#">Intel® Speed Shift Technology</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/low-power-idle-states/">
<div>
<div>
<p><a href="#">Low-Power Idle States</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/requesting-the-low-power-idle-states/">
<div>
<div>
<p><a href="#">Requesting the Low-Power Idle States</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-ia-core-c-state-rules/">
<div>
<div>
<p><a href="#">Processor IA Core C-State Rules</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-c-states/">
<div>
<div>
<p><a href="#">Package C-States</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-c-states-and-display-resolutions/">
<div>
<div>
<p><a href="#">Package C-States and Display Resolutions</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-aux-power-management/">
<div>
<div>
<p><a href="#"> Processor AUX Power Management </a>
</p></div>
</div>

</div>
<div id="processor-graphics-power-management_1-json">
<div>
<div>
<p><a href="#">Processor Graphics Power Management </a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-graphics-power-management_1/">Processor Graphics Power Management </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-power-savings-technologies/">Memory Power Savings Technologies</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-power-savings-technologies/">Display Power Savings Technologies</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-graphics-core-power-savings-technologies/">Processor Graphics Core Power Savings Technologies</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-power-savings-technologies/">
<div>
<div>
<p><a href="#">Memory Power Savings Technologies</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-power-savings-technologies/">
<div>
<div>
<p><a href="#">Display Power Savings Technologies</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-graphics-core-power-savings-technologies/">
<div>
<div>
<p><a href="#">Processor Graphics Core Power Savings Technologies</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-agent-enhanced-intel-speedstep-technology/">
<div>
<div>
<p><a href="#">System Agent Enhanced Intel SpeedStep® Technology</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/rest-of-platform-rop-pmic/">
<div>
<div>
<p><a href="#">Rest Of Platform (ROP) PMIC </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-power-management/">
<div>
<div>
<p><a href="#">PCI Express* Power Management</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/tcss-power-state/">
<div>
<div>
<p><a href="#"> TCSS Power State</a>
</p></div>
</div>

</div>

<div id="thermal-management-json">
<div>
<div>
<p><a href="#">Thermal Management</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-management/">Thermal Management</a>
<a href="#processor-thermal-management-json">Processor Thermal Management</a>
<a href="#processor-line-thermal-and-power-specifications-json">Processor Line Thermal and Power Specifications</a>
<a href="#thermal-profile-for-pcg-2020-processor-json">Thermal Profile for PCG 2020 Processor</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-metrology/">Thermal Metrology </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/fan-speed-control-scheme-with-dts/">Fan Speed Control Scheme with DTS</a>
</p></div>
</div>
<div id="processor-thermal-management-json">
<div>
<div>
<p><a href="#">Processor Thermal Management</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-thermal-management/">Processor Thermal Management</a>
<a href="#thermal-considerations-json">Thermal Considerations</a>
<a href="#assured-power-ctdp_1-json">Assured Power (cTDP) </a>
<a href="#thermal-management-features-json">Thermal Management Features</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-memory-thermal-management/">Intel® Memory Thermal Management </a>
</p></div>
</div>
<div id="thermal-considerations-json">
<div>
<div>
<p><a href="#">Thermal Considerations</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-considerations/">Thermal Considerations</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-power-control/">Package Power Control</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/platform-power-control/">Platform Power Control</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/turbo-time-parameter-tau/">Turbo Time Parameter (Tau)</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-power-control/">
<div>
<div>
<p><a href="#">Package Power Control</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/platform-power-control/">
<div>
<div>
<p><a href="#">Platform Power Control</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/turbo-time-parameter-tau/">
<div>
<div>
<p><a href="#">Turbo Time Parameter (Tau)</a>
</p></div>
</div>

</div>

<div id="assured-power-ctdp_1-json">
<div>
<div>
<p><a href="#">Assured Power (cTDP) </a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/assured-power-ctdp_1/">Assured Power (cTDP) </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/assured-power-ctdp/">Assured Power (cTDP) </a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/assured-power-ctdp/">
<div>
<div>
<p><a href="#">Assured Power (cTDP) </a>
</p></div>
</div>

</div>

<div id="thermal-management-features-json">
<div>
<div>
<p><a href="#">Thermal Management Features</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-management-features/">Thermal Management Features</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/adaptive-thermal-monitor/">Adaptive Thermal Monitor</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-thermal-sensor/">Digital Thermal Sensor</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/prochot-signal/">PROCHOT# Signal</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/prochot-output-only/">PROCHOT Output Only</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/bi-directional-prochot/">Bi-Directional PROCHOT#</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/prochot-demotion-algorithm/">PROCHOT Demotion Algorithm</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/voltage-regulator-protection-using-prochot/">Voltage Regulator Protection using PROCHOT#</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-solution-design-and-prochot-behavior/">Thermal Solution Design and PROCHOT# Behavior</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/low-power-states-and-prochot-behavior/">Low-Power States and PROCHOT# Behavior</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thrmtrip-signal/">THRMTRIP# Signal</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/critical-temperature-detection/">Critical Temperature Detection</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/on-demand-mode/">On-Demand Mode</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/msr-based-on-demand-mode/">MSR Based On-Demand Mode</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/i-o-emulation-based-on-demand-mode/">I/O Emulation-Based On-Demand Mode</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/adaptive-thermal-monitor/">
<div>
<div>
<p><a href="#">Adaptive Thermal Monitor</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-thermal-sensor/">
<div>
<div>
<p><a href="#">Digital Thermal Sensor</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/prochot-signal/">
<div>
<div>
<p><a href="#">PROCHOT# Signal</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/prochot-output-only/">
<div>
<div>
<p><a href="#">PROCHOT Output Only</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/bi-directional-prochot/">
<div>
<div>
<p><a href="#">Bi-Directional PROCHOT#</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/prochot-demotion-algorithm/">
<div>
<div>
<p><a href="#">PROCHOT Demotion Algorithm</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/voltage-regulator-protection-using-prochot/">
<div>
<div>
<p><a href="#">Voltage Regulator Protection using PROCHOT#</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-solution-design-and-prochot-behavior/">
<div>
<div>
<p><a href="#">Thermal Solution Design and PROCHOT# Behavior</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/low-power-states-and-prochot-behavior/">
<div>
<div>
<p><a href="#">Low-Power States and PROCHOT# Behavior</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thrmtrip-signal/">
<div>
<div>
<p><a href="#">THRMTRIP# Signal</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/critical-temperature-detection/">
<div>
<div>
<p><a href="#">Critical Temperature Detection</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/on-demand-mode/">
<div>
<div>
<p><a href="#">On-Demand Mode</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/msr-based-on-demand-mode/">
<div>
<div>
<p><a href="#">MSR Based On-Demand Mode</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/i-o-emulation-based-on-demand-mode/">
<div>
<div>
<p><a href="#">I/O Emulation-Based On-Demand Mode</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-memory-thermal-management/">
<div>
<div>
<p><a href="#">Intel® Memory Thermal Management </a>
</p></div>
</div>

</div>

<div id="processor-line-thermal-and-power-specifications-json">
<div>
<div>
<p><a href="#">Processor Line Thermal and Power Specifications</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-line-thermal-and-power-specifications/">Processor Line Thermal and Power Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-line-power-and-frequency-specifications/">Processor Line Power and Frequency Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-line-thermal-and-power/">Processor Line Thermal and Power</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-line-power-and-frequency-specifications/">
<div>
<div>
<p><a href="#">Processor Line Power and Frequency Specifications</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-line-thermal-and-power/">
<div>
<div>
<p><a href="#">Processor Line Thermal and Power</a>
</p></div>
</div>

</div>

<div id="thermal-profile-for-pcg-2020-processor-json">
<div>
<div>
<p><a href="#">Thermal Profile for PCG 2020 Processor</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020-processor/">Thermal Profile for PCG 2020 Processor</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020a-processor/">Thermal Profile for PCG 2020A Processor</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020c-processor/">Thermal Profile for PCG 2020C Processor</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020d-processor/">Thermal Profile for PCG 2020D Processor</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020a-processor/">
<div>
<div>
<p><a href="#">Thermal Profile for PCG 2020A Processor</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020c-processor/">
<div>
<div>
<p><a href="#">Thermal Profile for PCG 2020C Processor</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020d-processor/">
<div>
<div>
<p><a href="#">Thermal Profile for PCG 2020D Processor</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-metrology/">
<div>
<div>
<p><a href="#">Thermal Metrology </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/fan-speed-control-scheme-with-dts/">
<div>
<div>
<p><a href="#">Fan Speed Control Scheme with DTS</a>
</p></div>
</div>

</div>

<div id="memory-json">
<div>
<div>
<p><a href="#">Memory</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory/">Memory</a>
<a href="#system-memory-interface_1-json">System Memory Interface</a>
<a href="#integrated-memory-controller-imc-power-management-json">Integrated Memory Controller (IMC) Power Management</a>
</p></div>
</div>
<div id="system-memory-interface_1-json">
<div>
<div>
<p><a href="#">System Memory Interface</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-interface_1/">System Memory Interface</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-sku-support-matrix/">Processor SKU Support Matrix</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/supported-memory-modules-and-devices/">Supported Memory Modules and Devices</a>
<a href="#system-memory-timing-support-json">System Memory Timing Support</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-controller-mc/">Memory Controller (MC)</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-controller-power-gate/">Memory Controller Power Gate</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-controller-organization-mode-ddr4-5-only/">System Memory Controller Organization Mode (DDR4/5 Only)</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-frequency/">System Memory Frequency</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/technology-enhancements-of-intel-fast-memory-access-intel-fma/">Technology Enhancements of Intel® Fast Memory Access (Intel® FMA)</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/data-scrambling/">Data Scrambling</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/data-swapping/">Data Swapping </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr5-ascending-and-descending/"> LPDDR5 Ascending and Descending</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr4x-cmd-mirroring/">LPDDR4x CMD Mirroring </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr-i-o-interleaving/">DDR I/O Interleaving</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-clock-generation/">DRAM Clock Generation </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-reference-voltage-generation/">DRAM Reference Voltage Generation </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/data-swizzling/">Data Swizzling</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/error-correction-with-standard-ram/">Error Correction With Standard RAM</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/post-package-repair-ppr/"> Post Package Repair (PPR)</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-sku-support-matrix/">
<div>
<div>
<p><a href="#">Processor SKU Support Matrix</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/supported-memory-modules-and-devices/">
<div>
<div>
<p><a href="#">Supported Memory Modules and Devices</a>
</p></div>
</div>

</div>
<div id="system-memory-timing-support-json">
<div>
<div>
<p><a href="#">System Memory Timing Support</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-timing-support/">System Memory Timing Support</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-timing-support_1/">System Memory Timing Support</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/sagv-points/">SAGV Points</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr-frequency-shifting/">DDR Frequency Shifting </a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-timing-support_1/">
<div>
<div>
<p><a href="#">System Memory Timing Support</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/sagv-points/">
<div>
<div>
<p><a href="#">SAGV Points</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr-frequency-shifting/">
<div>
<div>
<p><a href="#">DDR Frequency Shifting </a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-controller-mc/">
<div>
<div>
<p><a href="#">Memory Controller (MC)</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-controller-power-gate/">
<div>
<div>
<p><a href="#">Memory Controller Power Gate</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-controller-organization-mode-ddr4-5-only/">
<div>
<div>
<p><a href="#">System Memory Controller Organization Mode (DDR4/5 Only)</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-frequency/">
<div>
<div>
<p><a href="#">System Memory Frequency</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/technology-enhancements-of-intel-fast-memory-access-intel-fma/">
<div>
<div>
<p><a href="#">Technology Enhancements of Intel® Fast Memory Access (Intel® FMA)</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/data-scrambling/">
<div>
<div>
<p><a href="#">Data Scrambling</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/data-swapping/">
<div>
<div>
<p><a href="#">Data Swapping </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr5-ascending-and-descending/">
<div>
<div>
<p><a href="#"> LPDDR5 Ascending and Descending</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr4x-cmd-mirroring/">
<div>
<div>
<p><a href="#">LPDDR4x CMD Mirroring </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr-i-o-interleaving/">
<div>
<div>
<p><a href="#">DDR I/O Interleaving</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-clock-generation/">
<div>
<div>
<p><a href="#">DRAM Clock Generation </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-reference-voltage-generation/">
<div>
<div>
<p><a href="#">DRAM Reference Voltage Generation </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/data-swizzling/">
<div>
<div>
<p><a href="#">Data Swizzling</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/error-correction-with-standard-ram/">
<div>
<div>
<p><a href="#">Error Correction With Standard RAM</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/post-package-repair-ppr/">
<div>
<div>
<p><a href="#"> Post Package Repair (PPR)</a>
</p></div>
</div>

</div>

<div id="integrated-memory-controller-imc-power-management-json">
<div>
<div>
<p><a href="#">Integrated Memory Controller (IMC) Power Management</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/integrated-memory-controller-imc-power-management/">Integrated Memory Controller (IMC) Power Management</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/disabling-unused-system-memory-outputs/">Disabling Unused System Memory Outputs</a>
<a href="#dram-power-management-and-initialization-json">DRAM Power Management and Initialization</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr-electrical-power-gating/">DDR Electrical Power Gating</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-training/">Power Training</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/disabling-unused-system-memory-outputs/">
<div>
<div>
<p><a href="#">Disabling Unused System Memory Outputs</a>
</p></div>
</div>

</div>
<div id="dram-power-management-and-initialization-json">
<div>
<div>
<p><a href="#">DRAM Power Management and Initialization</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-power-management-and-initialization/">DRAM Power Management and Initialization</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/initialization-role-of-cke/">Initialization Role of CKE </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/conditional-self-refresh/">Conditional Self-Refresh</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dynamic-power-down/">Dynamic Power-Down</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-i-o-power-management/">DRAM I/O Power Management </a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/initialization-role-of-cke/">
<div>
<div>
<p><a href="#">Initialization Role of CKE </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/conditional-self-refresh/">
<div>
<div>
<p><a href="#">Conditional Self-Refresh</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dynamic-power-down/">
<div>
<div>
<p><a href="#">Dynamic Power-Down</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-i-o-power-management/">
<div>
<div>
<p><a href="#">DRAM I/O Power Management </a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr-electrical-power-gating/">
<div>
<div>
<p><a href="#">DDR Electrical Power Gating</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-training/">
<div>
<div>
<p><a href="#">Power Training</a>
</p></div>
</div>

</div>


<div id="usb-c-sub-system-json">
<div>
<div>
<p><a href="#">USB-C* Sub System</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-c-sub-system/">USB-C* Sub System</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/general-capabilities_1/">General Capabilities</a>
<a href="#usb-4-router-json">USB™ 4 Router</a>
<a href="#usb-c-sub-system-xhci-xdci-controllers-json">USB-C Sub-system xHCI/xDCI Controllers </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-c-sub-system-display-interface/">USB-C Sub-System Display Interface</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/general-capabilities_1/">
<div>
<div>
<p><a href="#">General Capabilities</a>
</p></div>
</div>

</div>
<div id="usb-4-router-json">
<div>
<div>
<p><a href="#">USB™ 4 Router</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-4-router/">USB™ 4 Router</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-4-host-router-implementation-capabilities/">USB 4 Host Router Implementation Capabilities</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-4-host-router-implementation-capabilities/">
<div>
<div>
<p><a href="#">USB 4 Host Router Implementation Capabilities</a>
</p></div>
</div>

</div>

<div id="usb-c-sub-system-xhci-xdci-controllers-json">
<div>
<div>
<p><a href="#">USB-C Sub-system xHCI/xDCI Controllers </a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-c-sub-system-xhci-xdci-controllers/">USB-C Sub-system xHCI/xDCI Controllers </a>
<a href="#usb-3-controllers-json">USB 3 Controllers</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-c-sub-system-pcie-interface/">USB-C Sub-System PCIe Interface</a>
</p></div>
</div>
<div id="usb-3-controllers-json">
<div>
<div>
<p><a href="#">USB 3 Controllers</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-3-controllers/">USB 3 Controllers</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/extensible-host-controller-interface-xhci/">Extensible Host Controller Interface (xHCI)</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/extensible-device-controller-interface-xdci/">Extensible Device Controller Interface (xDCI)</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/extensible-host-controller-interface-xhci/">
<div>
<div>
<p><a href="#">Extensible Host Controller Interface (xHCI)</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/extensible-device-controller-interface-xdci/">
<div>
<div>
<p><a href="#">Extensible Device Controller Interface (xDCI)</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-c-sub-system-pcie-interface/">
<div>
<div>
<p><a href="#">USB-C Sub-System PCIe Interface</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-c-sub-system-display-interface/">
<div>
<div>
<p><a href="#">USB-C Sub-System Display Interface</a>
</p></div>
</div>

</div>

<div id="pcie-interface-json">
<div>
<div>
<p><a href="#">PCIe* Interface</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pcie-interface/">PCIe* Interface</a>
<a href="#processor-pci-express-interface-json">Processor PCI Express* Interface</a>
</p></div>
</div>
<div id="processor-pci-express-interface-json">
<div>
<div>
<p><a href="#">Processor PCI Express* Interface</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-pci-express-interface/">Processor PCI Express* Interface</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-support/">PCI Express* Support</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-architecture/">PCI Express* Architecture</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-configuration-mechanism/">PCI Express* Configuration Mechanism </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-equalization-methodology/">PCI Express* Equalization Methodology </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-hot-plug/"> PCI Express* Hot Plug</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-support/">
<div>
<div>
<p><a href="#">PCI Express* Support</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-architecture/">
<div>
<div>
<p><a href="#">PCI Express* Architecture</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-configuration-mechanism/">
<div>
<div>
<p><a href="#">PCI Express* Configuration Mechanism </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-equalization-methodology/">
<div>
<div>
<p><a href="#">PCI Express* Equalization Methodology </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-hot-plug/">
<div>
<div>
<p><a href="#"> PCI Express* Hot Plug</a>
</p></div>
</div>

</div>


<div id="direct-media-interface-and-on-package-interface-json">
<div>
<div>
<p><a href="#">Direct Media Interface and On Package Interface</a>
</p></div>
</div>
<div>
<p><a href="#direct-media-interface-dmi-json">Direct Media Interface (DMI)</a>
<a href="#on-package-interface-opi-json">On Package Interface (OPI)</a>
</p></div>
</div>
<div id="direct-media-interface-dmi-json">
<div>
<div>
<p><a href="#">Direct Media Interface (DMI)</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/direct-media-interface-dmi/">Direct Media Interface (DMI)</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dmi-lane-reversal-and-polarity-inversion/">DMI Lane Reversal and Polarity Inversion</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dmi-error-flow/">DMI Error Flow</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dmi-link-down/">DMI Link Down</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dmi-lane-reversal-and-polarity-inversion/">
<div>
<div>
<p><a href="#">DMI Lane Reversal and Polarity Inversion</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dmi-error-flow/">
<div>
<div>
<p><a href="#">DMI Error Flow</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dmi-link-down/">
<div>
<div>
<p><a href="#">DMI Link Down</a>
</p></div>
</div>

</div>

<div id="on-package-interface-opi-json">
<div>
<div>
<p><a href="#">On Package Interface (OPI)</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/opi-support/">OPI Support</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/functional-description/">Functional Description</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/opi-support/">
<div>
<div>
<p><a href="#">OPI Support</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/functional-description/">
<div>
<div>
<p><a href="#">Functional Description</a>
</p></div>
</div>

</div>


<div id="graphics-json">
<div>
<div>
<p><a href="#">Graphics</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/graphics/">Graphics</a>
<a href="#processor-graphics-json">Processor Graphics</a>
<a href="#platform-graphics-hardware-feature-json">Platform Graphics Hardware Feature </a>
</p></div>
</div>
<div id="processor-graphics-json">
<div>
<div>
<p><a href="#">Processor Graphics</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-graphics/">Processor Graphics</a>
<a href="#media-support-intel-quicksync-and-clear-video-technology-hd-json">Media Support (Intel® QuickSync and Clear Video Technology HD)</a>
</p></div>
</div>
<div id="media-support-intel-quicksync-and-clear-video-technology-hd-json">
<div>
<div>
<p><a href="#">Media Support (Intel® QuickSync and Clear Video Technology HD)</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/media-support-intel-quicksync-and-clear-video-technology-hd/">Media Support (Intel® QuickSync and Clear Video Technology HD)</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-video-decode/">Hardware Accelerated Video Decode</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-video-encode/">Hardware Accelerated Video Encode</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-video-processing/">Hardware Accelerated Video Processing</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-transcoding/">Hardware Accelerated Transcoding</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-video-decode/">
<div>
<div>
<p><a href="#">Hardware Accelerated Video Decode</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-video-encode/">
<div>
<div>
<p><a href="#">Hardware Accelerated Video Encode</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-video-processing/">
<div>
<div>
<p><a href="#">Hardware Accelerated Video Processing</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-transcoding/">
<div>
<div>
<p><a href="#">Hardware Accelerated Transcoding</a>
</p></div>
</div>

</div>


<div id="platform-graphics-hardware-feature-json">
<div>
<div>
<p><a href="#">Platform Graphics Hardware Feature </a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/platform-graphics-hardware-feature/">Platform Graphics Hardware Feature </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hybrid-graphics/">Hybrid Graphics</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hybrid-graphics/">
<div>
<div>
<p><a href="#">Hybrid Graphics</a>
</p></div>
</div>

</div>


<div id="display-json">
<div>
<div>
<p><a href="#">Display</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display/">Display</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-technologies-support/">Display Technologies Support</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-configuration/">Display Configuration</a>
<a href="#display-features-json">Display Features</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-technologies-support/">
<div>
<div>
<p><a href="#">Display Technologies Support</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-configuration/">
<div>
<div>
<p><a href="#">Display Configuration</a>
</p></div>
</div>

</div>
<div id="display-features-json">
<div>
<div>
<p><a href="#">Display Features</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-features/">Display Features</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/general-capabilities/">General Capabilities</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/multiple-display-configurations/">Multiple Display Configurations</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/high-bandwidth-digital-content-protection-hdcp/">High-bandwidth Digital Content Protection (HDCP)</a>
<a href="#displayport-json">DisplayPort*</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/high-definition-multimedia-interface-hdmi/">High-Definition Multimedia Interface (HDMI*)</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/embedded-displayport-edp/">embedded DisplayPort* (eDP*)</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/mipi-dsi/">MIPI* DSI</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/integrated-audio/">Integrated Audio</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/general-capabilities/">
<div>
<div>
<p><a href="#">General Capabilities</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/multiple-display-configurations/">
<div>
<div>
<p><a href="#">Multiple Display Configurations</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/high-bandwidth-digital-content-protection-hdcp/">
<div>
<div>
<p><a href="#">High-bandwidth Digital Content Protection (HDCP)</a>
</p></div>
</div>

</div>
<div id="displayport-json">
<div>
<div>
<p><a href="#">DisplayPort*</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/displayport/">DisplayPort*</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/multi-stream-transport-mst/">Multi-Stream Transport (MST)</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/multi-stream-transport-mst/">
<div>
<div>
<p><a href="#">Multi-Stream Transport (MST)</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/high-definition-multimedia-interface-hdmi/">
<div>
<div>
<p><a href="#">High-Definition Multimedia Interface (HDMI*)</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/embedded-displayport-edp/">
<div>
<div>
<p><a href="#">embedded DisplayPort* (eDP*)</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/mipi-dsi/">
<div>
<div>
<p><a href="#">MIPI* DSI</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/integrated-audio/">
<div>
<div>
<p><a href="#">Integrated Audio</a>
</p></div>
</div>

</div>


<div id="camera-mipi-json">
<div>
<div>
<p><a href="#">Camera/MIPI</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-mipi/">Camera/MIPI</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-pipe-support/">Camera Pipe Support</a>
<a href="#mipi-csi-2-camera-interconnect-json">MIPI* CSI-2 Camera Interconnect</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-pipe-support/">
<div>
<div>
<p><a href="#">Camera Pipe Support</a>
</p></div>
</div>

</div>
<div id="mipi-csi-2-camera-interconnect-json">
<div>
<div>
<p><a href="#">MIPI* CSI-2 Camera Interconnect</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/mipi-csi-2-camera-interconnect/">MIPI* CSI-2 Camera Interconnect</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-control-logic/">Camera Control Logic</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-modules/">Camera Modules</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/csi-2-lane-configuration/">CSI-2 Lane Configuration</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-control-logic/">
<div>
<div>
<p><a href="#">Camera Control Logic</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-modules/">
<div>
<div>
<p><a href="#">Camera Modules</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/csi-2-lane-configuration/">
<div>
<div>
<p><a href="#">CSI-2 Lane Configuration</a>
</p></div>
</div>

</div>


<div id="signal-description-json">
<div>
<div>
<p><a href="#">Signal Description</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/signal-description/">Signal Description</a>
<a href="#system-memory-interface-json">System Memory Interface</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-graphics-peg-signals/">PCI Express* Graphics (PEG) Signals</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/direct-media-interface-dmi-signals/">Direct Media Interface (DMI) Signals</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/reset-and-miscellaneous-signals/">Reset and Miscellaneous Signals</a>
<a href="#display-interfaces-json">Display Interfaces </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-type-c-signals/">USB Type-C Signals</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/mipi-csi-2-interface-signals/"> MIPI* CSI-2 Interface Signals</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-clocking-signals/">Processor Clocking Signals</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/testability-signals/">Testability Signals</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/error-and-thermal-protection-signals/">Error and Thermal Protection Signals</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-sequencing-signals/">Power Sequencing Signals</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-power-rails/">Processor Power Rails</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ground-and-reserved-signals/">Ground and Reserved Signals</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-internal-pull-up-pull-down-terminations/">Processor Internal Pull-Up / Pull-Down Terminations</a>
</p></div>
</div>
<div id="system-memory-interface-json">
<div>
<div>
<p><a href="#">System Memory Interface</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-interface/">System Memory Interface</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr4-memory-interface/">DDR4 Memory Interface</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lp4x-lp5-memory-interface/"> LP4x-LP5 Memory Interface </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr5-memory-interface/">DDR5 Memory Interface</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr4-memory-interface/">
<div>
<div>
<p><a href="#">DDR4 Memory Interface</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lp4x-lp5-memory-interface/">
<div>
<div>
<p><a href="#"> LP4x-LP5 Memory Interface </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr5-memory-interface/">
<div>
<div>
<p><a href="#">DDR5 Memory Interface</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-graphics-peg-signals/">
<div>
<div>
<p><a href="#">PCI Express* Graphics (PEG) Signals</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/direct-media-interface-dmi-signals/">
<div>
<div>
<p><a href="#">Direct Media Interface (DMI) Signals</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/reset-and-miscellaneous-signals/">
<div>
<div>
<p><a href="#">Reset and Miscellaneous Signals</a>
</p></div>
</div>

</div>
<div id="display-interfaces-json">
<div>
<div>
<p><a href="#">Display Interfaces </a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-interfaces/">Display Interfaces </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-display-interface-ddi-signals/">Digital Display Interface (DDI) Signals</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-display-audio-signals/">Digital Display Audio Signals</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-display-interface-ddi-signals/">
<div>
<div>
<p><a href="#">Digital Display Interface (DDI) Signals</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-display-audio-signals/">
<div>
<div>
<p><a href="#">Digital Display Audio Signals</a>
</p></div>
</div>

</div>

<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-type-c-signals/">
<div>
<div>
<p><a href="#">USB Type-C Signals</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/mipi-csi-2-interface-signals/">
<div>
<div>
<p><a href="#"> MIPI* CSI-2 Interface Signals</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-clocking-signals/">
<div>
<div>
<p><a href="#">Processor Clocking Signals</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/testability-signals/">
<div>
<div>
<p><a href="#">Testability Signals</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/error-and-thermal-protection-signals/">
<div>
<div>
<p><a href="#">Error and Thermal Protection Signals</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-sequencing-signals/">
<div>
<div>
<p><a href="#">Power Sequencing Signals</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-power-rails/">
<div>
<div>
<p><a href="#">Processor Power Rails</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ground-and-reserved-signals/">
<div>
<div>
<p><a href="#">Ground and Reserved Signals</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-internal-pull-up-pull-down-terminations/">
<div>
<div>
<p><a href="#">Processor Internal Pull-Up / Pull-Down Terminations</a>
</p></div>
</div>

</div>

<div id="electrical-specifications-json">
<div>
<div>
<p><a href="#">Electrical Specifications</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/electrical-specifications/">Electrical Specifications</a>
<a href="#processor-power-rails_1-json">Processor Power Rails</a>
<a href="#dc-specifications-json">DC Specifications</a>
</p></div>
</div>
<div id="processor-power-rails_1-json">
<div>
<div>
<p><a href="#">Processor Power Rails</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-power-rails_1/">Processor Power Rails</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-and-ground-pins/">Power and Ground Pins</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/voltage-regulator/">Voltage Regulator</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc-voltage-identification-vid/">VCC Voltage Identification (VID)</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-and-ground-pins/">
<div>
<div>
<p><a href="#">Power and Ground Pins</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/voltage-regulator/">
<div>
<div>
<p><a href="#">Voltage Regulator</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc-voltage-identification-vid/">
<div>
<div>
<p><a href="#">VCC Voltage Identification (VID)</a>
</p></div>
</div>

</div>

<div id="dc-specifications-json">
<div>
<div>
<p><a href="#">DC Specifications</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dc-specifications/">DC Specifications</a>
<a href="#processor-power-rails-dc-specifications-json">Processor Power Rails DC Specifications</a>
<a href="#processor-interfaces-dc-specifications-json">Processor Interfaces DC Specifications</a>
</p></div>
</div>
<div id="processor-power-rails-dc-specifications-json">
<div>
<div>
<p><a href="#">Processor Power Rails DC Specifications</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-power-rails-dc-specifications/">Processor Power Rails DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcccore-dc-specifications/">VCCCORE DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vccgt-dc-specifications/">VccGT DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vdd2-dc-specifications/">VDD2 DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc-mipilp-dc-specifications/">VCC_MIPILP DC Specifications </a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc1p05-proc-dc-specifications/">Vcc1P05_PROC DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc1p8-proc-dc-specifications/">Vcc1P8_PROC DC Specifications</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcccore-dc-specifications/">
<div>
<div>
<p><a href="#">VCCCORE DC Specifications</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vccgt-dc-specifications/">
<div>
<div>
<p><a href="#">VccGT DC Specifications</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vdd2-dc-specifications/">
<div>
<div>
<p><a href="#">VDD2 DC Specifications</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc-mipilp-dc-specifications/">
<div>
<div>
<p><a href="#">VCC_MIPILP DC Specifications </a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc1p05-proc-dc-specifications/">
<div>
<div>
<p><a href="#">Vcc1P05_PROC DC Specifications</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc1p8-proc-dc-specifications/">
<div>
<div>
<p><a href="#">Vcc1P8_PROC DC Specifications</a>
</p></div>
</div>

</div>

<div id="processor-interfaces-dc-specifications-json">
<div>
<div>
<p><a href="#">Processor Interfaces DC Specifications</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-interfaces-dc-specifications/">Processor Interfaces DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr4-dc-specifications/">DDR4 DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr5-dc-specifications/">DDR5 DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr4x-dc-specification/">LPDDR4x DC Specification</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr5-dc-specification/">LPDDR5 DC Specification</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-graphics-peg-group-dc-specifications/">PCI Express* Graphics (PEG) Group DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-display-interface-ddi-dc-specifications/">Digital Display Interface (DDI) DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cmos-dc-specifications/">CMOS DC Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/gtl-and-od-dc-specification/">GTL and OD DC Specification</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/peci-dc-characteristics/">PECI DC Characteristics </a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr4-dc-specifications/">
<div>
<div>
<p><a href="#">DDR4 DC Specifications</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr5-dc-specifications/">
<div>
<div>
<p><a href="#">DDR5 DC Specifications</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr4x-dc-specification/">
<div>
<div>
<p><a href="#">LPDDR4x DC Specification</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr5-dc-specification/">
<div>
<div>
<p><a href="#">LPDDR5 DC Specification</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-graphics-peg-group-dc-specifications/">
<div>
<div>
<p><a href="#">PCI Express* Graphics (PEG) Group DC Specifications</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-display-interface-ddi-dc-specifications/">
<div>
<div>
<p><a href="#">Digital Display Interface (DDI) DC Specifications</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cmos-dc-specifications/">
<div>
<div>
<p><a href="#">CMOS DC Specifications</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/gtl-and-od-dc-specification/">
<div>
<div>
<p><a href="#">GTL and OD DC Specification</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/peci-dc-characteristics/">
<div>
<div>
<p><a href="#">PECI DC Characteristics </a>
</p></div>
</div>

</div>



<div id="package-mechanical-specifications-json">
<div>
<div>
<p><a href="#">Package Mechanical Specifications</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-mechanical-specifications/">Package Mechanical Specifications</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-mechanical-attributes/">Package Mechanical Attributes</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-storage-specifications/">Package Storage Specifications</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-mechanical-attributes/">
<div>
<div>
<p><a href="#">Package Mechanical Attributes</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-storage-specifications/">
<div>
<div>
<p><a href="#">Package Storage Specifications</a>
</p></div>
</div>

</div>

<div id="cpu-and-device-ids-json">
<div>
<div>
<p><a href="#">CPU And Device IDs</a>
</p></div>
</div>
<div>
<p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cpu-and-device-ids/">CPU And Device IDs</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cpuid/">CPUID</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-configuration-header/">PCI Configuration Header</a>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/device-ids/">Device IDs</a>
</p></div>
</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cpuid/">
<div>
<div>
<p><a href="#">CPUID</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-configuration-header/">
<div>
<div>
<p><a href="#">PCI Configuration Header</a>
</p></div>
</div>

</div>
<div id="/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/device-ids/">
<div>
<div>
<p><a href="#">Device IDs</a>
</p></div>
</div>

</div>



</div>
<div>

<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/legal-disclaimer/">Legal Disclaimer</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/revision-history/">Revision History</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/introduction/">Introduction</a>
</p></div>
<div id="desktop-introduction-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-volatility-statement/">Processor Volatility Statement</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-support/">Package Support</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/supported-technologies/">Supported Technologies</a>
</p></div>
<div id="desktop-supported-technologies-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/api-support-windows/">API Support (Windows*)</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-management-support/">Power Management Support</a>
</p></div>
<div id="desktop-power-management-support-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-core-power-management/">Processor Core Power Management</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-power-management/">System Power Management</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-controller-power-management/">Memory Controller Power Management</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-graphics-power-management/">Processor Graphics Power Management</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-management-support/">Thermal Management Support</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ball-out-information/">Ball-out Information</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-testability/">Processor Testability</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/operating-systems-support/">Operating Systems Support</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/terminology-and-special-marks/">Terminology and Special Marks</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/related-documents/">Related Documents</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/technologies/">Technologies</a>
</p></div>
<div id="desktop-technologies-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/platform-environmental-control-interface/">Platform Environmental Control Interface</a>
</p></div>
<div id="desktop-platform-environmental-control-interface-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/peci-bus-architecture/">PECI Bus Architecture</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-virtualization-technology/">Intel® Virtualization Technology</a>
</p></div>
<div id="desktop-intel-virtualization-technology-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-vt-for-intel-64-and-intel-architecture/">Intel® VT for Intel® 64 and Intel® Architecture</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-virtualization-technology-for-directed-i-o/">Intel® Virtualization Technology for Directed I/O</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-apic-virtualization-technology-intel-apicv/">Intel® APIC Virtualization Technology (Intel® APICv)</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hypervisor-managed-linear-address-translation/">Hypervisor-Managed Linear Address Translation</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/security-technologies/">Security Technologies</a>
</p></div>
<div id="desktop-security-technologies-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-trusted-execution-technology/">Intel® Trusted Execution Technology</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-advanced-encryption-standard-new-instructions/">Intel® Advanced Encryption Standard New Instructions </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/perform-carry-less-multiplication-quad-word-instruction/">Perform Carry-Less Multiplication Quad Word Instruction </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-secure-key/">Intel® Secure Key</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/execute-disable-bit/">Execute Disable Bit </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/boot-guard-technology/">Boot Guard Technology </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-supervisor-mode-execution-protection/">Intel® Supervisor Mode Execution Protection</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-supervisor-mode-access-protection/">Intel® Supervisor Mode Access Protection</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-secure-hash-algorithm-extensions/"> Intel® Secure Hash Algorithm Extensions</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/user-mode-instruction-prevention/">User Mode Instruction Prevention</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/read-processor-id/">Read Processor ID</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-multi-key-total-memory-encryption/">Intel® Multi-Key Total Memory Encryption</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-control-flow-enforcement-technology/">Intel® Control-flow Enforcement Technology</a>
</p></div>
<div id="desktop-intel-control-flow-enforcement-technology-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/shadow-stack/">Shadow Stack</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/indirect-branch-tracking/">Indirect Branch Tracking </a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/keylocker-technology/">KeyLocker Technology</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/devil%E2%80%99s-gate-rock/">Devil’s Gate Rock</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-and-performance-technologies/">Power and Performance Technologies</a>
</p></div>
<div id="desktop-power-and-performance-technologies-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-smart-cache-technology/">Intel® Smart Cache Technology</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ia-cores-level-1-and-level-2-caches/">IA Cores Level 1 and Level 2 Caches </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ring-interconnect/">Ring Interconnect</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-performance-hybrid-architecture/">Intel® Performance Hybrid Architecture</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-max-technology-3-0/">Intel® Turbo Boost Max Technology 3.0</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-hyper-threading-technology/">Intel® Hyper-Threading Technology</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0/">Intel® Turbo Boost Technology 2.0</a>
</p></div>
<div id="desktop-intel-turbo-boost-technology-2-0-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0-power-monitoring/">Intel® Turbo Boost Technology 2.0 Power Monitoring </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0-power-control/">Intel® Turbo Boost Technology 2.0 Power Control</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-turbo-boost-technology-2-0-frequency/">Intel® Turbo Boost Technology 2.0 Frequency</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/enhanced-intel-speedstep-technology_1/">Enhanced Intel SpeedStep® Technology</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-thermal-velocity-boost-intel-tvb/">Intel® Thermal Velocity Boost (Intel® TVB)</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-speed-shift-technology/">Intel® Speed Shift Technology </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-advanced-vector-extensions-2-intel-avx2/">Intel® Advanced Vector Extensions 2 (Intel® AVX2) </a>
</p></div>
<div id="desktop-intel-advanced-vector-extensions-2-intel-avx2-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-avx2-vector-neural-network-instructions-avx2-vnni/">Intel® AVX2 Vector Neural Network Instructions (AVX2 VNNI) </a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-64-architecture-x2apic/">Intel® 64 Architecture x2APIC</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-dynamic-tuning-technology/">Intel® Dynamic Tuning Technology</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-gmm-and-neural-network-accelerator/">Intel® GMM and Neural Network Accelerator</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cache-line-write-back/">Cache Line Write Back</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/remote-action-request/">Remote Action Request</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/user-mode-wait-instructions/">User Mode Wait Instructions </a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/debug-technologies/">Debug Technologies </a>
</p></div>
<div id="desktop-debug-technologies-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-processor-trace/">Intel® Processor Trace </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/platform-crashlog/">Platform CrashLog</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/telemetry-aggregator/">Telemetry Aggregator</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/clock-topology/">Clock Topology</a>
</p></div>
<div id="desktop-clock-topology-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/integrated-reference-clock-pll/">Integrated Reference Clock PLL</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-volume-management-device-technology/">Intel Volume Management Device Technology </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/deprecated-technologies/">Deprecated Technologies</a>
</p></div>


</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-management/">Power Management</a>
</p></div>
<div id="desktop-power-management-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/advanced-configuration-and-power-interface-acpi-states-supported/">Advanced Configuration and Power Interface (ACPI) States Supported</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-ia-core-power-management/">Processor IA Core Power Management</a>
</p></div>
<div id="desktop-processor-ia-core-power-management-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/os-hw-controlled-p-states/">OS/HW Controlled P-states</a>
</p></div>
<div id="desktop-os-hw-controlled-p-states-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/enhanced-intel-speedstep-technology/">Enhanced Intel SpeedStep® Technology</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-speed-shift-technology_1/">Intel® Speed Shift Technology</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/low-power-idle-states/">Low-Power Idle States</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/requesting-the-low-power-idle-states/">Requesting the Low-Power Idle States</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-ia-core-c-state-rules/">Processor IA Core C-State Rules</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-c-states/">Package C-States</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-c-states-and-display-resolutions/">Package C-States and Display Resolutions</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-aux-power-management/"> Processor AUX Power Management </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-graphics-power-management_1/">Processor Graphics Power Management </a>
</p></div>
<div id="desktop-processor-graphics-power-management_1-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-power-savings-technologies/">Memory Power Savings Technologies</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-power-savings-technologies/">Display Power Savings Technologies</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-graphics-core-power-savings-technologies/">Processor Graphics Core Power Savings Technologies</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-agent-enhanced-intel-speedstep-technology/">System Agent Enhanced Intel SpeedStep® Technology</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/rest-of-platform-rop-pmic/">Rest Of Platform (ROP) PMIC </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-power-management/">PCI Express* Power Management</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/tcss-power-state/"> TCSS Power State</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-management/">Thermal Management</a>
</p></div>
<div id="desktop-thermal-management-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-thermal-management/">Processor Thermal Management</a>
</p></div>
<div id="desktop-processor-thermal-management-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-considerations/">Thermal Considerations</a>
</p></div>
<div id="desktop-thermal-considerations-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-power-control/">Package Power Control</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/platform-power-control/">Platform Power Control</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/turbo-time-parameter-tau/">Turbo Time Parameter (Tau)</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/assured-power-ctdp_1/">Assured Power (cTDP) </a>
</p></div>
<div id="desktop-assured-power-ctdp_1-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/assured-power-ctdp/">Assured Power (cTDP) </a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-management-features/">Thermal Management Features</a>
</p></div>
<div id="desktop-thermal-management-features-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/adaptive-thermal-monitor/">Adaptive Thermal Monitor</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-thermal-sensor/">Digital Thermal Sensor</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/prochot-signal/">PROCHOT# Signal</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/prochot-output-only/">PROCHOT Output Only</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/bi-directional-prochot/">Bi-Directional PROCHOT#</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/prochot-demotion-algorithm/">PROCHOT Demotion Algorithm</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/voltage-regulator-protection-using-prochot/">Voltage Regulator Protection using PROCHOT#</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-solution-design-and-prochot-behavior/">Thermal Solution Design and PROCHOT# Behavior</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/low-power-states-and-prochot-behavior/">Low-Power States and PROCHOT# Behavior</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thrmtrip-signal/">THRMTRIP# Signal</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/critical-temperature-detection/">Critical Temperature Detection</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/on-demand-mode/">On-Demand Mode</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/msr-based-on-demand-mode/">MSR Based On-Demand Mode</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/i-o-emulation-based-on-demand-mode/">I/O Emulation-Based On-Demand Mode</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-memory-thermal-management/">Intel® Memory Thermal Management </a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-line-thermal-and-power-specifications/">Processor Line Thermal and Power Specifications</a>
</p></div>
<div id="desktop-processor-line-thermal-and-power-specifications-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-line-power-and-frequency-specifications/">Processor Line Power and Frequency Specifications</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-line-thermal-and-power/">Processor Line Thermal and Power</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020-processor/">Thermal Profile for PCG 2020 Processor</a>
</p></div>
<div id="desktop-thermal-profile-for-pcg-2020-processor-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020a-processor/">Thermal Profile for PCG 2020A Processor</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020c-processor/">Thermal Profile for PCG 2020C Processor</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-profile-for-pcg-2020d-processor/">Thermal Profile for PCG 2020D Processor</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/thermal-metrology/">Thermal Metrology </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/fan-speed-control-scheme-with-dts/">Fan Speed Control Scheme with DTS</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory/">Memory</a>
</p></div>
<div id="desktop-memory-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-interface_1/">System Memory Interface</a>
</p></div>
<div id="desktop-system-memory-interface_1-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-sku-support-matrix/">Processor SKU Support Matrix</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/supported-memory-modules-and-devices/">Supported Memory Modules and Devices</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-timing-support/">System Memory Timing Support</a>
</p></div>
<div id="desktop-system-memory-timing-support-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-timing-support_1/">System Memory Timing Support</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/sagv-points/">SAGV Points</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr-frequency-shifting/">DDR Frequency Shifting </a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-controller-mc/">Memory Controller (MC)</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/memory-controller-power-gate/">Memory Controller Power Gate</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-controller-organization-mode-ddr4-5-only/">System Memory Controller Organization Mode (DDR4/5 Only)</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-frequency/">System Memory Frequency</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/technology-enhancements-of-intel-fast-memory-access-intel-fma/">Technology Enhancements of Intel® Fast Memory Access (Intel® FMA)</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/data-scrambling/">Data Scrambling</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/data-swapping/">Data Swapping </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr5-ascending-and-descending/"> LPDDR5 Ascending and Descending</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr4x-cmd-mirroring/">LPDDR4x CMD Mirroring </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr-i-o-interleaving/">DDR I/O Interleaving</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-clock-generation/">DRAM Clock Generation </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-reference-voltage-generation/">DRAM Reference Voltage Generation </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/data-swizzling/">Data Swizzling</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/error-correction-with-standard-ram/">Error Correction With Standard RAM</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/post-package-repair-ppr/"> Post Package Repair (PPR)</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/integrated-memory-controller-imc-power-management/">Integrated Memory Controller (IMC) Power Management</a>
</p></div>
<div id="desktop-integrated-memory-controller-imc-power-management-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/disabling-unused-system-memory-outputs/">Disabling Unused System Memory Outputs</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-power-management-and-initialization/">DRAM Power Management and Initialization</a>
</p></div>
<div id="desktop-dram-power-management-and-initialization-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/initialization-role-of-cke/">Initialization Role of CKE </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/conditional-self-refresh/">Conditional Self-Refresh</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dynamic-power-down/">Dynamic Power-Down</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dram-i-o-power-management/">DRAM I/O Power Management </a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr-electrical-power-gating/">DDR Electrical Power Gating</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-training/">Power Training</a>
</p></div>

</div>

</div>
</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-c-sub-system/">USB-C* Sub System</a>
</p></div>
<div id="desktop-usb-c-sub-system-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/general-capabilities_1/">General Capabilities</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-4-router/">USB™ 4 Router</a>
</p></div>
<div id="desktop-usb-4-router-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-4-host-router-implementation-capabilities/">USB 4 Host Router Implementation Capabilities</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-c-sub-system-xhci-xdci-controllers/">USB-C Sub-system xHCI/xDCI Controllers </a>
</p></div>
<div id="desktop-usb-c-sub-system-xhci-xdci-controllers-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-3-controllers/">USB 3 Controllers</a>
</p></div>
<div id="desktop-usb-3-controllers-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/extensible-host-controller-interface-xhci/">Extensible Host Controller Interface (xHCI)</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/extensible-device-controller-interface-xdci/">Extensible Device Controller Interface (xDCI)</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-c-sub-system-pcie-interface/">USB-C Sub-System PCIe Interface</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-c-sub-system-display-interface/">USB-C Sub-System Display Interface</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pcie-interface/">PCIe* Interface</a>
</p></div>
<div id="desktop-pcie-interface-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-pci-express-interface/">Processor PCI Express* Interface</a>
</p></div>
<div id="desktop-processor-pci-express-interface-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-support/">PCI Express* Support</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-architecture/">PCI Express* Architecture</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-configuration-mechanism/">PCI Express* Configuration Mechanism </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-equalization-methodology/">PCI Express* Equalization Methodology </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-hot-plug/"> PCI Express* Hot Plug</a>
</p></div>

</div>

</div>
</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/direct-media-interface-and-on-package-interface/">Direct Media Interface and On Package Interface</a>
</p></div>
<div id="desktop-direct-media-interface-and-on-package-interface-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/direct-media-interface-dmi/">Direct Media Interface (DMI)</a>
</p></div>
<div id="desktop-direct-media-interface-dmi-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dmi-lane-reversal-and-polarity-inversion/">DMI Lane Reversal and Polarity Inversion</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dmi-error-flow/">DMI Error Flow</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dmi-link-down/">DMI Link Down</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/on-package-interface-opi/">On Package Interface (OPI)</a>
</p></div>
<div id="desktop-on-package-interface-opi-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/opi-support/">OPI Support</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/functional-description/">Functional Description</a>
</p></div>

</div>

</div>
</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/graphics/">Graphics</a>
</p></div>
<div id="desktop-graphics-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-graphics/">Processor Graphics</a>
</p></div>
<div id="desktop-processor-graphics-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/media-support-intel-quicksync-and-clear-video-technology-hd/">Media Support (Intel® QuickSync and Clear Video Technology HD)</a>
</p></div>
<div id="desktop-media-support-intel-quicksync-and-clear-video-technology-hd-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-video-decode/">Hardware Accelerated Video Decode</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-video-encode/">Hardware Accelerated Video Encode</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-video-processing/">Hardware Accelerated Video Processing</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hardware-accelerated-transcoding/">Hardware Accelerated Transcoding</a>
</p></div>

</div>

</div>
</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/platform-graphics-hardware-feature/">Platform Graphics Hardware Feature </a>
</p></div>
<div id="desktop-platform-graphics-hardware-feature-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/hybrid-graphics/">Hybrid Graphics</a>
</p></div>

</div>

</div>
</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display/">Display</a>
</p></div>
<div id="desktop-display-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-technologies-support/">Display Technologies Support</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-configuration/">Display Configuration</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-features/">Display Features</a>
</p></div>
<div id="desktop-display-features-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/general-capabilities/">General Capabilities</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/multiple-display-configurations/">Multiple Display Configurations</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/high-bandwidth-digital-content-protection-hdcp/">High-bandwidth Digital Content Protection (HDCP)</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/displayport/">DisplayPort*</a>
</p></div>
<div id="desktop-displayport-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/multi-stream-transport-mst/">Multi-Stream Transport (MST)</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/high-definition-multimedia-interface-hdmi/">High-Definition Multimedia Interface (HDMI*)</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/embedded-displayport-edp/">embedded DisplayPort* (eDP*)</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/mipi-dsi/">MIPI* DSI</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/integrated-audio/">Integrated Audio</a>
</p></div>

</div>

</div>
</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-mipi/">Camera/MIPI</a>
</p></div>
<div id="desktop-camera-mipi-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-pipe-support/">Camera Pipe Support</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/mipi-csi-2-camera-interconnect/">MIPI* CSI-2 Camera Interconnect</a>
</p></div>
<div id="desktop-mipi-csi-2-camera-interconnect-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-control-logic/">Camera Control Logic</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/camera-modules/">Camera Modules</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/csi-2-lane-configuration/">CSI-2 Lane Configuration</a>
</p></div>

</div>

</div>
</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/signal-description/">Signal Description</a>
</p></div>
<div id="desktop-signal-description-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/system-memory-interface/">System Memory Interface</a>
</p></div>
<div id="desktop-system-memory-interface-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr4-memory-interface/">DDR4 Memory Interface</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lp4x-lp5-memory-interface/"> LP4x-LP5 Memory Interface </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr5-memory-interface/">DDR5 Memory Interface</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-graphics-peg-signals/">PCI Express* Graphics (PEG) Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/direct-media-interface-dmi-signals/">Direct Media Interface (DMI) Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/reset-and-miscellaneous-signals/">Reset and Miscellaneous Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/display-interfaces/">Display Interfaces </a>
</p></div>
<div id="desktop-display-interfaces-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-display-interface-ddi-signals/">Digital Display Interface (DDI) Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-display-audio-signals/">Digital Display Audio Signals</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/usb-type-c-signals/">USB Type-C Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/mipi-csi-2-interface-signals/"> MIPI* CSI-2 Interface Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-clocking-signals/">Processor Clocking Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/testability-signals/">Testability Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/error-and-thermal-protection-signals/">Error and Thermal Protection Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-sequencing-signals/">Power Sequencing Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-power-rails/">Processor Power Rails</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ground-and-reserved-signals/">Ground and Reserved Signals</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-internal-pull-up-pull-down-terminations/">Processor Internal Pull-Up / Pull-Down Terminations</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/electrical-specifications/">Electrical Specifications</a>
</p></div>
<div id="desktop-electrical-specifications-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-power-rails_1/">Processor Power Rails</a>
</p></div>
<div id="desktop-processor-power-rails_1-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-and-ground-pins/">Power and Ground Pins</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/voltage-regulator/">Voltage Regulator</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc-voltage-identification-vid/">VCC Voltage Identification (VID)</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/dc-specifications/">DC Specifications</a>
</p></div>
<div id="desktop-dc-specifications-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-power-rails-dc-specifications/">Processor Power Rails DC Specifications</a>
</p></div>
<div id="desktop-processor-power-rails-dc-specifications-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcccore-dc-specifications/">VCCCORE DC Specifications</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vccgt-dc-specifications/">VccGT DC Specifications</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vdd2-dc-specifications/">VDD2 DC Specifications</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc-mipilp-dc-specifications/">VCC_MIPILP DC Specifications </a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc1p05-proc-dc-specifications/">Vcc1P05_PROC DC Specifications</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/vcc1p8-proc-dc-specifications/">Vcc1P8_PROC DC Specifications</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/processor-interfaces-dc-specifications/">Processor Interfaces DC Specifications</a>
</p></div>
<div id="desktop-processor-interfaces-dc-specifications-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr4-dc-specifications/">DDR4 DC Specifications</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/ddr5-dc-specifications/">DDR5 DC Specifications</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr4x-dc-specification/">LPDDR4x DC Specification</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/lpddr5-dc-specification/">LPDDR5 DC Specification</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-express-graphics-peg-group-dc-specifications/">PCI Express* Graphics (PEG) Group DC Specifications</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/digital-display-interface-ddi-dc-specifications/">Digital Display Interface (DDI) DC Specifications</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cmos-dc-specifications/">CMOS DC Specifications</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/gtl-and-od-dc-specification/">GTL and OD DC Specification</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/peci-dc-characteristics/">PECI DC Characteristics </a>
</p></div>

</div>

</div>
</div>

</div>
</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-mechanical-specifications/">Package Mechanical Specifications</a>
</p></div>
<div id="desktop-package-mechanical-specifications-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-mechanical-attributes/">Package Mechanical Attributes</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/package-storage-specifications/">Package Storage Specifications</a>
</p></div>

</div>

</div>
</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cpu-and-device-ids/">CPU And Device IDs</a>
</p></div>
<div id="desktop-cpu-and-device-ids-json" aria-expanded="false">
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/cpuid/">CPUID</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/pci-configuration-header/">PCI Configuration Header</a>
</p></div>

</div>
<div>
<div>
<p>
<a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/device-ids/">Device IDs</a>
</p></div>

</div>

</div>
</div>

</div>
</div>


                        <div>


                            <div>
                                    <h2>
                                        Deprecated Technologies
                                    </h2>
                                <p>The processor has deprecated the following technologies and they are no longer supported: <a name="GUID-C0206B51-80B6-44E4-B6DC-C3797585BDAE"></a></p><ul id="GUID-C0206B51-80B6-44E4-B6DC-C3797585BDAE"><a name="LI_66E246DC938544AA8AED97B6A9DA77C0"></a><li id="LI_66E246DC938544AA8AED97B6A9DA77C0">Intel® Memory Protection Extensions (Intel® MPX) </li><a name="LI_1A522C912E0C4B1780CC68BDA4DD531F"></a><li id="LI_1A522C912E0C4B1780CC68BDA4DD531F">Branch Monitoring Counters </li><a name="LI_E9366DEFA2B64013B79086B6B3B0BD2D"></a><li id="LI_E9366DEFA2B64013B79086B6B3B0BD2D">Hardware Lock Elision (HLE), part of Intel® TSX-NI </li><a name="LI_71451AAE37ED4787B0BF78F4679391CA"></a><li id="LI_71451AAE37ED4787B0BF78F4679391CA">Intel® Software Guard Extensions (Intel® SGX) </li><a name="LI_E1A77B6C4E3B4A81BB5BBA9E982174CC"></a><li id="LI_E1A77B6C4E3B4A81BB5BBA9E982174CC">Intel® TSX-NI </li><a name="LI_715367836C734CD0A7246C29340B7A9B"></a><li id="LI_715367836C734CD0A7246C29340B7A9B"> Power Aware Interrupt Routing (PAIR) </li></ul> <p>Processor Lines that support <strong>Intel&#39;s Performance Hybrid Architecture</strong> do not support the following: </p><ul id="UL_0EF14A6B8ADC48A295B11A90A0DE9AE2"><a name="LI_55E89F71C8F84A05A2ACE7816674D299"></a><li id="LI_55E89F71C8F84A05A2ACE7816674D299"> Intel® Advanced Vector Extensions 512 Bit </li></ul>
                            </div>

                                <div>
                                    <p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-management/">
                                        <span>Power Management</span>
                                    </a>
                                </p></div>

                            <div>

                                    <p><a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/intel-volume-management-device-technology/"><span></span><span>Intel Volume Management Device Technology </span></a>

                                    <a href="https://edc.intel.com/content/www/us/en/design/ipla/software-development-platforms/client/platforms/alder-lake-desktop/12th-generation-intel-core-processors-datasheet-volume-1-of-2/004/power-management/"><span></span><span>Power Management</span></a>

                            </p></div>
                        </div>

                    </div>
                </div>
            </div>
        </div>

    </div>

                </div>
            </div>
        </div>
    </div></div>
  </body>
</html>
