<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'main'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Industrial
     test2_impl2.ngd -o test2_impl2_map.ncd -pr test2_impl2.prf -mp
     test2_impl2.mrp -lpf D:/graduate project/code/test2/impl2/test2_impl2.lpf
     -lpf D:/graduate project/code/test2/test2.lpf -c 0 -gui -msgset D:/graduate
     project/code/test2/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  05/17/17  15:30:03


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    149 out of  4635 (3%)
      PFU registers:          149 out of  4320 (3%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       305 out of  2160 (14%)
      SLICEs as Logic/ROM:    305 out of  2160 (14%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         60 out of  2160 (3%)
   Number of LUT4s:        608 out of  4320 (14%)
      Number used as logic LUTs:        488
      Number used as distributed RAM:     0
      Number used as ripple logic:      120
      Number used as shift registers:     0
   Number of PIO sites used: 45 + 4(JTAG) out of 105 (47%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net clk_in_c: 86 loads, 86 rising, 0 falling (Driver: PIO clk_in )
     Net u3/line_7__N_375: 5 loads, 5 rising, 0 falling (Driver: u3/i8_4_lut )
     Net u1/clk_1mhz: 2 loads, 2 rising, 0 falling (Driver: u1/clk_1mhz_112 )

   Number of Clock Enables:  34
     Net clk_in_c_enable_92: 2 loads, 2 LSLICEs
     Net clk_in_c_enable_102: 8 loads, 8 LSLICEs
     Net u1/clk_in_c_enable_67: 10 loads, 10 LSLICEs
     Net u1/clk_in_c_enable_4: 1 loads, 1 LSLICEs
     Net u1/one_wire_N_290: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_10: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_11: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_12: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_20: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_21: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_22: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_23: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_24: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_25: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_26: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_27: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_28: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_30: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_31: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_94: 3 loads, 3 LSLICEs
     Net u1/clk_in_c_enable_83: 3 loads, 3 LSLICEs
     Net u1/clk_in_c_enable_36: 2 loads, 2 LSLICEs
     Net u1/clk_in_c_enable_45: 5 loads, 5 LSLICEs
     Net u1/clk_in_c_enable_48: 2 loads, 2 LSLICEs
     Net u1/clk_in_c_enable_71: 2 loads, 2 LSLICEs
     Net u1/clk_in_c_enable_76: 3 loads, 3 LSLICEs
     Net u1/clk_in_c_enable_77: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_78: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_96: 2 loads, 2 LSLICEs
     Net u1/clk_in_c_enable_85: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_101: 2 loads, 2 LSLICEs
     Net u1/clk_in_c_enable_91: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_98: 1 loads, 1 LSLICEs
     Net u1/clk_in_c_enable_97: 1 loads, 1 LSLICEs
   Number of LSRs:  8
     Net cnt_31__N_463: 17 loads, 17 LSLICEs
     Net n8859: 8 loads, 8 LSLICEs
     Net n12886: 2 loads, 2 LSLICEs
     Net u3/n4: 3 loads, 3 LSLICEs
     Net u1/n15372: 2 loads, 2 LSLICEs
     Net u1/n8882: 3 loads, 3 LSLICEs
     Net u1/n8880: 2 loads, 2 LSLICEs
     Net u1/n8875: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net state_back_2_N_133_2: 65 loads
     Net u1/state_0: 48 loads
     Net u1/state_1: 44 loads
     Net n15301: 36 loads
     Net n15295: 34 loads
     Net ones_0: 33 loads
     Net n15292: 31 loads
     Net n15291: 30 loads
     Net n15294: 28 loads
     Net u2/n2332: 27 loads





   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| row[15]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| one_wire            | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[14]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[13]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[12]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[11]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[10]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[9]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[8]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| line[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| line[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| line[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| line[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| line[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| line[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| line[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| line[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[8]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[7]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[6]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[5]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[4]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[3]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[2]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[1]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_1[0]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[8]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[7]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[6]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[5]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[4]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[3]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[2]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[1]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| segment_led_2[0]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk_in              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst_n_in            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+







<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i13800 undriven or does not drive anything - clipped.
Signal n2836 was merged into signal u1/one_wire_N_283
Signal u2/n16014 was merged into signal u2/tens_3__N_314
Signal VCC_net undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_1/S1 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_1/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_1/CI undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_3/S1 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_3/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_5/S1 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_5/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_7/S1 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_7/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_9/S1 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_9/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_11/S1 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_11/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_13/S1 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_13/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_15/S1 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_15/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_17/S1 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_17/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_19/S1 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_19/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_21/S0 undriven or does not drive anything - clipped.
Signal u1/sub_748_add_2_21/CO undriven or does not drive anything - clipped.
Signal u1/add_48_1/S0 undriven or does not drive anything - clipped.
Signal u1/add_48_1/CI undriven or does not drive anything - clipped.
Signal u1/add_48_21/S1 undriven or does not drive anything - clipped.
Signal u1/add_48_21/CO undriven or does not drive anything - clipped.
Signal u3/clk10KHz_uut/add_11597_24/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_24/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_26/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_26/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_28/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_28/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_30/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_30/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_32/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_32/CO undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/cnt_981_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/cnt_981_add_4_1/CI undriven or does not drive anything -
     clipped.

Signal u3/clk10KHz_uut/cnt_981_add_4_33/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/cnt_981_add_4_33/CO undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_2/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_2/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_2/CI undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_4/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_4/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_6/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_6/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_8/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_8/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_10/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_10/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_12/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_12/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_14/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_14/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_16/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_16/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_18/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_18/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_20/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_20/S0 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_22/S1 undriven or does not drive anything -
     clipped.
Signal u3/clk10KHz_uut/add_11597_22/S0 undriven or does not drive anything -
     clipped.
Signal u2/add_1450_1/S1 undriven or does not drive anything - clipped.
Signal u2/add_1450_1/S0 undriven or does not drive anything - clipped.
Signal u2/add_1450_1/CI undriven or does not drive anything - clipped.
Signal u2/add_1450_9/CO undriven or does not drive anything - clipped.
Block u1/i1454_1_lut was optimized away.
Block u2/i1302_2_lut_rep_207_3_lut_4_lut_else_4_lut was optimized away.




<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_n_in_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_n_in_c' via the GSR component.

     Type and number of components of the type: 
   Register = 56 

     Type and instance name of component: 
   Register : u3/line_7__I_0_i1
   Register : u3/row_i0_i15
   Register : u3/row_i0_i14
   Register : u3/line_7__I_0_i2
   Register : u3/line_7__I_0_i3
   Register : u3/line_7__I_0_i4
   Register : u3/line_7__I_0_i5
   Register : u3/line_7__I_0_i6
   Register : u3/line_7__I_0_i7
   Register : u3/line_7__I_0_i8
   Register : u3/row_i0_i13
   Register : u3/row_i0_i12
   Register : u3/row_i0_i11
   Register : u3/row_i0_i10
   Register : u3/row_i0_i9
   Register : u3/row_i0_i8
   Register : u3/row_i0_i7
   Register : u3/row_i0_i6
   Register : u3/row_i0_i5
   Register : u3/row_i0_i4
   Register : u3/row_i0_i3
   Register : u3/row_i0_i2
   Register : u3/row_i0_i1
   Register : u3/row_i0_i16
   Register : u1/num_delay_i0_i12
   Register : u1/num_delay_i0_i8
   Register : u1/num_delay_i0_i5

   Register : u1/temperature_buffer_i0_i7
   Register : u1/temperature_buffer_i0_i6
   Register : u1/temperature_buffer_i0_i5
   Register : u1/temperature_buffer_i0_i4
   Register : u1/temperature_buffer_i0_i3
   Register : u1/temperature_buffer_i0_i2
   Register : u1/temperature_buffer_i0_i1
   Register : u1/num_delay_i0_i1
   Register : u1/num_delay_i0_i2
   Register : u1/num_delay_i0_i3
   Register : u1/num_delay_i0_i4
   Register : u1/num_delay_i0_i6
   Register : u1/data_wr_buffer_i0_i3
   Register : u1/data_wr_buffer_i0_i4
   Register : u1/data_wr_buffer_i0_i6
   Register : u1/data_out_i0_i4
   Register : u1/data_out_i0_i5
   Register : u1/data_out_i0_i6
   Register : u1/data_out_i0_i7
   Register : u1/data_out_i0_i8
   Register : u1/data_out_i0_i9
   Register : u1/data_out_i0_i10
   Register : u1/data_out_i0_i11
   Register : u1/data_out_i0_i15
   Register : u1/data_wr_i0_i3
   Register : u1/data_wr_i0_i5
   Register : u1/data_wr_i0_i6
   Register : u1/temperature_buffer_i0_i0
   Register : u1/num_delay_i0_i0

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_n_in_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 48 

     Type and instance name of component: 
   Register : u3/clk10KHz_uut/cnt_981__i0
   Register : u3/clk10KHz_uut/cnt_981__i1
   Register : u3/clk10KHz_uut/cnt_981__i2
   Register : u3/clk10KHz_uut/cnt_981__i3
   Register : u3/clk10KHz_uut/cnt_981__i4
   Register : u3/clk10KHz_uut/cnt_981__i5
   Register : u3/clk10KHz_uut/cnt_981__i6
   Register : u3/clk10KHz_uut/cnt_981__i7
   Register : u3/clk10KHz_uut/cnt_981__i8
   Register : u3/clk10KHz_uut/cnt_981__i9
   Register : u3/clk10KHz_uut/cnt_981__i10
   Register : u3/clk10KHz_uut/cnt_981__i11
   Register : u3/clk10KHz_uut/cnt_981__i12
   Register : u3/clk10KHz_uut/cnt_981__i13

   Register : u3/clk10KHz_uut/cnt_981__i14
   Register : u3/clk10KHz_uut/cnt_981__i15
   Register : u3/clk10KHz_uut/cnt_981__i16
   Register : u3/clk10KHz_uut/cnt_981__i17
   Register : u3/clk10KHz_uut/cnt_981__i18
   Register : u3/clk10KHz_uut/cnt_981__i19
   Register : u3/clk10KHz_uut/cnt_981__i20
   Register : u3/clk10KHz_uut/cnt_981__i21
   Register : u3/clk10KHz_uut/cnt_981__i22
   Register : u3/clk10KHz_uut/cnt_981__i23
   Register : u3/clk10KHz_uut/cnt_981__i24
   Register : u3/clk10KHz_uut/cnt_981__i25
   Register : u3/clk10KHz_uut/cnt_981__i26
   Register : u3/clk10KHz_uut/cnt_981__i27
   Register : u3/clk10KHz_uut/cnt_981__i28
   Register : u3/clk10KHz_uut/cnt_981__i29
   Register : u3/clk10KHz_uut/cnt_981__i30
   Register : u3/clk10KHz_uut/cnt_981__i31
   Register : u1/cnt_1mhz_980__i0
   Register : u1/cnt_read_i0_i0
   Register : u1/cnt_init_i0_i0
   Register : u1/cnt_main_i0_i0
   Register : u1/cnt_read_i0_i5
   Register : u1/cnt_read_i0_i4
   Register : u1/cnt_read_i0_i3
   Register : u1/cnt_read_i0_i2
   Register : u1/cnt_read_i0_i1
   Register : u1/cnt_init_i0_i2
   Register : u1/cnt_init_i0_i1
   Register : u1/cnt_main_i0_i3
   Register : u1/cnt_main_i0_i2
   Register : u1/cnt_main_i0_i1
   Register : u1/cnt_1mhz_980__i1
   Register : u1/cnt_1mhz_980__i2



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 51 MB
        

















Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
