The following repository contains Verilog code of 100Mhz to 1Hz convertor.
Behavioural modelling and Gate level programming has been used.
d flip flop has been used to create 1/10 divider by creating SISO 
SISO has been used to convert 100Mhz to 1Hz.
