# Testing_Circuits_Using_SystemVerilog

##About project

This project was about testing a finite state machine faults.
