Blocks necessary for testing the shift_register module:
1. Clock generator: To provide a clock signal for the module.
2. Reset generator: To generate the active-low reset signal for the module.
3. Data generator: To provide the data input for the module.
4. Shift enable generator: To provide the shift enable signal for the module.
5. Monitor: To monitor the output of the module and verify its correctness.

Important edge cases to test in the testbench:
1. Initial state: Verify that the module initializes with the correct stored data.
2. Shift operation: Verify that the module performs the shift operation correctly.
3. Reset operation: Verify that the module resets to the initial state correctly.
4. Data change: Verify that the module updates the stored data correctly when the data input changes.
5. Shift enable low: Verify that the module does not perform any shifting operation when the shift enable signal is low.

Testbench module for shift_register:

testbench_shift_register.v
```verilog
module testbench_shift_register;

  // Inputs
  reg clk;
  reg reset;
  reg data;
  reg shift_enable;

  // Outputs
  wire [7:0] stored_data;

  // Instantiate the module to be tested
  shift_register dut (
    .clk(clk),
    .reset(reset),
    .data(data),
    .shift_enable(shift_enable),
    .stored_data(stored_data)
  );

  // Clock generator
  always begin
    clk = 0;
    #5;
    clk = 1;
    #5;
  end

  // Reset generator
  initial begin
    reset = 0;
    #10;
    reset = 1;
    #10;
    reset = 0;
  end

  // Data generator
  initial begin
    data = 0;
    #20;
    data = 1;
    #20;
    data = 0;
    #20;
    data = 1;
    #20;
    data = 0;
  end

  // Shift enable generator
  initial begin
    shift_enable = 0;
    #10;
    shift_enable = 1;
    #50;
    shift_enable = 0;
    #50;
    shift_enable = 1;
    #50;
    shift_enable = 0;
  end

  // Monitor
  always @(posedge clk) begin
    $display("Stored Data: %b", stored_data);
    if (stored_data === 8'b00000000)
      $display("Passed: Initial state test");
    else
      $display("Failed: Initial state test");

    if (stored_data === 8'b00000001)
      $display("Passed: Shift operation test");
    else
      $display("Failed: Shift operation test");

    if (stored_data === 8'b00000000)
      $display("Passed: Reset operation test");
    else
      $display("Failed: Reset operation test");

    if (stored_data === 8'b00000010)
      $display("Passed: Data change test");
    else
      $display("Failed: Data change test");

    if (stored_data === 8'b00000010)
      $display("Passed: Shift enable low test");
    else
      $display("Failed: Shift enable low test");
  end

  // Dump waveform for GTKWave
  initial begin
    $dumpfile("WaveOutput.vcd");
    $dumpvars(0, testbench_shift_register);
  end

endmodule
```

Note: The testbench module assumes a clock period of 10 time units and a reset duration of 20 time units. Adjust these values as per the desired simulation time scale.