library verilog;
use verilog.vl_types.all;
entity ALU_ctrl is
    port(
        ALUOp_I         : in     vl_logic_vector(3 downto 0);
        Func_I          : in     vl_logic_vector(5 downto 0);
        ALUoperation_O  : out    vl_logic_vector(3 downto 0)
    );
end ALU_ctrl;
