% Generated by IEEEtran.bst, version: 1.12 (2007/01/11)
\begin{thebibliography}{10}
\providecommand{\url}[1]{#1}
\csname url@samestyle\endcsname
\providecommand{\newblock}{\relax}
\providecommand{\bibinfo}[2]{#2}
\providecommand{\BIBentrySTDinterwordspacing}{\spaceskip=0pt\relax}
\providecommand{\BIBentryALTinterwordstretchfactor}{4}
\providecommand{\BIBentryALTinterwordspacing}{\spaceskip=\fontdimen2\font plus
\BIBentryALTinterwordstretchfactor\fontdimen3\font minus
  \fontdimen4\font\relax}
\providecommand{\BIBforeignlanguage}[2]{{%
\expandafter\ifx\csname l@#1\endcsname\relax
\typeout{** WARNING: IEEEtran.bst: No hyphenation pattern has been}%
\typeout{** loaded for the language `#1'. Using the pattern for}%
\typeout{** the default language instead.}%
\else
\language=\csname l@#1\endcsname
\fi
#2}}
\providecommand{\BIBdecl}{\relax}
\BIBdecl

\bibitem{fine2003coverage}
S.~Fine and A.~Ziv, ``{Coverage Directed Test Generation for Functional
  Verification using Bayesian Networks},'' \emph{Design Automation Conference},
  2003.

\bibitem{rajendran2015detecting}
J.~Rajendran, V.~Vedula, and R.~Karri, ``{Detecting Malicious Modifications of
  Data in Third-party Intellectual Property Cores},'' 2015.

\bibitem{dessouky2019hardfails}
G.~Dessouky \emph{et~al.}, ``{HardFails: Insights into Software-Exploitable
  Hardware Bugs},'' \emph{28th USENIX Security Symposium}, 2019.

\bibitem{sadeghi2021organizing}
A.-R. Sadeghi, J.~Rajendran, and R.~Kande, ``{Organizing The World's Largest
  Hardware Security Competition: Challenges, Opportunities, and Lessons
  Learned},'' 2021.

\bibitem{chen2022trusting}
C.~Chen \emph{et~al.}, ``{Trusting the Trust Anchor: Towards Detecting
  Cross-Layer Vulnerabilities with Hardware Fuzzing},'' 2022.

\bibitem{rfuzz}
K.~Laeufer \emph{et~al.}, ``{RFUZZ: Coverage-Directed Fuzz Testing of RTL on
  FPGAs},'' \emph{IEEE/ACM International Conference on Computer-Aided Design},
  pp. 1--8, 2018.

\bibitem{muduli2020hyperfuzzing}
S.~K. Muduli, G.~Takhar, and P.~Subramanyan, ``{HyperFuzzing for SoC Security
  Validation},'' \emph{ACM/IEEE International Conference on Computer-Aided
  Design}, pp. 1--9, 2020.

\bibitem{canakci2021directfuzz}
S.~Canakci \emph{et~al.}, ``{Directfuzz: Automated Test Generation for RTL
  Designs using Directed Graybox Fuzzing},'' \emph{ACM/IEEE Design Automation
  Conference}, pp. 529--534, 2021.

\bibitem{hur2021difuzzrtl}
J.~Hur \emph{et~al.}, ``{DIFUZZRTL: Differential Fuzz Testing to Find CPU
  Bugs},'' \emph{IEEE Symposium on Security and Privacy}, pp. 1286--1303, 2021.

\bibitem{fuzzhwlikesw}
T.~Trippel \emph{et~al.}, ``{Fuzzing Hardware Like Software},'' \emph{USENIX
  Security Symposium}, 2022.

\bibitem{kande2022thehuzz}
R.~Kande \emph{et~al.}, ``{TheHuzz: Instruction Fuzzing of Processors Using
  Golden-Reference Models for Finding Software-Exploitable Vulnerabilities},''
  \emph{USENIX Security Symposium}, pp. 3219--3236, 2022.

\bibitem{ragab_bugsbunny_2022}
\BIBentryALTinterwordspacing
H.~Ragab \emph{et~al.}, ``{BugsBunny: Hopping to RTL Targets with a Directed
  Hardware-Design Fuzzer},'' \emph{SILM}, Jun. 2022. [Online]. Available:
  \url{{https://download.vusec.net/papers/bugsbunny\_silm22.pdf}}
\BIBentrySTDinterwordspacing

\bibitem{chen2023hypfuzz}
C.~Chen \emph{et~al.}, ``{HyPFuzz: Formal-Assisted Processor Fuzzing},''
  \emph{arXiv preprint arXiv:2304.02485}, 2023.

\bibitem{presifuzz}
IntelLabs, ``{Pre-Silicon Hardware Fuzzing Toolkit},''
  \url{https://github.com/IntelLabs/PreSiFuzz}, 2023, last accessed on
  05/21/2023.

\bibitem{pso}
J.~Kennedy and R.~Eberhart, ``{Particle swarm optimization},'' \emph{IEEE
  international conference on neural networks}, 1995.

\bibitem{lyu2019mopt}
C.~Lyu \emph{et~al.}, ``{\textsc{MOpt}: Optimized Mutation Scheduling for
  Fuzzers.}'' \emph{USENIX Security Symposium}, pp. 1949--1966, 2019.

\bibitem{citeafl}
\BIBentryALTinterwordspacing
lcamtuf, ``{American {F}uzzy {L}op ({AFL}) Fuzzer.}'' 2014, {Last accessed on
  05/21/2023}. [Online]. Available:
  \url{{http://lcamtuf.coredump.cx/afl/technical\_details.txt}}
\BIBentrySTDinterwordspacing

\bibitem{zhan2009adaptive}
Z.-H. Zhan \emph{et~al.}, ``{Adaptive Particle Swarm Optimization},''
  \emph{IEEE Transactions on Systems, Man, and Cybernetics, Part B
  (Cybernetics)}, 2009.

\bibitem{shi1998modified}
Y.~Shi and R.~Eberhart, ``{A Modified Particle Swarm Optimizer},'' \emph{IEEE
  international conference on evolutionary computation proceedings.}, 1998.

\bibitem{cva6}
F.~{Zaruba} and L.~{Benini}, ``{The Cost of Application-Class Processing:
  Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core
  in 22-nm FDSOI Technology},'' \emph{IEEE Transactions on Very Large Scale
  Integration Systems}, vol.~27, no.~11, pp. 2629--2640, Nov 2019.

\bibitem{riscv_home}
RISC-V, ``{RISC-V Webpage},'' \url{https://riscv.org/}, 2021, {Last accessed on
  05/21/2023}.

\bibitem{rocket_chip_generator}
\BIBentryALTinterwordspacing
K.~Asanović \emph{et~al.}, ``{The Rocket Chip Generator},'' no.
  UCB/EECS-2016-17, Apr 2016. [Online]. Available:
  \url{http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html}
\BIBentrySTDinterwordspacing

\bibitem{boom}
J.~Zhao \emph{et~al.}, ``{SonicBOOM: The 3rd Generation Berkeley Out-of-Order
  Machine},'' \emph{Fourth Workshop on Computer Architecture Research with
  RISC-V}, May 2020.

\bibitem{migv}
\BIBentryALTinterwordspacing
H.~C. GmbH, ``{MiG-V – Made in Germany RISC-V},'' 2022, {Last accessed on
  05/21/2023}. [Online]. Available: \url{{https://hensoldt-cyber.com/mig-v/}}
\BIBentrySTDinterwordspacing

\bibitem{vcs}
``{VCS},'' \url{https://www.synopsys.com/verification/simulation/vcs.html},
  2023, {Last accessed on 05/21/2023}.

\bibitem{chipyard}
A.~Amid \emph{et~al.}, ``{Chipyard: Integrated Design, Simulation, and
  Implementation Framework for Custom SoCs},'' \emph{IEEE Micro}, vol.~40,
  no.~4, pp. 10--21, 2020.

\bibitem{mockus2009test}
A.~Mockus, N.~Nagappan, and T.~T. Dinh-Trong, ``{Test Coverage and
  Post-Verification Defects: A Multiple Case Study},'' pp. 291--301, 2009.

\bibitem{spike}
RISC-V, ``{SPIKE Source Code},'' \url{https://github.com/riscv/riscv-isa-sim},
  2023, last accessed on 05/21/2023.

\bibitem{verifiwhitepaper}
Synopsys, ``{Accelerating Verification Shift Left with Intelligent Coverage
  Optimization},''
  \url{https://www.synopsys.com/cgi-bin/verification/dsdla/pdfr1.cgi?file=ico-wp.pdf},
  2022, {Last accessed on 05/21/2023}.

\bibitem{bertsimas1993simulated}
D.~Bertsimas and J.~Tsitsiklis, ``{Simulated Annealing},'' \emph{Statistical
  science}, 1993.

\bibitem{price2013differential}
K.~V. Price, ``{Differential Evolution},'' \emph{Handbook of Optimization: From
  Classical to Modern Approach}, pp. 187--214, 2013.

\bibitem{simpson2017penalising}
D.~Simpson \emph{et~al.}, ``{Penalising model component complexity: A
  principled, practical approach to constructing priors},'' 2017.

\end{thebibliography}
