-- VHDL Entity hsio.reset_test_top_tb.symbol
--
-- Created:
--          by - warren.warren (mbb)
--          at - 11:36:41 06/03/13
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2013.1 (Build 6)
--


entity reset_test_top_tb is
   generic( 
      SIM_MODE : integer := 0
   );
-- Declarations

end reset_test_top_tb ;

--
-- VHDL Architecture hsio.reset_test_top_tb.struct
--
-- Created:
--          by - warren.warren (mbb)
--          at - 11:36:41 06/03/13
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2013.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;


architecture struct of reset_test_top_tb is

   -- Architecture declarations

   -- Internal signal declarations
   signal clk_mgt0b_mi    : std_logic;                        --MGTCLK0A_M
   signal clk_mgt0b_pi    : std_logic;                        --MGTCLK0A_M
   -- CLOCKS
   signal clk_xtal_125_mi : std_logic;                        --CRYSTAL_CLK_M
   signal clk_xtal_125_pi : std_logic;                        --CRYSTAL_CLK_P
   signal idc_p4_io       : std_logic_vector(31 downto 0);    --IDC_P4
   signal led_status_o    : std_logic;                        --LED_FPGA_STATUS
   signal rst_poweron_ni  : std_logic;                        --PORESET_N
   signal sma_io          : std_logic_vector(8 downto 1);     --IDC_P5


   -- Component Declarations
   component reset_test_top
   generic (
      SIM_MODE : integer := 0
   );
   port (
      -- CLOCKS
      clk_xtal_125_mi : in     std_logic ;                     --CRYSTAL_CLK_M
      clk_xtal_125_pi : in     std_logic ;                     --CRYSTAL_CLK_P
      rst_poweron_ni  : in     std_logic ;                     --PORESET_N
      idc_p4_io       : inout  std_logic_vector (31 downto 0); --IDC_P4
      led_status_o    : out    std_logic ;                     --LED_FPGA_STATUS
      sma_io          : inout  std_logic_vector (8 downto 1);  --IDC_P5
      clk_mgt0b_mi    : in     std_logic ;                     --MGTCLK0A_M
      clk_mgt0b_pi    : in     std_logic                       --MGTCLK0A_M
   );
   end component;
   component reset_test_top_tester
   port (
      led_status_o    : in     std_logic;
      clk_xtal_125_mi : out    std_logic;
      clk_xtal_125_pi : out    std_logic;
      rst_poweron_ni  : out    std_logic;
      idc_p2_io       : inout  std_logic_vector (31 downto 0);
      idc_p3_io       : inout  std_logic_vector (31 downto 0);
      idc_p4_io       : inout  std_logic_vector (31 downto 0);
      idc_p5_io       : inout  std_logic_vector (31 downto 0)
   );
   end component;


begin

   -- Instance port mappings.
   Udut : reset_test_top
      generic map (
         SIM_MODE => 1
      )
      port map (
         clk_xtal_125_mi => clk_xtal_125_mi,
         clk_xtal_125_pi => clk_xtal_125_pi,
         rst_poweron_ni  => rst_poweron_ni,
         idc_p4_io       => idc_p4_io,
         led_status_o    => led_status_o,
         sma_io          => sma_io,
         clk_mgt0b_mi    => clk_mgt0b_mi,
         clk_mgt0b_pi    => clk_mgt0b_pi
      );
   Utst : reset_test_top_tester
      port map (
         led_status_o    => led_status_o,
         clk_xtal_125_mi => clk_xtal_125_mi,
         clk_xtal_125_pi => clk_xtal_125_pi,
         rst_poweron_ni  => rst_poweron_ni,
         idc_p2_io       => open,
         idc_p3_io       => open,
         idc_p4_io       => open,
         idc_p5_io       => open
      );

end struct;
