// Seed: 3750536005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6 = id_3;
  wire  id_7;
  parameter id_8 = 1;
  assign module_1.id_6 = 0;
  assign id_7 = id_3;
  logic id_9 = id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd63,
    parameter id_6 = 32'd49
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout logic [7:0] id_7;
  output wire _id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire _id_1;
  initial begin : LABEL_0
    $unsigned(59);
    ;
  end
  wire id_8;
  assign id_2[-1-:1] = -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_4
  );
  logic [id_1 : -1] id_9 = -1, id_10;
endmodule
