ARM GAS  /tmp/ccoEiROw.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccoEiROw.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 69 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
ARM GAS  /tmp/ccoEiROw.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 70 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 77 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE65:
  79              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_SPI_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu softvfp
  87              	HAL_SPI_MspInit:
  88              	.LVL0:
  89              	.LFB66:
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c **** /**
  80:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
  81:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
  83:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f1xx_hal_msp.c **** */
  85:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
ARM GAS  /tmp/ccoEiROw.s 			page 4


  86:Core/Src/stm32f1xx_hal_msp.c **** {
  90              		.loc 1 86 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 24
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 86 1 is_stmt 0 view .LVU15
  95 0000 10B5     		push	{r4, lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 4, -8
  99              		.cfi_offset 14, -4
 100 0002 86B0     		sub	sp, sp, #24
 101              	.LCFI3:
 102              		.cfi_def_cfa_offset 32
  87:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 87 3 is_stmt 1 view .LVU16
 104              		.loc 1 87 20 is_stmt 0 view .LVU17
 105 0004 0023     		movs	r3, #0
 106 0006 0293     		str	r3, [sp, #8]
 107 0008 0393     		str	r3, [sp, #12]
 108 000a 0493     		str	r3, [sp, #16]
 109 000c 0593     		str	r3, [sp, #20]
  88:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 110              		.loc 1 88 3 is_stmt 1 view .LVU18
 111              		.loc 1 88 10 is_stmt 0 view .LVU19
 112 000e 0268     		ldr	r2, [r0]
 113              		.loc 1 88 5 view .LVU20
 114 0010 164B     		ldr	r3, .L9
 115 0012 9A42     		cmp	r2, r3
 116 0014 01D0     		beq	.L8
 117              	.LVL1:
 118              	.L5:
  89:Core/Src/stm32f1xx_hal_msp.c ****   {
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  91:Core/Src/stm32f1xx_hal_msp.c **** 
  92:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  93:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
  98:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
  99:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 100:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 101:Core/Src/stm32f1xx_hal_msp.c ****     */
 102:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 103:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccoEiROw.s 			page 5


 114:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 115:Core/Src/stm32f1xx_hal_msp.c ****   }
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c **** }
 119              		.loc 1 117 1 view .LVU21
 120 0016 06B0     		add	sp, sp, #24
 121              	.LCFI4:
 122              		.cfi_remember_state
 123              		.cfi_def_cfa_offset 8
 124              		@ sp needed
 125 0018 10BD     		pop	{r4, pc}
 126              	.LVL2:
 127              	.L8:
 128              	.LCFI5:
 129              		.cfi_restore_state
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 130              		.loc 1 94 5 is_stmt 1 view .LVU22
 131              	.LBB4:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 132              		.loc 1 94 5 view .LVU23
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 133              		.loc 1 94 5 view .LVU24
 134 001a 03F56043 		add	r3, r3, #57344
 135 001e 9A69     		ldr	r2, [r3, #24]
 136 0020 42F48052 		orr	r2, r2, #4096
 137 0024 9A61     		str	r2, [r3, #24]
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 138              		.loc 1 94 5 view .LVU25
 139 0026 9A69     		ldr	r2, [r3, #24]
 140 0028 02F48052 		and	r2, r2, #4096
 141 002c 0092     		str	r2, [sp]
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 142              		.loc 1 94 5 view .LVU26
 143 002e 009A     		ldr	r2, [sp]
 144              	.LBE4:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 146              		.loc 1 96 5 view .LVU28
 147              	.LBB5:
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 148              		.loc 1 96 5 view .LVU29
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 149              		.loc 1 96 5 view .LVU30
 150 0030 9A69     		ldr	r2, [r3, #24]
 151 0032 42F00402 		orr	r2, r2, #4
 152 0036 9A61     		str	r2, [r3, #24]
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 153              		.loc 1 96 5 view .LVU31
 154 0038 9B69     		ldr	r3, [r3, #24]
 155 003a 03F00403 		and	r3, r3, #4
 156 003e 0193     		str	r3, [sp, #4]
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 157              		.loc 1 96 5 view .LVU32
 158 0040 019B     		ldr	r3, [sp, #4]
 159              	.LBE5:
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  /tmp/ccoEiROw.s 			page 6


 160              		.loc 1 96 5 view .LVU33
 102:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161              		.loc 1 102 5 view .LVU34
 102:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162              		.loc 1 102 25 is_stmt 0 view .LVU35
 163 0042 A023     		movs	r3, #160
 164 0044 0293     		str	r3, [sp, #8]
 103:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 165              		.loc 1 103 5 is_stmt 1 view .LVU36
 103:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 166              		.loc 1 103 26 is_stmt 0 view .LVU37
 167 0046 0223     		movs	r3, #2
 168 0048 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 169              		.loc 1 104 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 170              		.loc 1 104 27 is_stmt 0 view .LVU39
 171 004a 0323     		movs	r3, #3
 172 004c 0593     		str	r3, [sp, #20]
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 173              		.loc 1 105 5 is_stmt 1 view .LVU40
 174 004e 084C     		ldr	r4, .L9+4
 175 0050 02A9     		add	r1, sp, #8
 176 0052 2046     		mov	r0, r4
 177              	.LVL3:
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 178              		.loc 1 105 5 is_stmt 0 view .LVU41
 179 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 181              		.loc 1 107 5 is_stmt 1 view .LVU42
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 182              		.loc 1 107 25 is_stmt 0 view .LVU43
 183 0058 4023     		movs	r3, #64
 184 005a 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 185              		.loc 1 108 5 is_stmt 1 view .LVU44
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 108 26 is_stmt 0 view .LVU45
 187 005c 0023     		movs	r3, #0
 188 005e 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189              		.loc 1 109 5 is_stmt 1 view .LVU46
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190              		.loc 1 109 26 is_stmt 0 view .LVU47
 191 0060 0493     		str	r3, [sp, #16]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 192              		.loc 1 110 5 is_stmt 1 view .LVU48
 193 0062 02A9     		add	r1, sp, #8
 194 0064 2046     		mov	r0, r4
 195 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL5:
 197              		.loc 1 117 1 is_stmt 0 view .LVU49
 198 006a D4E7     		b	.L5
 199              	.L10:
 200              		.align	2
 201              	.L9:
ARM GAS  /tmp/ccoEiROw.s 			page 7


 202 006c 00300140 		.word	1073819648
 203 0070 00080140 		.word	1073809408
 204              		.cfi_endproc
 205              	.LFE66:
 207              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 208              		.align	1
 209              		.global	HAL_SPI_MspDeInit
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu softvfp
 215              	HAL_SPI_MspDeInit:
 216              	.LVL6:
 217              	.LFB67:
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c **** /**
 120:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 121:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 123:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f1xx_hal_msp.c **** */
 125:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 126:Core/Src/stm32f1xx_hal_msp.c **** {
 218              		.loc 1 126 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		.loc 1 126 1 is_stmt 0 view .LVU51
 223 0000 08B5     		push	{r3, lr}
 224              	.LCFI6:
 225              		.cfi_def_cfa_offset 8
 226              		.cfi_offset 3, -8
 227              		.cfi_offset 14, -4
 127:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 228              		.loc 1 127 3 is_stmt 1 view .LVU52
 229              		.loc 1 127 10 is_stmt 0 view .LVU53
 230 0002 0268     		ldr	r2, [r0]
 231              		.loc 1 127 5 view .LVU54
 232 0004 064B     		ldr	r3, .L15
 233 0006 9A42     		cmp	r2, r3
 234 0008 00D0     		beq	.L14
 235              	.LVL7:
 236              	.L11:
 128:Core/Src/stm32f1xx_hal_msp.c ****   {
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 132:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 136:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 137:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 138:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 139:Core/Src/stm32f1xx_hal_msp.c ****     */
 140:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 141:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccoEiROw.s 			page 8


 142:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c ****   }
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c **** }
 237              		.loc 1 147 1 view .LVU55
 238 000a 08BD     		pop	{r3, pc}
 239              	.LVL8:
 240              	.L14:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 241              		.loc 1 133 5 is_stmt 1 view .LVU56
 242 000c 054A     		ldr	r2, .L15+4
 243 000e 9369     		ldr	r3, [r2, #24]
 244 0010 23F48053 		bic	r3, r3, #4096
 245 0014 9361     		str	r3, [r2, #24]
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 246              		.loc 1 140 5 view .LVU57
 247 0016 E021     		movs	r1, #224
 248 0018 0348     		ldr	r0, .L15+8
 249              	.LVL9:
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 250              		.loc 1 140 5 is_stmt 0 view .LVU58
 251 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 252              	.LVL10:
 253              		.loc 1 147 1 view .LVU59
 254 001e F4E7     		b	.L11
 255              	.L16:
 256              		.align	2
 257              	.L15:
 258 0020 00300140 		.word	1073819648
 259 0024 00100240 		.word	1073876992
 260 0028 00080140 		.word	1073809408
 261              		.cfi_endproc
 262              	.LFE67:
 264              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 265              		.align	1
 266              		.global	HAL_TIM_Base_MspInit
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 270              		.fpu softvfp
 272              	HAL_TIM_Base_MspInit:
 273              	.LVL11:
 274              	.LFB68:
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** /**
 150:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 151:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 153:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f1xx_hal_msp.c **** */
 155:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 156:Core/Src/stm32f1xx_hal_msp.c **** {
 275              		.loc 1 156 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccoEiROw.s 			page 9


 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		.loc 1 156 1 is_stmt 0 view .LVU61
 280 0000 00B5     		push	{lr}
 281              	.LCFI7:
 282              		.cfi_def_cfa_offset 4
 283              		.cfi_offset 14, -4
 284 0002 83B0     		sub	sp, sp, #12
 285              	.LCFI8:
 286              		.cfi_def_cfa_offset 16
 157:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 287              		.loc 1 157 3 is_stmt 1 view .LVU62
 288              		.loc 1 157 15 is_stmt 0 view .LVU63
 289 0004 0368     		ldr	r3, [r0]
 290              		.loc 1 157 5 view .LVU64
 291 0006 144A     		ldr	r2, .L23
 292 0008 9342     		cmp	r3, r2
 293 000a 05D0     		beq	.L21
 158:Core/Src/stm32f1xx_hal_msp.c ****   {
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 163:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 164:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 167:Core/Src/stm32f1xx_hal_msp.c ****   }
 168:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 294              		.loc 1 168 8 is_stmt 1 view .LVU65
 295              		.loc 1 168 10 is_stmt 0 view .LVU66
 296 000c B3F1804F 		cmp	r3, #1073741824
 297 0010 0DD0     		beq	.L22
 298              	.LVL12:
 299              	.L17:
 169:Core/Src/stm32f1xx_hal_msp.c ****   {
 170:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 173:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 174:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 175:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 178:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 181:Core/Src/stm32f1xx_hal_msp.c ****   }
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c **** }
 300              		.loc 1 183 1 view .LVU67
 301 0012 03B0     		add	sp, sp, #12
 302              	.LCFI9:
 303              		.cfi_remember_state
 304              		.cfi_def_cfa_offset 4
 305              		@ sp needed
 306 0014 5DF804FB 		ldr	pc, [sp], #4
 307              	.LVL13:
ARM GAS  /tmp/ccoEiROw.s 			page 10


 308              	.L21:
 309              	.LCFI10:
 310              		.cfi_restore_state
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 311              		.loc 1 163 5 is_stmt 1 view .LVU68
 312              	.LBB6:
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 313              		.loc 1 163 5 view .LVU69
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 314              		.loc 1 163 5 view .LVU70
 315 0018 104B     		ldr	r3, .L23+4
 316 001a 9A69     		ldr	r2, [r3, #24]
 317 001c 42F40062 		orr	r2, r2, #2048
 318 0020 9A61     		str	r2, [r3, #24]
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 319              		.loc 1 163 5 view .LVU71
 320 0022 9B69     		ldr	r3, [r3, #24]
 321 0024 03F40063 		and	r3, r3, #2048
 322 0028 0093     		str	r3, [sp]
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 323              		.loc 1 163 5 view .LVU72
 324 002a 009B     		ldr	r3, [sp]
 325              	.LBE6:
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 326              		.loc 1 163 5 view .LVU73
 327 002c F1E7     		b	.L17
 328              	.L22:
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 329              		.loc 1 174 5 view .LVU74
 330              	.LBB7:
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 331              		.loc 1 174 5 view .LVU75
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 332              		.loc 1 174 5 view .LVU76
 333 002e 03F50433 		add	r3, r3, #135168
 334 0032 DA69     		ldr	r2, [r3, #28]
 335 0034 42F00102 		orr	r2, r2, #1
 336 0038 DA61     		str	r2, [r3, #28]
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 337              		.loc 1 174 5 view .LVU77
 338 003a DB69     		ldr	r3, [r3, #28]
 339 003c 03F00103 		and	r3, r3, #1
 340 0040 0193     		str	r3, [sp, #4]
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 341              		.loc 1 174 5 view .LVU78
 342 0042 019B     		ldr	r3, [sp, #4]
 343              	.LBE7:
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 344              		.loc 1 174 5 view .LVU79
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 345              		.loc 1 176 5 view .LVU80
 346 0044 0022     		movs	r2, #0
 347 0046 1146     		mov	r1, r2
 348 0048 1C20     		movs	r0, #28
 349              	.LVL14:
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 350              		.loc 1 176 5 is_stmt 0 view .LVU81
ARM GAS  /tmp/ccoEiROw.s 			page 11


 351 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 352              	.LVL15:
 177:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 353              		.loc 1 177 5 is_stmt 1 view .LVU82
 354 004e 1C20     		movs	r0, #28
 355 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 356              	.LVL16:
 357              		.loc 1 183 1 is_stmt 0 view .LVU83
 358 0054 DDE7     		b	.L17
 359              	.L24:
 360 0056 00BF     		.align	2
 361              	.L23:
 362 0058 002C0140 		.word	1073818624
 363 005c 00100240 		.word	1073876992
 364              		.cfi_endproc
 365              	.LFE68:
 367              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 368              		.align	1
 369              		.global	HAL_TIM_Base_MspDeInit
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 373              		.fpu softvfp
 375              	HAL_TIM_Base_MspDeInit:
 376              	.LVL17:
 377              	.LFB69:
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c **** /**
 186:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 187:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 188:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 189:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32f1xx_hal_msp.c **** */
 191:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 192:Core/Src/stm32f1xx_hal_msp.c **** {
 378              		.loc 1 192 1 is_stmt 1 view -0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382              		.loc 1 192 1 is_stmt 0 view .LVU85
 383 0000 08B5     		push	{r3, lr}
 384              	.LCFI11:
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 3, -8
 387              		.cfi_offset 14, -4
 193:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 388              		.loc 1 193 3 is_stmt 1 view .LVU86
 389              		.loc 1 193 15 is_stmt 0 view .LVU87
 390 0002 0368     		ldr	r3, [r0]
 391              		.loc 1 193 5 view .LVU88
 392 0004 0B4A     		ldr	r2, .L31
 393 0006 9342     		cmp	r3, r2
 394 0008 03D0     		beq	.L29
 194:Core/Src/stm32f1xx_hal_msp.c ****   {
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 197:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
ARM GAS  /tmp/ccoEiROw.s 			page 12


 198:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 199:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 200:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 203:Core/Src/stm32f1xx_hal_msp.c ****   }
 204:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 395              		.loc 1 204 8 is_stmt 1 view .LVU89
 396              		.loc 1 204 10 is_stmt 0 view .LVU90
 397 000a B3F1804F 		cmp	r3, #1073741824
 398 000e 07D0     		beq	.L30
 399              	.LVL18:
 400              	.L25:
 205:Core/Src/stm32f1xx_hal_msp.c ****   {
 206:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 209:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 210:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 211:Core/Src/stm32f1xx_hal_msp.c **** 
 212:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 213:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 214:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 216:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 217:Core/Src/stm32f1xx_hal_msp.c ****   }
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 219:Core/Src/stm32f1xx_hal_msp.c **** }
 401              		.loc 1 219 1 view .LVU91
 402 0010 08BD     		pop	{r3, pc}
 403              	.LVL19:
 404              	.L29:
 199:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 405              		.loc 1 199 5 is_stmt 1 view .LVU92
 406 0012 02F56442 		add	r2, r2, #58368
 407 0016 9369     		ldr	r3, [r2, #24]
 408 0018 23F40063 		bic	r3, r3, #2048
 409 001c 9361     		str	r3, [r2, #24]
 410 001e F7E7     		b	.L25
 411              	.L30:
 210:Core/Src/stm32f1xx_hal_msp.c **** 
 412              		.loc 1 210 5 view .LVU93
 413 0020 054A     		ldr	r2, .L31+4
 414 0022 D369     		ldr	r3, [r2, #28]
 415 0024 23F00103 		bic	r3, r3, #1
 416 0028 D361     		str	r3, [r2, #28]
 213:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 417              		.loc 1 213 5 view .LVU94
 418 002a 1C20     		movs	r0, #28
 419              	.LVL20:
 213:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 420              		.loc 1 213 5 is_stmt 0 view .LVU95
 421 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 422              	.LVL21:
 423              		.loc 1 219 1 view .LVU96
 424 0030 EEE7     		b	.L25
 425              	.L32:
ARM GAS  /tmp/ccoEiROw.s 			page 13


 426 0032 00BF     		.align	2
 427              	.L31:
 428 0034 002C0140 		.word	1073818624
 429 0038 00100240 		.word	1073876992
 430              		.cfi_endproc
 431              	.LFE69:
 433              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 434              		.align	1
 435              		.global	HAL_UART_MspInit
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 439              		.fpu softvfp
 441              	HAL_UART_MspInit:
 442              	.LVL22:
 443              	.LFB70:
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 221:Core/Src/stm32f1xx_hal_msp.c **** /**
 222:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 223:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 224:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 225:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 226:Core/Src/stm32f1xx_hal_msp.c **** */
 227:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 228:Core/Src/stm32f1xx_hal_msp.c **** {
 444              		.loc 1 228 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 24
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              		.loc 1 228 1 is_stmt 0 view .LVU98
 449 0000 10B5     		push	{r4, lr}
 450              	.LCFI12:
 451              		.cfi_def_cfa_offset 8
 452              		.cfi_offset 4, -8
 453              		.cfi_offset 14, -4
 454 0002 86B0     		sub	sp, sp, #24
 455              	.LCFI13:
 456              		.cfi_def_cfa_offset 32
 229:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 457              		.loc 1 229 3 is_stmt 1 view .LVU99
 458              		.loc 1 229 20 is_stmt 0 view .LVU100
 459 0004 0023     		movs	r3, #0
 460 0006 0293     		str	r3, [sp, #8]
 461 0008 0393     		str	r3, [sp, #12]
 462 000a 0493     		str	r3, [sp, #16]
 463 000c 0593     		str	r3, [sp, #20]
 230:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 464              		.loc 1 230 3 is_stmt 1 view .LVU101
 465              		.loc 1 230 11 is_stmt 0 view .LVU102
 466 000e 0268     		ldr	r2, [r0]
 467              		.loc 1 230 5 view .LVU103
 468 0010 164B     		ldr	r3, .L37
 469 0012 9A42     		cmp	r2, r3
 470 0014 01D0     		beq	.L36
 471              	.LVL23:
 472              	.L33:
 231:Core/Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  /tmp/ccoEiROw.s 			page 14


 232:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 233:Core/Src/stm32f1xx_hal_msp.c **** 
 234:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 235:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 236:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 240:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 241:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 242:Core/Src/stm32f1xx_hal_msp.c ****     */
 243:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 244:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 245:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 246:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 248:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 249:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 250:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 253:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 255:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 256:Core/Src/stm32f1xx_hal_msp.c ****   }
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c **** }
 473              		.loc 1 258 1 view .LVU104
 474 0016 06B0     		add	sp, sp, #24
 475              	.LCFI14:
 476              		.cfi_remember_state
 477              		.cfi_def_cfa_offset 8
 478              		@ sp needed
 479 0018 10BD     		pop	{r4, pc}
 480              	.LVL24:
 481              	.L36:
 482              	.LCFI15:
 483              		.cfi_restore_state
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 484              		.loc 1 236 5 is_stmt 1 view .LVU105
 485              	.LBB8:
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 486              		.loc 1 236 5 view .LVU106
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 487              		.loc 1 236 5 view .LVU107
 488 001a 03F5E633 		add	r3, r3, #117760
 489 001e DA69     		ldr	r2, [r3, #28]
 490 0020 42F40032 		orr	r2, r2, #131072
 491 0024 DA61     		str	r2, [r3, #28]
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 492              		.loc 1 236 5 view .LVU108
 493 0026 DA69     		ldr	r2, [r3, #28]
 494 0028 02F40032 		and	r2, r2, #131072
 495 002c 0092     		str	r2, [sp]
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 496              		.loc 1 236 5 view .LVU109
 497 002e 009A     		ldr	r2, [sp]
ARM GAS  /tmp/ccoEiROw.s 			page 15


 498              	.LBE8:
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 499              		.loc 1 236 5 view .LVU110
 238:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 500              		.loc 1 238 5 view .LVU111
 501              	.LBB9:
 238:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 502              		.loc 1 238 5 view .LVU112
 238:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 503              		.loc 1 238 5 view .LVU113
 504 0030 9A69     		ldr	r2, [r3, #24]
 505 0032 42F00402 		orr	r2, r2, #4
 506 0036 9A61     		str	r2, [r3, #24]
 238:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 507              		.loc 1 238 5 view .LVU114
 508 0038 9B69     		ldr	r3, [r3, #24]
 509 003a 03F00403 		and	r3, r3, #4
 510 003e 0193     		str	r3, [sp, #4]
 238:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 511              		.loc 1 238 5 view .LVU115
 512 0040 019B     		ldr	r3, [sp, #4]
 513              	.LBE9:
 238:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 514              		.loc 1 238 5 view .LVU116
 243:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 515              		.loc 1 243 5 view .LVU117
 243:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 516              		.loc 1 243 25 is_stmt 0 view .LVU118
 517 0042 0423     		movs	r3, #4
 518 0044 0293     		str	r3, [sp, #8]
 244:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 519              		.loc 1 244 5 is_stmt 1 view .LVU119
 244:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 520              		.loc 1 244 26 is_stmt 0 view .LVU120
 521 0046 0223     		movs	r3, #2
 522 0048 0393     		str	r3, [sp, #12]
 245:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 523              		.loc 1 245 5 is_stmt 1 view .LVU121
 245:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 524              		.loc 1 245 27 is_stmt 0 view .LVU122
 525 004a 0323     		movs	r3, #3
 526 004c 0593     		str	r3, [sp, #20]
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 527              		.loc 1 246 5 is_stmt 1 view .LVU123
 528 004e 084C     		ldr	r4, .L37+4
 529 0050 02A9     		add	r1, sp, #8
 530 0052 2046     		mov	r0, r4
 531              	.LVL25:
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 532              		.loc 1 246 5 is_stmt 0 view .LVU124
 533 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 534              	.LVL26:
 248:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 535              		.loc 1 248 5 is_stmt 1 view .LVU125
 248:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 536              		.loc 1 248 25 is_stmt 0 view .LVU126
 537 0058 0823     		movs	r3, #8
ARM GAS  /tmp/ccoEiROw.s 			page 16


 538 005a 0293     		str	r3, [sp, #8]
 249:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 539              		.loc 1 249 5 is_stmt 1 view .LVU127
 249:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 540              		.loc 1 249 26 is_stmt 0 view .LVU128
 541 005c 0023     		movs	r3, #0
 542 005e 0393     		str	r3, [sp, #12]
 250:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 543              		.loc 1 250 5 is_stmt 1 view .LVU129
 250:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 544              		.loc 1 250 26 is_stmt 0 view .LVU130
 545 0060 0493     		str	r3, [sp, #16]
 251:Core/Src/stm32f1xx_hal_msp.c **** 
 546              		.loc 1 251 5 is_stmt 1 view .LVU131
 547 0062 02A9     		add	r1, sp, #8
 548 0064 2046     		mov	r0, r4
 549 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 550              	.LVL27:
 551              		.loc 1 258 1 is_stmt 0 view .LVU132
 552 006a D4E7     		b	.L33
 553              	.L38:
 554              		.align	2
 555              	.L37:
 556 006c 00440040 		.word	1073759232
 557 0070 00080140 		.word	1073809408
 558              		.cfi_endproc
 559              	.LFE70:
 561              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 562              		.align	1
 563              		.global	HAL_UART_MspDeInit
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 567              		.fpu softvfp
 569              	HAL_UART_MspDeInit:
 570              	.LVL28:
 571              	.LFB71:
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c **** /**
 261:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 262:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 263:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 264:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 265:Core/Src/stm32f1xx_hal_msp.c **** */
 266:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 267:Core/Src/stm32f1xx_hal_msp.c **** {
 572              		.loc 1 267 1 is_stmt 1 view -0
 573              		.cfi_startproc
 574              		@ args = 0, pretend = 0, frame = 0
 575              		@ frame_needed = 0, uses_anonymous_args = 0
 576              		.loc 1 267 1 is_stmt 0 view .LVU134
 577 0000 08B5     		push	{r3, lr}
 578              	.LCFI16:
 579              		.cfi_def_cfa_offset 8
 580              		.cfi_offset 3, -8
 581              		.cfi_offset 14, -4
 268:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
ARM GAS  /tmp/ccoEiROw.s 			page 17


 582              		.loc 1 268 3 is_stmt 1 view .LVU135
 583              		.loc 1 268 11 is_stmt 0 view .LVU136
 584 0002 0268     		ldr	r2, [r0]
 585              		.loc 1 268 5 view .LVU137
 586 0004 064B     		ldr	r3, .L43
 587 0006 9A42     		cmp	r2, r3
 588 0008 00D0     		beq	.L42
 589              	.LVL29:
 590              	.L39:
 269:Core/Src/stm32f1xx_hal_msp.c ****   {
 270:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 271:Core/Src/stm32f1xx_hal_msp.c **** 
 272:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 273:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 274:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 276:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 277:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 278:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 279:Core/Src/stm32f1xx_hal_msp.c ****     */
 280:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 281:Core/Src/stm32f1xx_hal_msp.c **** 
 282:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 283:Core/Src/stm32f1xx_hal_msp.c **** 
 284:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 285:Core/Src/stm32f1xx_hal_msp.c ****   }
 286:Core/Src/stm32f1xx_hal_msp.c **** 
 287:Core/Src/stm32f1xx_hal_msp.c **** }
 591              		.loc 1 287 1 view .LVU138
 592 000a 08BD     		pop	{r3, pc}
 593              	.LVL30:
 594              	.L42:
 274:Core/Src/stm32f1xx_hal_msp.c **** 
 595              		.loc 1 274 5 is_stmt 1 view .LVU139
 596 000c 054A     		ldr	r2, .L43+4
 597 000e D369     		ldr	r3, [r2, #28]
 598 0010 23F40033 		bic	r3, r3, #131072
 599 0014 D361     		str	r3, [r2, #28]
 280:Core/Src/stm32f1xx_hal_msp.c **** 
 600              		.loc 1 280 5 view .LVU140
 601 0016 0C21     		movs	r1, #12
 602 0018 0348     		ldr	r0, .L43+8
 603              	.LVL31:
 280:Core/Src/stm32f1xx_hal_msp.c **** 
 604              		.loc 1 280 5 is_stmt 0 view .LVU141
 605 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 606              	.LVL32:
 607              		.loc 1 287 1 view .LVU142
 608 001e F4E7     		b	.L39
 609              	.L44:
 610              		.align	2
 611              	.L43:
 612 0020 00440040 		.word	1073759232
 613 0024 00100240 		.word	1073876992
 614 0028 00080140 		.word	1073809408
 615              		.cfi_endproc
 616              	.LFE71:
ARM GAS  /tmp/ccoEiROw.s 			page 18


 618              		.text
 619              	.Letext0:
 620              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 621              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 622              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 623              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 624              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 625              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 626              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 627              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 628              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccoEiROw.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccoEiROw.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccoEiROw.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccoEiROw.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccoEiROw.s:80     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccoEiROw.s:87     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccoEiROw.s:202    .text.HAL_SPI_MspInit:000000000000006c $d
     /tmp/ccoEiROw.s:208    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccoEiROw.s:215    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccoEiROw.s:258    .text.HAL_SPI_MspDeInit:0000000000000020 $d
     /tmp/ccoEiROw.s:265    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccoEiROw.s:272    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccoEiROw.s:362    .text.HAL_TIM_Base_MspInit:0000000000000058 $d
     /tmp/ccoEiROw.s:368    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccoEiROw.s:375    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccoEiROw.s:428    .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d
     /tmp/ccoEiROw.s:434    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccoEiROw.s:441    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccoEiROw.s:556    .text.HAL_UART_MspInit:000000000000006c $d
     /tmp/ccoEiROw.s:562    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccoEiROw.s:569    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccoEiROw.s:612    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
