# 01-data-types - SystemVerilog æ•°æ®ç±»å‹

[![SV Version](https://img.shields.io/badge/SystemVerilog-2017-blue)]()
[![License](https://img.shields.io/badge/License-MIT-green)]()

## ğŸ“š çŸ¥è¯†ç‚¹

æœ¬ç« èŠ‚ä»‹ç» SystemVerilog çš„æ ¸å¿ƒæ•°æ®ç±»å‹ï¼ŒåŒ…æ‹¬ 2 æ€ä¸ 4 æ€ç±»å‹çš„åŒºåˆ«ã€æ•°ç»„ã€ç»“æ„ä½“ã€æšä¸¾ç­‰ã€‚

### æ ¸å¿ƒæ¦‚å¿µ

| ç±»å‹ | çŠ¶æ€ | åˆå§‹å€¼ | å…¸å‹ç”¨é€” |
|------|------|--------|----------|
| `logic` | 4 æ€ (0/1/X/Z) | X | RTL ä¿¡å·ã€æ€»çº¿ |
| `bit` | 2 æ€ (0/1) | 0 | å»ºæ¨¡ã€è®¡æ•°å™¨ |
| `int` | 2 æ€æœ‰ç¬¦å· | 0 | å¾ªç¯å˜é‡ã€è®¡æ•° |
| `integer` | 4 æ€æœ‰ç¬¦å· | X | å…¼å®¹ Verilog |
| `byte` | 2 æ€æœ‰ç¬¦å· | 0 | 8 ä½æ•´æ•° |

### å…³é”®ä»£ç ç‰‡æ®µ

#### 2 æ€ vs 4 æ€

```systemverilog
// 4æ€: å¯ä»¥æ£€æµ‹ X/Z çŠ¶æ€
logic [7:0] data_bus;  // åˆå§‹å€¼: X
assign data_bus = 8'hZZ;  // é«˜é˜»æ€

// 2æ€: æ›´é«˜æ•ˆï¼Œä¸èƒ½è¡¨ç¤º X/Z
bit [7:0] counter;  // åˆå§‹å€¼: 0
```

#### ç±»å‹è½¬æ¢

```systemverilog
logic [7:0] l;
bit [7:0] b;

// éšå¼è½¬æ¢ (å€¼æˆªæ–­)
b = l;  // X/Z â†’ 0

// æ˜¾å¼è½¬æ¢ (ä¿æŒä½å®½)
b = bit'(l);
l = logic'(b);
```

#### æ•°ç»„ç±»å‹

```systemverilog
// é™æ€æ•°ç»„
bit [7:0] mem [0:255];  // 256 Ã— 8-bit

// å¤šç»´æ•°ç»„
bit [3:0] matrix [4][4];  // 4Ã—4 Ã— 4-bit

// åŠ¨æ€æ•°ç»„
int dyn_arr[];  // è¿è¡Œæ—¶åˆ†é…å¤§å°
dyn_arr = new[10];  // åˆ†é… 10 ä¸ªå…ƒç´ 

// å…³è”æ•°ç»„
int assoc_arr[string];  // å­—ç¬¦ä¸²ç´¢å¼•
assoc_arr["key"] = 42;
```

#### ç»“æ„ä½“ä¸æšä¸¾

```systemverilog
// ç»“æ„ä½“: ç»„åˆç›¸å…³æ•°æ®
typedef struct packed {
    bit [7:0] opcode;
    bit [23:0] operand;
    bit [3:0]  func;
} instruction_t;

// æšä¸¾: å‘½åå¸¸é‡
typedef enum logic [1:0] {
    IDLE  = 2'b00,
    READ  = 2'b01,
    WRITE = 2'b10
} state_t;
```

## ğŸ“‚ æ–‡ä»¶ç»“æ„

```
01-data-types/
â”œâ”€â”€ README.md              # æœ¬æ–‡æ¡£
â”œâ”€â”€ Makefile              # ç¼–è¯‘è¿è¡Œè„šæœ¬
â”œâ”€â”€ examples/            # ä»£ç ç‰‡æ®µç¤ºä¾‹
â”‚   â”œâ”€â”€ 01_basic_types.sv
â”‚   â”œâ”€â”€ 02_arrays.sv
â”‚   â”œâ”€â”€ 03_struct_enum.sv
â”‚   â””â”€â”€ 04_type_casting.sv
â”œâ”€â”€ tb/                  # æµ‹è¯•å¹³å°
â”‚   â””â”€â”€ tb_data_types.sv
â””â”€â”€ dut/                 # è¢«æµ‹è®¾è®¡
    â””â”€â”€ simple_alu.sv    # ç®€å• ALU
```

## ğŸš€ å¿«é€Ÿå¼€å§‹

```bash
# ç¼–è¯‘å¹¶è¿è¡Œ
make

# ä»…ç¼–è¯‘
make compile

# æŸ¥çœ‹æ³¢å½¢
make waves

# æ¸…ç†
make clean
```

### ä»¿çœŸå™¨æ”¯æŒ

```bash
# VCS
make SIM=vcs

# Xcelium
make SIM=xrun

# Questa
make SIM=vsim
```

## âœ… éªŒè¯æ¸…å•

- [ ] ç†è§£ 2 æ€ vs 4 æ€çš„åŒºåˆ«
- [ ] æŒæ¡å„ç§æ•°ç»„ç±»å‹çš„ä½¿ç”¨åœºæ™¯
- [ ] ç†Ÿæ‚‰ `typedef` å®šä¹‰è‡ªå®šä¹‰ç±»å‹
- [ ] ç†è§£æšä¸¾çš„çŠ¶æ€æœºåº”ç”¨

## ğŸ“– å‚è€ƒèµ„æ–™

- [IEEE 1800-2017 SystemVerilog LRM](https://ieeexplore.ieee.org/document/1800799)
- [ChipVerify: SystemVerilog Data Types](https://www.chipverify.com/systemverilog/systemverilog-data-types)

## â“ æ€è€ƒé¢˜

1. ä¸ºä»€ä¹ˆ `logic` åˆå§‹å€¼æ˜¯ Xï¼Œè€Œ `bit` åˆå§‹å€¼æ˜¯ 0ï¼Ÿ
2. åœ¨ä»€ä¹ˆæƒ…å†µä¸‹åº”è¯¥ä½¿ç”¨åŠ¨æ€æ•°ç»„è€Œä¸æ˜¯é™æ€æ•°ç»„ï¼Ÿ
3. å¦‚ä½•æ£€æµ‹ä¸€ä¸ª `logic` å˜é‡æ˜¯å¦å¤„äº X/Z çŠ¶æ€ï¼Ÿ
4. ç»“æ„ä½“çš„ `packed` å’Œ `unpacked` å±æ€§æœ‰ä»€ä¹ˆåŒºåˆ«ï¼Ÿ

## ğŸ‘¥ è´¡çŒ®è€…

[@jingzhoushii](https://github.com/jingzhoushii)

---

**Happy Learning! ğŸ§ª**
