Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 31 20:20:45 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a15tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 46
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 42         |
| TIMING-18 | Warning  | Missing input or output delay | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -3.306 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/e_reg[8]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -4.611 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/e_reg[8]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -4.655 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/e_reg[8]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -7.447 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/e_reg[5]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -7.484 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/e_reg[0]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -7.556 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/e_reg[3]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -7.561 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/e_reg[1]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -7.644 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/e_reg[6]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -7.646 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/e_reg[0]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -7.662 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/dc_bias_reg[0]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -7.769 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/e_reg[2]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -7.772 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/dc_bias_reg[3]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -7.778 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/e_reg[9]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -7.778 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/e_reg[9]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -7.788 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/e_reg[2]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -7.808 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/dc_bias_reg[1]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/e_reg[4]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -7.857 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/e_reg[0]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -7.875 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/e_reg[3]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -7.889 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/e_reg[7]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -7.903 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/e_reg[7]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -7.904 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/e_reg[4]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -7.906 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/e_reg[5]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -7.907 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/e_reg[3]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -7.936 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/e_reg[1]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -7.961 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/dc_bias_reg[1]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -7.978 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/dc_bias_reg[0]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -7.989 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/e_reg[9]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -7.992 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/e_reg[1]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -7.994 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/e_reg[6]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -8.006 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/dc_bias_reg[0]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -8.051 ns between count_reg[24]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_green/dc_bias_reg[2]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -8.171 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/e_reg[5]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -8.182 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/dc_bias_reg[1]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -8.192 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/e_reg[6]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -8.204 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/e_reg[7]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -8.282 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/dc_bias_reg[3]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -8.296 ns between count_reg[22]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_red/dc_bias_reg[2]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -8.338 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/e_reg[4]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -8.524 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/e_reg[2]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -8.637 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -9.689 ns between count_reg[23]/C (clocked by sys_clk_pin) and dvid_1/TDMS_encoder_blue/dc_bias_reg[2]/D (clocked by cEng_pixel). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>


