Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 30 18:15:35 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mDOM_pin_verification_top_timing_summary_routed.rpt -pb mDOM_pin_verification_top_timing_summary_routed.pb -rpx mDOM_pin_verification_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mDOM_pin_verification_top
| Device       : 7s100-fgga676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 264 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.693        0.000                      0                   48           NA           NA                     NA                   NA        0.264        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
fpga_clk                     {0.000 25.000}       50.000          20.000          
  clk_out1_master_clk_wiz    {0.000 5.000}        10.000          100.000         
  clk_out2_master_clk_wiz    {0.000 2.500}        5.000           200.000         
  clk_out3_master_clk_wiz    {0.000 1.667}        3.333           300.000         
  clk_out4_master_clk_wiz    {0.000 1.250}        2.500           400.000         
  clkfbout_master_clk_wiz    {0.000 25.000}       50.000          20.000          
qosc_clk                     {0.000 25.000}       50.000          20.000          
  clk_out1_master_clk_wiz_1  {0.000 5.000}        10.000          100.000         
  clk_out2_master_clk_wiz_1  {0.000 2.500}        5.000           200.000         
  clk_out3_master_clk_wiz_1  {0.000 1.667}        3.333           300.000         
  clk_out4_master_clk_wiz_1  {0.000 1.250}        2.500           400.000         
  clkfbout_master_clk_wiz_1  {0.000 25.000}       50.000          20.000          
virt_clk                     {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                                       2.633        0.000                       0                     2  
  clk_out1_master_clk_wiz                                                                                                                                                      7.640        0.000                       0                   122  
  clk_out2_master_clk_wiz                                                                                                                                                      0.264        0.000                       0                     6  
  clk_out3_master_clk_wiz                                                                                                                                                      1.178        0.000                       0                    98  
  clk_out4_master_clk_wiz                                                                                                                                                      0.345        0.000                       0                    50  
  clkfbout_master_clk_wiz                                                                                                                                                      2.633        0.000                       0                     3  
qosc_clk                                                                                                                                                                       2.633        0.000                       0                     2  
  clk_out1_master_clk_wiz_1                                                                                                                                                    7.640        0.000                       0                   122  
  clk_out2_master_clk_wiz_1                                                                                                                                                    0.264        0.000                       0                     6  
  clk_out3_master_clk_wiz_1                                                                                                                                                    1.178        0.000                       0                    98  
  clk_out4_master_clk_wiz_1                                                                                                                                                    0.345        0.000                       0                    50  
  clkfbout_master_clk_wiz_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virt_clk                   clk_out3_master_clk_wiz          2.693        0.000                      0                   48                                                                        
virt_clk                   clk_out3_master_clk_wiz_1        2.693        0.000                      0                   48                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_CLOCK_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I1       n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  BUFGMUX_0/I1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_master_clk_wiz
  To Clock:  clk_out1_master_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_master_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y2     ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y20    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y36    ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y48    ADC_DISCR_1D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y44    ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y54    ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y60    ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y138   ADC_DISCR_3A/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y140   ADC_DISCR_3C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y144   ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_master_clk_wiz
  To Clock:  clk_out2_master_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_master_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MASTER_CLK_WIZ/inst/clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_master_clk_wiz
  To Clock:  clk_out3_master_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_master_clk_wiz
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         3.333       1.178      BUFGCTRL_X0Y1   MASTER_CLK_WIZ/inst/clkout3_buf/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         3.333       1.666      ILOGIC_X0Y12    ADC_DISCR_0B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         3.333       1.666      ILOGIC_X0Y12    ADC_DISCR_0B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         3.333       1.666      ILOGIC_X0Y20    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         3.333       1.666      ILOGIC_X0Y20    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         3.333       1.666      ILOGIC_X0Y34    ADC_DISCR_1B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         3.333       1.666      ILOGIC_X0Y34    ADC_DISCR_1B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         3.333       1.666      ILOGIC_X0Y36    ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         3.333       1.666      ILOGIC_X0Y36    ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         3.333       1.666      ILOGIC_X0Y48    ADC_DISCR_1D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       3.333       156.667    PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_master_clk_wiz
  To Clock:  clk_out4_master_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_master_clk_wiz
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2   MASTER_CLK_WIZ/inst/clkout4_buf/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y15    ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y15    ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y14    ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y14    ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y18    ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y18    ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y3     ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y3     ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y55    ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_master_clk_wiz
  To Clock:  clkfbout_master_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_master_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   MASTER_CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  qosc_clk
  To Clock:  qosc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qosc_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { QOSC_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0       n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  BUFGMUX_0/I0
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            10.000        25.000      15.000     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_master_clk_wiz_1
  To Clock:  clk_out1_master_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_master_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y2     ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y20    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y36    ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y48    ADC_DISCR_1D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y44    ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y54    ADC_DISCR_2B/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y60    ADC_DISCR_2D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y138   ADC_DISCR_3A/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y140   ADC_DISCR_3C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period  n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y144   ADC_DISCR_4A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_master_clk_wiz_1
  To Clock:  clk_out2_master_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_master_clk_wiz_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MASTER_CLK_WIZ/inst/clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_master_clk_wiz_1
  To Clock:  clk_out3_master_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_master_clk_wiz_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         3.333       1.178      BUFGCTRL_X0Y1   MASTER_CLK_WIZ/inst/clkout3_buf/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         3.333       1.666      ILOGIC_X0Y12    ADC_DISCR_0B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         3.333       1.666      ILOGIC_X0Y12    ADC_DISCR_0B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         3.333       1.666      ILOGIC_X0Y20    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         3.333       1.666      ILOGIC_X0Y20    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         3.333       1.666      ILOGIC_X0Y34    ADC_DISCR_1B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         3.333       1.666      ILOGIC_X0Y34    ADC_DISCR_1B/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         3.333       1.666      ILOGIC_X0Y36    ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         3.333       1.666      ILOGIC_X0Y36    ADC_DISCR_1B/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         3.333       1.666      ILOGIC_X0Y48    ADC_DISCR_1D/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       3.333       156.667    PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_master_clk_wiz_1
  To Clock:  clk_out4_master_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_master_clk_wiz_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2   MASTER_CLK_WIZ/inst/clkout4_buf/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y15    ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y15    ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y14    ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y14    ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y18    ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y18    ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y3     ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y3     ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y55    ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_master_clk_wiz_1
  To Clock:  clkfbout_master_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_master_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   MASTER_CLK_WIZ/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  MASTER_CLK_WIZ/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  virt_clk
  To Clock:  clk_out3_master_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.693ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 ADC3_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.812ns  (logic 1.812ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    H26                                               0.000     0.330 f  ADC3_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    J26                  IBUFDS (Prop_ibufds_IB_O)    0.996     1.326 r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.326    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.142 r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.142    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y118        ISERDESE2                                    r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y118        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 ADC5_DA0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.809ns  (logic 1.809ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A25                                               0.000     0.330 f  ADC5_DA0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    A24                  IBUFDS (Prop_ibufds_IB_O)    0.993     1.323 r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.323    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y158        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.139 r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.139    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y158        ISERDESE2                                    r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y158        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 ADC5_DC1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.803ns  (logic 1.803ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    B22                                               0.000     0.330 f  ADC5_DC1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    B21                  IBUFDS (Prop_ibufds_IB_O)    0.987     1.317 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.317    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y156        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.133 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.133    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y156        ISERDESE2                                    r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y156        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 ADC4_DD0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.802ns  (logic 1.802ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    D25                                               0.000     0.330 f  ADC4_DD0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    D24                  IBUFDS (Prop_ibufds_IB_O)    0.986     1.316 r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.316    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y136        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.132 r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.132    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y136        ISERDESE2                                    r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y136        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 ADC1_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.801ns  (logic 1.801ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AE26                                              0.000     0.330 f  ADC1_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    AD26                 IBUFDS (Prop_ibufds_IB_O)    0.985     1.315 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.315    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y44         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.131 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.131    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 ADC0_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.800ns  (logic 1.800ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AF19                                              0.000     0.330 f  ADC0_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    AE18                 IBUFDS (Prop_ibufds_IB_O)    0.984     1.314 r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.314    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.130 r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.130    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y20         ISERDESE2                                    r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y20         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 ADC5_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.800ns  (logic 1.800ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A20                                               0.000     0.330 f  ADC5_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    A19                  IBUFDS (Prop_ibufds_IB_O)    0.984     1.314 r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.314    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y164        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.130 r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.130    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y164        ISERDESE2                                    r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y164        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 ADC1_DC0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.797ns  (logic 1.797ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AC24                                              0.000     0.330 f  ADC1_DC0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    AC23                 IBUFDS (Prop_ibufds_IB_O)    0.981     1.311 r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.311    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.127 r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.127    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y40         ISERDESE2                                    r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y40         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.127    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 ADC0_DA0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.796ns  (logic 1.796ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AD16                                              0.000     0.330 f  ADC0_DA0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    AC16                 IBUFDS (Prop_ibufds_IB_O)    0.980     1.310 r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.310    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y8          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.126 r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.126    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 ADC5_DB1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.796ns  (logic 1.796ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A23                                               0.000     0.330 f  ADC5_DB1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    A22                  IBUFDS (Prop_ibufds_IB_O)    0.980     1.310 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.310    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y160        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.126 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.126    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y160        ISERDESE2                                    r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y160        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                  2.709    





---------------------------------------------------------------------------------------------------
From Clock:  virt_clk
  To Clock:  clk_out3_master_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.693ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 ADC3_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.812ns  (logic 1.812ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    H26                                               0.000     0.330 f  ADC3_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    J26                  IBUFDS (Prop_ibufds_IB_O)    0.996     1.326 r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.326    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.142 r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.142    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y118        ISERDESE2                                    r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y118        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 ADC5_DA0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.809ns  (logic 1.809ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A25                                               0.000     0.330 f  ADC5_DA0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    A24                  IBUFDS (Prop_ibufds_IB_O)    0.993     1.323 r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.323    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y158        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.139 r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.139    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y158        ISERDESE2                                    r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y158        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 ADC5_DC1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.803ns  (logic 1.803ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    B22                                               0.000     0.330 f  ADC5_DC1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    B21                  IBUFDS (Prop_ibufds_IB_O)    0.987     1.317 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.317    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y156        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.133 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.133    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y156        ISERDESE2                                    r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y156        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 ADC4_DD0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.802ns  (logic 1.802ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    D25                                               0.000     0.330 f  ADC4_DD0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    D24                  IBUFDS (Prop_ibufds_IB_O)    0.986     1.316 r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.316    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y136        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.132 r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.132    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y136        ISERDESE2                                    r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y136        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 ADC1_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.801ns  (logic 1.801ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AE26                                              0.000     0.330 f  ADC1_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    AD26                 IBUFDS (Prop_ibufds_IB_O)    0.985     1.315 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.315    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y44         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.131 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.131    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 ADC0_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.800ns  (logic 1.800ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AF19                                              0.000     0.330 f  ADC0_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    AE18                 IBUFDS (Prop_ibufds_IB_O)    0.984     1.314 r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.314    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.130 r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.130    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y20         ISERDESE2                                    r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y20         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 ADC5_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.800ns  (logic 1.800ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A20                                               0.000     0.330 f  ADC5_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    A19                  IBUFDS (Prop_ibufds_IB_O)    0.984     1.314 r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.314    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y164        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.130 r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.130    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y164        ISERDESE2                                    r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y164        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 ADC1_DC0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.797ns  (logic 1.797ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AC24                                              0.000     0.330 f  ADC1_DC0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    AC23                 IBUFDS (Prop_ibufds_IB_O)    0.981     1.311 r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.311    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.127 r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.127    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y40         ISERDESE2                                    r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y40         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.127    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 ADC0_DA0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.796ns  (logic 1.796ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AD16                                              0.000     0.330 f  ADC0_DA0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    AC16                 IBUFDS (Prop_ibufds_IB_O)    0.980     1.310 r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.310    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y8          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.126 r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.126    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 ADC5_DB1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_master_clk_wiz_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out3_master_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.796ns  (logic 1.796ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A23                                               0.000     0.330 f  ADC5_DB1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    A22                  IBUFDS (Prop_ibufds_IB_O)    0.980     1.310 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.310    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y160        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     2.126 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     2.126    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y160        ISERDESE2                                    r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y160        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165     4.835    ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                  2.709    





