
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014521                       # Number of seconds simulated
sim_ticks                                 14520750000                       # Number of ticks simulated
final_tick                                14520750000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 222134                       # Simulator instruction rate (inst/s)
host_op_rate                                   299997                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              181847700                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663956                       # Number of bytes of host memory used
host_seconds                                    79.85                       # Real time elapsed on the host
sim_insts                                    17737633                       # Number of instructions simulated
sim_ops                                      23955112                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           79104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          166336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              245440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        79104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          79104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          960                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              960                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1236                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2599                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3835                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            15                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  15                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5447652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           11455056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               16902708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5447652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5447652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           66112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 66112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           66112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5447652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          11455056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              16968820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1237.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2597.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001104750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7782                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3836                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          15                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3836                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        15                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  245376                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   245504                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   960                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                334                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                341                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                350                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                314                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                213                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               224                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               249                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               148                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    14520712000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3836                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    15                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2939                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      798                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       93                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          752                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     325.021277                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    191.034480                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    341.338073                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           262     34.84%     34.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          181     24.07%     58.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           88     11.70%     70.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           43      5.72%     76.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      3.99%     80.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           12      1.60%     81.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           17      2.26%     84.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           13      1.73%     85.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          106     14.10%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           752                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        79168                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       166208                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5452059.983127593063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 11446240.724480483681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1237                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2599                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           15                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     41694750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     84229500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33706.35                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32408.43                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      54036750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                125924250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19170000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14094.09                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32844.09                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         16.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      16.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.13                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.13                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.04                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3076                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.23                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     3770634.12                       # Average gap between requests
system.mem_ctrl.pageHitRate                     79.92                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3348660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1776060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 16057860                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              36063900                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1272000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        186399120                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         21304800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3355440420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3664687620                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             252.375919                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           14438362500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1290500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       18200000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   13974098250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     55467500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       62897000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    408796750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2063460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1077780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11316900                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              26181810                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               3085920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        153559710                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         18140640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3378769320                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3629230020                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             249.934061                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           14455321000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6108500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14820000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   14071302000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     47232500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       44500500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    336786500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1164078                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1164078                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             63126                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               882010                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4393                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                426                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          882010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             849446                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            32564                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3848                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8125134                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1309774                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           106                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            25                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2021035                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           128                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     14520750000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         29041501                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             332442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       19909305                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1164078                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             853839                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      28581153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  126488                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            85                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           83                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2021026                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1484                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           28977016                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.927289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.259661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2106942      7.27%      7.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 26870074     92.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             28977016                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.040083                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.685547                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1104345                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1605912                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  25342071                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                861444                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  63244                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26144068                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 59447                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  63244                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1696131                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1037906                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2274                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  25383701                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                793760                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26020222                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 60726                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   136                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 155888                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  68529                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  25378                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             2529                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            35638603                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              62280652                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         44541239                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13595                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              32812208                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2826395                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 76                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    722230                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8476750                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1406340                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4377902                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           486765                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25899256                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 143                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24802239                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             96490                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1944286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3280726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             93                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      28977016                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.855928                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.351163                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4174777     14.41%     14.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24802239     85.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28977016                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2527      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15307859     61.72%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2160      0.01%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1403      0.01%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 235      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  831      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1078      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1143      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 798      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                315      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8169761     32.94%     94.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1311318      5.29%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1625      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1150      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24802239                       # Type of FU issued
system.cpu.iq.rate                           0.854027                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           78662296                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          27833716                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     24624668                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               15688                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10079                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7446                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24791907                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7805                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1579239                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       662108                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          721                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       130333                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           245                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  63244                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  393017                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2798                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25899399                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3402                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8476750                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1406340                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 89                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1705                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            110                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          29222                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        34277                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                63499                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24726546                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8125093                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             75693                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      9434865                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1058884                       # Number of branches executed
system.cpu.iew.exec_stores                    1309772                       # Number of stores executed
system.cpu.iew.exec_rate                     0.851421                       # Inst execution rate
system.cpu.iew.wb_sent                       24687957                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24632114                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  22110866                       # num instructions producing a value
system.cpu.iew.wb_consumers                  24622025                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.848169                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.898012                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1883359                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             63134                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     28711216                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.834347                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.371769                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4756104     16.57%     16.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23955112     83.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     28711216                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             17737633                       # Number of instructions committed
system.cpu.commit.committedOps               23955112                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        9090649                       # Number of memory references committed
system.cpu.commit.loads                       7814642                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1053668                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       6703                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  23949820                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3734                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1447      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14855703     62.01%     62.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2151      0.01%     62.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1331      0.01%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            142      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             792      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             797      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1012      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            765      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           287      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7813409     32.62%     94.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1274942      5.32%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1233      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1065      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          23955112                       # Class of committed instruction
system.cpu.commit.bw_lim_events              23955112                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30594575                       # The number of ROB reads
system.cpu.rob.rob_writes                    51942777                       # The number of ROB writes
system.cpu.timesIdled                             998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           64485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    17737633                       # Number of Instructions Simulated
system.cpu.committedOps                      23955112                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.637282                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.637282                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.610768                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.610768                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 42019382                       # number of integer regfile reads
system.cpu.int_regfile_writes                22316735                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     11926                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5757                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5301201                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11375222                       # number of cc regfile writes
system.cpu.misc_regfile_reads                11591748                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999062                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7807155                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             43554                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.252307                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999062                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15686832                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15686832                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6491123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6491123                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1272279                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1272279                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      7763402                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7763402                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7763402                       # number of overall hits
system.cpu.dcache.overall_hits::total         7763402                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        54507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         54507                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3730                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        58237                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          58237                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        58237                       # number of overall misses
system.cpu.dcache.overall_misses::total         58237                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1225403000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1225403000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     98000500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98000500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1323403500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1323403500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1323403500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1323403500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6545630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6545630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1276009                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1276009                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7821639                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7821639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7821639                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7821639                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008327                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002923                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007446                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007446                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007446                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007446                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22481.571174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22481.571174                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26273.592493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26273.592493                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22724.444941                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22724.444941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22724.444941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22724.444941                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2859                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               243                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.765432                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37561                       # number of writebacks
system.cpu.dcache.writebacks::total             37561                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14450                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        14485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14485                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14485                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40057                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40057                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3695                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        43752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        43752                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43752                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    661316009                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    661316009                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     93947500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     93947500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    755263509                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    755263509                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    755263509                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    755263509                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002896                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002896                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005594                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005594                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16509.374367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16509.374367                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25425.575101                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25425.575101                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17262.376783                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17262.376783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17262.376783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17262.376783                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43538                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998907                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2020725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6649                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            303.914122                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.998907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4048701                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4048701                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2014076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2014076                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2014076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2014076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2014076                       # number of overall hits
system.cpu.icache.overall_hits::total         2014076                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6950                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6950                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         6950                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6950                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6950                       # number of overall misses
system.cpu.icache.overall_misses::total          6950                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    233933000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    233933000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    233933000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    233933000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    233933000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    233933000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2021026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2021026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2021026                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2021026                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2021026                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2021026                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003439                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003439                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003439                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003439                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003439                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003439                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33659.424460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33659.424460                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33659.424460                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33659.424460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33659.424460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33659.424460                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6650                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         6650                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6650                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6650                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6650                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    217926500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    217926500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    217926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    217926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    217926500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    217926500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003290                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003290                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003290                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003290                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32770.902256                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32770.902256                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32770.902256                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32770.902256                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32770.902256                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32770.902256                       # average overall mshr miss latency
system.cpu.icache.replacements                   6633                       # number of replacements
system.l2bus.snoop_filter.tot_requests         100580                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        50376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1389                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               46704                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         39604                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             19270                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               205                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3499                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3499                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          46705                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        19931                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       130851                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  150782                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       425472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      5191360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5616832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8704                       # Total snoops (count)
system.l2bus.snoopTraffic                      130816                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              59112                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023599                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.151910                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    57718     97.64%     97.64% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1393      2.36%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                59112                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            125412000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            16702340                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           108988293                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.956117                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  87763                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8797                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.976469                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     7.853444                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    43.877324                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    76.225349                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.061355                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.342792                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.595511                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               184325                       # Number of tag accesses
system.l2cache.tags.data_accesses              184325                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        37561                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        37561                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2679                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2679                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3229                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        35891                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        39120                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3229                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           38570                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               41799                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3229                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          38570                       # number of overall hits
system.l2cache.overall_hits::total              41799                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          820                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            820                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3420                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4164                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7584                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3420                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4984                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8404                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3420                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4984                       # number of overall misses
system.l2cache.overall_misses::total             8404                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     54181000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     54181000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    174244500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    235373000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    409617500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    174244500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    289554000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    463798500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    174244500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    289554000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    463798500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        37561                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        37561                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3499                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3499                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6649                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        40055                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        46704                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         6649                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        43554                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           50203                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6649                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        43554                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          50203                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.234353                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.234353                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.514363                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.103957                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.162384                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.514363                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.114433                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.167400                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.514363                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.114433                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.167400                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66074.390244                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66074.390244                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 50948.684211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 56525.696446                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 54010.746308                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 50948.684211                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 58096.709470                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 55187.827225                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 50948.684211                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 58096.709470                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 55187.827225                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2043                       # number of writebacks
system.l2cache.writebacks::total                 2043                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          820                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          820                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3420                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4164                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7584                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3420                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4984                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8404                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3420                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4984                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8404                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     52541000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     52541000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    167406500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    227045000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    394451500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    167406500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    279586000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    446992500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    167406500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    279586000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    446992500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.234353                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.234353                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.514363                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103957                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.162384                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.514363                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.114433                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.167400                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.514363                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.114433                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.167400                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64074.390244                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64074.390244                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 48949.269006                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 54525.696446                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 52011.010021                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 48949.269006                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56096.709470                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 53188.065207                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 48949.269006                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56096.709470                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 53188.065207                       # average overall mshr miss latency
system.l2cache.replacements                      8669                       # number of replacements
system.l3bus.snoop_filter.tot_requests          15769                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         8158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               34                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                7583                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          2054                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5650                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                820                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               820                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           7584                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        24172                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       668288                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               339                       # Total snoops (count)
system.l3bus.snoopTraffic                         960                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               8743                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.003889                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.062243                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     8709     99.61%     99.61% # Request fanout histogram
system.l3bus.snoop_fanout::1                       34      0.39%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 8743                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             11962500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            21007500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2328.668819                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  10442                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3835                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.722816                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   760.263095                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1568.405724                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.185611                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.382912                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.568523                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3496                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          716                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          654                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2027                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                45607                       # Number of tag accesses
system.l3cache.tags.data_accesses               45607                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         2039                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         2039                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          251                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              251                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2183                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         2134                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         4317                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2183                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            2385                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4568                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2183                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           2385                       # number of overall hits
system.l3cache.overall_hits::total               4568                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          569                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            569                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1237                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2030                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3267                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1237                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2599                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3836                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1237                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2599                       # number of overall misses
system.l3cache.overall_misses::total             3836                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39376000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39376000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     87665500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    141544000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    229209500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     87665500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    180920000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    268585500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     87665500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    180920000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    268585500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         2039                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         2039                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          820                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          820                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3420                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         4164                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         7584                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3420                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         4984                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            8404                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3420                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         4984                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           8404                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.693902                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.693902                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.361696                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.487512                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.430775                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.361696                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.521469                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.456449                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.361696                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.521469                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.456449                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 69202.108963                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 69202.108963                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70869.442199                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69726.108374                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70159.014386                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70869.442199                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 69611.388996                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70017.075078                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70869.442199                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 69611.388996                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70017.075078                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks             15                       # number of writebacks
system.l3cache.writebacks::total                   15                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          569                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          569                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1237                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2030                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3267                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1237                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2599                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3836                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1237                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2599                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3836                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     38238000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     38238000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     85193500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    137484000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    222677500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     85193500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    175722000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    260915500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     85193500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    175722000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    260915500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.693902                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.693902                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.361696                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.487512                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.430775                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.361696                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.521469                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.456449                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.361696                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.521469                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.456449                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67202.108963                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67202.108963                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68871.059014                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67726.108374                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68159.626569                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68871.059014                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 67611.388996                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68017.596455                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68871.059014                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 67611.388996                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68017.596455                       # average overall mshr miss latency
system.l3cache.replacements                       339                       # number of replacements
system.membus.snoop_filter.tot_requests          4175                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  14520750000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           15                       # Transaction distribution
system.membus.trans_dist::CleanEvict              324                       # Transaction distribution
system.membus.trans_dist::ReadExReq               569                       # Transaction distribution
system.membus.trans_dist::ReadExResp              569                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3267                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         8010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         8010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       246400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       246400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  246400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3836                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3836    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3836                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2117500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10394500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
