INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sonji/projects/DSD_project/MIPS_processor/MIPS_processor.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sonji/projects/DSD_project/MIPS_processor/MIPS_processor.srcs/sim_1/new/tb_SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SignExt
