/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.41
Hash     : bc61616
Date     : Apr 25 2024
Type     : Engineering
Log Time   : Thu Apr 25 10:05:08 2024 GMT

INFO: Created design: murax. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/murax_symbiflow.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: murax
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/analysis/murax_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/analysis/murax_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/analysis/murax_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v' to AST representation.
Generating RTLIL representation for module `\BufferCC'.
Generating RTLIL representation for module `\BufferCC_1'.
Generating RTLIL representation for module `\UartCtrlTx'.
Generating RTLIL representation for module `\UartCtrlRx'.
Generating RTLIL representation for module `\FlowCCByToggle'.
Generating RTLIL representation for module `\UartCtrl'.
Generating RTLIL representation for module `\StreamFifo'.
Generating RTLIL representation for module `\Prescaler'.
Generating RTLIL representation for module `\Timer'.
Generating RTLIL representation for module `\InterruptCtrl'.
Generating RTLIL representation for module `\BufferCC_2'.
Generating RTLIL representation for module `\MuraxMasterArbiter'.
Generating RTLIL representation for module `\VexRiscv'.
Generating RTLIL representation for module `\JtagBridge'.
Generating RTLIL representation for module `\SystemDebugger'.
Generating RTLIL representation for module `\MuraxSimpleBusRam'.
Generating RTLIL representation for module `\MuraxSimpleBusToApbBridge'.
Generating RTLIL representation for module `\Apb3Gpio'.
Generating RTLIL representation for module `\Apb3UartCtrl'.
Generating RTLIL representation for module `\MuraxApb3Timer'.
Generating RTLIL representation for module `\Apb3Decoder'.
Generating RTLIL representation for module `\Apb3Router'.
Generating RTLIL representation for module `\Murax'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/murax_symbiflow.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/murax_symbiflow.v' to AST representation.
Generating RTLIL representation for module `\murax_symbiflow'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top murax_symbiflow' --

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \murax_symbiflow
Used module:     \Murax
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \MuraxApb3Timer
Used module:             \InterruptCtrl
Used module:             \Timer
Used module:             \Prescaler
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \Apb3Gpio
Used module:         \MuraxSimpleBusToApbBridge
Used module:         \MuraxSimpleBusRam
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:         \MuraxMasterArbiter
Used module:         \BufferCC_2

4.2. Analyzing design hierarchy..
Top module:  \murax_symbiflow
Used module:     \Murax
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \MuraxApb3Timer
Used module:             \InterruptCtrl
Used module:             \Timer
Used module:             \Prescaler
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \Apb3Gpio
Used module:         \MuraxSimpleBusToApbBridge
Used module:         \MuraxSimpleBusRam
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:         \MuraxMasterArbiter
Used module:         \BufferCC_2
Removed 0 unused modules.
Module murax_symbiflow directly or indirectly displays text -> setting "keep" attribute.
Module Murax directly or indirectly displays text -> setting "keep" attribute.
Module VexRiscv directly or indirectly displays text -> setting "keep" attribute.
Warning: Resizing cell port murax_symbiflow.murax.io_asyncReset from 32 bits to 1 bits.

Dumping file hier_info.json ...
 Process module "Apb3Decoder"
 Process module "Apb3Gpio"
 Process module "Apb3Router"
 Process module "Apb3UartCtrl"
 Process module "BufferCC"
 Process module "BufferCC_1"
 Process module "BufferCC_2"
 Process module "FlowCCByToggle"
 Process module "InterruptCtrl"
 Process module "JtagBridge"
 Process module "Murax"
 Process module "MuraxApb3Timer"
 Process module "MuraxMasterArbiter"
 Process module "MuraxSimpleBusRam"
 Process module "MuraxSimpleBusToApbBridge"
 Process module "Prescaler"
 Process module "StreamFifo"
 Process module "SystemDebugger"
 Process module "Timer"
 Process module "UartCtrl"
 Process module "UartCtrlRx"
 Process module "UartCtrlTx"
 Process module "VexRiscv"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 2152ba8878, CPU: user 0.18s system 0.02s, MEM: 23.40 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 6x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
INFO: ANL: Design murax is analyzed
INFO: ANL: Top Modules: murax_symbiflow

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: murax
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/yosys -s murax.ys -l murax_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/yosys -s murax.ys -l murax_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `murax.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v' to AST representation.
Generating RTLIL representation for module `\BufferCC'.
Generating RTLIL representation for module `\BufferCC_1'.
Generating RTLIL representation for module `\UartCtrlTx'.
Generating RTLIL representation for module `\UartCtrlRx'.
Generating RTLIL representation for module `\FlowCCByToggle'.
Generating RTLIL representation for module `\UartCtrl'.
Generating RTLIL representation for module `\StreamFifo'.
Generating RTLIL representation for module `\Prescaler'.
Generating RTLIL representation for module `\Timer'.
Generating RTLIL representation for module `\InterruptCtrl'.
Generating RTLIL representation for module `\BufferCC_2'.
Generating RTLIL representation for module `\MuraxMasterArbiter'.
Generating RTLIL representation for module `\VexRiscv'.
Generating RTLIL representation for module `\JtagBridge'.
Generating RTLIL representation for module `\SystemDebugger'.
Generating RTLIL representation for module `\MuraxSimpleBusRam'.
Generating RTLIL representation for module `\MuraxSimpleBusToApbBridge'.
Generating RTLIL representation for module `\Apb3Gpio'.
Generating RTLIL representation for module `\Apb3UartCtrl'.
Generating RTLIL representation for module `\MuraxApb3Timer'.
Generating RTLIL representation for module `\Apb3Decoder'.
Generating RTLIL representation for module `\Apb3Router'.
Generating RTLIL representation for module `\Murax'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/murax_symbiflow.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/murax_symbiflow.v' to AST representation.
Generating RTLIL representation for module `\murax_symbiflow'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \murax_symbiflow
Used module:     \Murax
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \MuraxApb3Timer
Used module:             \InterruptCtrl
Used module:             \Timer
Used module:             \Prescaler
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \Apb3Gpio
Used module:         \MuraxSimpleBusToApbBridge
Used module:         \MuraxSimpleBusRam
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:         \MuraxMasterArbiter
Used module:         \BufferCC_2

4.2. Analyzing design hierarchy..
Top module:  \murax_symbiflow
Used module:     \Murax
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \MuraxApb3Timer
Used module:             \InterruptCtrl
Used module:             \Timer
Used module:             \Prescaler
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \Apb3Gpio
Used module:         \MuraxSimpleBusToApbBridge
Used module:         \MuraxSimpleBusRam
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:         \MuraxMasterArbiter
Used module:         \BufferCC_2
Removed 0 unused modules.
Module murax_symbiflow directly or indirectly displays text -> setting "keep" attribute.
Module Murax directly or indirectly displays text -> setting "keep" attribute.
Module VexRiscv directly or indirectly displays text -> setting "keep" attribute.
Warning: Resizing cell port murax_symbiflow.murax.io_asyncReset from 32 bits to 1 bits.

5. Executing synth_rs pass: v0.4.218

5.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

5.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

5.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

5.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

5.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

5.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

5.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

5.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

5.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

5.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

5.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

5.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

5.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

5.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

5.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

5.17. Executing HIERARCHY pass (managing design hierarchy).

5.17.1. Analyzing design hierarchy..
Top module:  \murax_symbiflow
Used module:     \Murax
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \MuraxApb3Timer
Used module:             \InterruptCtrl
Used module:             \Timer
Used module:             \Prescaler
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \Apb3Gpio
Used module:         \MuraxSimpleBusToApbBridge
Used module:         \MuraxSimpleBusRam
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:         \MuraxMasterArbiter
Used module:         \BufferCC_2

5.17.2. Analyzing design hierarchy..
Top module:  \murax_symbiflow
Used module:     \Murax
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \MuraxApb3Timer
Used module:             \InterruptCtrl
Used module:             \Timer
Used module:             \Prescaler
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \Apb3Gpio
Used module:         \MuraxSimpleBusToApbBridge
Used module:         \MuraxSimpleBusRam
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:         \MuraxMasterArbiter
Used module:         \BufferCC_2
Removed 0 unused modules.
Module murax_symbiflow directly or indirectly displays text -> setting "keep" attribute.
Module Murax directly or indirectly displays text -> setting "keep" attribute.
Module VexRiscv directly or indirectly displays text -> setting "keep" attribute.

5.18. Executing PROC pass (convert processes to netlists).

5.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$746'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2330$420'.
Cleaned up 1 empty switch.

5.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4549$869 in module Murax.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4506$860 in module Murax.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4474$841 in module Murax.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4451$838 in module Murax.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4444$837 in module Murax.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4436$836 in module Murax.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4425$835 in module Murax.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4008$831 in module Apb3Router.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3849$819 in module MuraxApb3Timer.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3831$811 in module MuraxApb3Timer.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3819$805 in module MuraxApb3Timer.
Marked 7 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792 in module MuraxApb3Timer.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3652$791 in module Apb3UartCtrl.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3605$773 in module Apb3UartCtrl.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3461$769 in module Apb3Gpio.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3437$756 in module Apb3Gpio.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3377$752 in module MuraxSimpleBusToApbBridge.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3360$749 in module MuraxSimpleBusToApbBridge.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3300$738 in module MuraxSimpleBusRam.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700 in module MuraxSimpleBusRam.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3226$692 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3200$688 in module SystemDebugger.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3091$672 in module JtagBridge.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3060$669 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3006$652 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2888$644 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2493$458 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2474$452 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2393$446 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2381$439 in module VexRiscv.
Marked 16 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2330$420 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2319$418 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2292$410 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2229$407 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2214$406 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2197$402 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2188$400 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2133$371 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2095$367 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2081$356 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2069$343 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2052$342 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1985$335 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1969$333 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1953$332 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1940$323 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1923$310 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1914$309 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1903$308 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1882$302 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1869$301 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1862$300 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1853$299 in module VexRiscv.
Marked 6 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1825$290 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1816$289 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1808$284 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1799$283 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1784$282 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1777$277 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1765$276 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1746$274 in module VexRiscv.
Marked 6 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1716$264 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1709$262 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1701$261 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1622$260 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1604$249 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:881$145 in module MuraxMasterArbiter.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:860$140 in module MuraxMasterArbiter.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:846$132 in module MuraxMasterArbiter.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:789$127 in module InterruptCtrl.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:753$123 in module Timer.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:692$111 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:673$93 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:664$90 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:657$88 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:646$85 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:637$84 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:625$75 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:562$71 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:504$68 in module FlowCCByToggle.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:409$46 in module UartCtrlRx.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30 in module UartCtrlRx.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:329$29 in module UartCtrlRx.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:201$13 in module UartCtrlTx.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:175$11 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:164$9 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:154$6 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:95$1 in module BufferCC.
Removed a total of 0 dead cases.

5.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 26 redundant assignments.
Promoted 286 assignments to connections.

5.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4167$871'.
  Set init value: \resetCtrl_systemClkResetCounter = 6'000000
Found init rule in `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2968$683'.
  Set init value: \jtag_tap_fsm_state = 4'1000
Found init rule in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1329$649'.
  Set init value: \CsrPlugin_minstret = 64'1110011011100100100100010001110100010111101010011111010100011101
Found init rule in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1328$648'.
  Set init value: \CsrPlugin_mcycle = 64'0000010001001101000000101000010001000111110101110010011001010011
Found init rule in `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:466$69'.
  Set init value: \inputArea_target = 1'1

5.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \resetCtrl_mainClkReset in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4549$869'.
Found async reset \resetCtrl_systemReset in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4506$860'.
Found async reset \resetCtrl_systemReset in `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3849$819'.
Found async reset \resetCtrl_systemReset in `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3652$791'.
Found async reset \resetCtrl_systemReset in `\Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3461$769'.
Found async reset \resetCtrl_systemReset in `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3377$752'.
Found async reset \resetCtrl_systemReset in `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3300$738'.
Found async reset \resetCtrl_mainClkReset in `\SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3200$688'.
Found async reset \resetCtrl_mainClkReset in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2888$644'.
Found async reset \resetCtrl_systemReset in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
Found async reset \resetCtrl_systemReset in `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:881$145'.
Found async reset \resetCtrl_systemReset in `\InterruptCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:789$127'.
Found async reset \resetCtrl_systemReset in `\Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:753$123'.
Found async reset \resetCtrl_systemReset in `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:692$111'.
Found async reset \resetCtrl_systemReset in `\UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:562$71'.
Found async reset \resetCtrl_mainClkReset in `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:504$68'.
Found async reset \resetCtrl_systemReset in `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30'.
Found async reset \resetCtrl_systemReset in `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:201$13'.
Found async reset \resetCtrl_systemReset in `\BufferCC.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:95$1'.

5.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~325 debug messages>

5.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4167$871'.
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4549$869'.
     1/1: $0\_zz_10[0:0]
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4545$868'.
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4533$866'.
     1/5: $0\system_mainBusDecoder_logic_rspSourceId[0:0]
     2/5: $0\_zz_8[1:0]
     3/5: $0\_zz_7[31:0]
     4/5: $0\_zz_6[31:0]
     5/5: $0\_zz_5[0:0]
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4506$860'.
     1/4: $0\_zz_4[0:0]
     2/4: $0\_zz_3[0:0]
     3/4: $0\system_mainBusDecoder_logic_rspNoHit[0:0]
     4/4: $0\system_mainBusDecoder_logic_rspPending[0:0]
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4498$859'.
     1/1: $0\resetCtrl_systemReset[0:0]
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4489$857'.
     1/1: $0\resetCtrl_systemClkResetCounter[5:0]
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4474$841'.
     1/3: $1\_zz_13[0:0]
     2/3: $1\_zz_12[0:0]
     3/3: $1\system_mainBusDecoder_logic_masterPipelined_cmd_ready[0:0]
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4451$838'.
     1/1: $1\system_externalInterrupt[0:0]
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4444$837'.
     1/1: $1\system_timerInterrupt[0:0]
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4436$836'.
     1/1: $1\resetCtrl_mainClkResetUnbuffered[0:0]
Creating decoders for process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4425$835'.
     1/1: $1\_zz_18[31:0]
Creating decoders for process `\Apb3Router.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4048$832'.
Creating decoders for process `\Apb3Router.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4008$831'.
     1/3: $1\_zz_5[0:0]
     2/3: $1\_zz_4[31:0]
     3/3: $1\_zz_3[0:0]
Creating decoders for process `\Apb3Decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3956$821'.
Creating decoders for process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3893$820'.
     1/3: $0\_zz_1[15:0]
     2/3: $0\_zz_6[15:0]
     3/3: $0\_zz_3[15:0]
Creating decoders for process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3849$819'.
     1/5: $0\timerBBridge_clearsEnable[0:0]
     2/5: $0\timerBBridge_ticksEnable[1:0]
     3/5: $0\timerABridge_clearsEnable[0:0]
     4/5: $0\timerABridge_ticksEnable[1:0]
     5/5: $0\_zz_9[1:0]
Creating decoders for process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3843$817'.
Creating decoders for process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3831$811'.
     1/2: $2\timerBBridge_busClearing[0:0]
     2/2: $1\timerBBridge_busClearing[0:0]
Creating decoders for process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3819$805'.
     1/2: $2\timerABridge_busClearing[0:0]
     2/2: $1\timerABridge_busClearing[0:0]
Creating decoders for process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792'.
     1/15: $1\io_apb_PRDATA[16:0] [16]
     2/15: $1\io_apb_PRDATA[16:0] [1:0]
     3/15: $2\_zz_8[0:0]
     4/15: $1\io_apb_PRDATA[16:0] [15:2]
     5/15: $2\_zz_7[0:0]
     6/15: $2\_zz_5[0:0]
     7/15: $2\_zz_4[0:0]
     8/15: $2\_zz_2[0:0]
     9/15: $1\_zz_2[0:0]
    10/15: $2\_zz_15[1:0]
    11/15: $1\_zz_15[1:0]
    12/15: $1\_zz_8[0:0]
    13/15: $1\_zz_7[0:0]
    14/15: $1\_zz_5[0:0]
    15/15: $1\_zz_4[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3652$791'.
     1/2: $0\bridge_interruptCtrl_readIntEnable[0:0]
     2/2: $0\bridge_interruptCtrl_writeIntEnable[0:0]
Creating decoders for process `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3638$786'.
Creating decoders for process `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3605$773'.
     1/12: $2\io_apb_PRDATA[20:16] [4:1]
     2/12: $1\io_apb_PRDATA[9:0] [7:2]
     3/12: $1\io_apb_PRDATA[9:0] [8]
     4/12: $2\io_apb_PRDATA[20:16] [0]
     5/12: $2\_zz_1[0:0]
     6/12: $2\_zz_4[0:0]
     7/12: $1\io_apb_PRDATA[9:0] [1]
     8/12: $1\_zz_4[0:0]
     9/12: $1\_zz_1[0:0]
    10/12: $3\io_apb_PRDATA[28:24]
    11/12: $1\io_apb_PRDATA[9:0] [9]
    12/12: $1\io_apb_PRDATA[9:0] [0]
Creating decoders for process `\Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3481$770'.
     1/1: $0\_zz_1[31:0]
Creating decoders for process `\Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3461$769'.
     1/1: $0\_zz_2[31:0]
Creating decoders for process `\Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3437$756'.
     1/1: $1\io_apb_PRDATA[31:0]
Creating decoders for process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3402$755'.
     1/4: $0\_zz_7[3:0]
     2/4: $0\_zz_6[31:0]
     3/4: $0\_zz_5[31:0]
     4/4: $0\_zz_4[0:0]
Creating decoders for process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3377$752'.
     1/4: $0\_zz_3[0:0]
     2/4: $0\_zz_2[0:0]
     3/4: $0\_zz_8[0:0]
     4/4: $0\state[0:0]
Creating decoders for process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3360$749'.
     1/4: $2\simpleBusStage_cmd_ready[0:0]
     2/4: $2\simpleBusStage_rsp_valid[0:0]
     3/4: $1\simpleBusStage_rsp_valid[0:0]
     4/4: $1\simpleBusStage_cmd_ready[0:0]
Creating decoders for process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3300$738'.
     1/1: $0\_zz_1[0:0]
Creating decoders for process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
     1/16: $1$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$732
     2/16: $1$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_DATA[7:0]$731
     3/16: $1$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_ADDR[9:0]$730
     4/16: $1$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$727
     5/16: $1$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_DATA[7:0]$726
     6/16: $1$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_ADDR[9:0]$725
     7/16: $1$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$722
     8/16: $1$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_DATA[7:0]$721
     9/16: $1$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_ADDR[9:0]$720
    10/16: $1$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$717
    11/16: $1$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_DATA[7:0]$716
    12/16: $1$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_ADDR[9:0]$715
    13/16: $0\_zz_10[7:0]
    14/16: $0\_zz_9[7:0]
    15/16: $0\_zz_8[7:0]
    16/16: $0\_zz_7[7:0]
Creating decoders for process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3271$699'.
Creating decoders for process `\SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3226$692'.
     1/2: $0\dispatcher_headerShifter[7:0]
     2/2: $0\dispatcher_dataShifter[66:0]
Creating decoders for process `\SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3200$688'.
     1/3: $0\dispatcher_counter[2:0]
     2/3: $0\dispatcher_headerLoaded[0:0]
     3/3: $0\dispatcher_dataLoaded[0:0]
Creating decoders for process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2968$683'.
Creating decoders for process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3118$677'.
     1/5: $0\jtag_readArea_shifter[33:0]
     2/5: $0\jtag_idcodeArea_shifter[31:0]
     3/5: $0\jtag_tap_bypass[0:0]
     4/5: $0\jtag_tap_instructionShift[3:0]
     5/5: $0\jtag_tap_instruction[3:0]
Creating decoders for process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3107$675'.
     1/3: $0\system_rsp_payload_data[31:0]
     2/3: $0\system_rsp_payload_error[0:0]
     3/3: $0\system_rsp_valid[0:0]
Creating decoders for process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3091$672'.
     1/2: $2\jtag_writeArea_source_valid[0:0]
     2/2: $1\jtag_writeArea_source_valid[0:0]
Creating decoders for process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3060$669'.
     1/5: $5\io_jtag_tdo[0:0]
     2/5: $4\io_jtag_tdo[0:0]
     3/5: $3\io_jtag_tdo[0:0]
     4/5: $2\io_jtag_tdo[0:0]
     5/5: $1\io_jtag_tdo[0:0]
Creating decoders for process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3006$652'.
     1/1: $1\_zz_1[3:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1329$649'.
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1328$648'.
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2888$644'.
     1/4: $0\DebugPlugin_haltedByBreak[0:0]
     2/4: $0\DebugPlugin_stepIt[0:0]
     3/4: $0\DebugPlugin_haltIt[0:0]
     4/4: $0\DebugPlugin_resetIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2873$639'.
     1/2: $0\DebugPlugin_firstCycle[0:0]
     2/2: $0\DebugPlugin_busReadDataReg[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
     1/53: $display$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2711$589_EN
     2/53: $display$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2708$582_EN
     3/53: $0\memory_to_writeBack_MEMORY_ADDRESS_LOW[1:0]
     4/53: $0\execute_to_memory_MEMORY_ADDRESS_LOW[1:0]
     5/53: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
     6/53: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
     7/53: $0\fetch_to_decode_FORMAL_PC_NEXT[31:0]
     8/53: $0\prefetch_to_fetch_FORMAL_PC_NEXT[31:0]
     9/53: $0\execute_to_memory_INSTRUCTION[31:0]
    10/53: $0\decode_to_execute_INSTRUCTION[31:0]
    11/53: $0\fetch_to_decode_INSTRUCTION[31:0]
    12/53: $0\decode_to_execute_SHIFT_CTRL[1:0]
    13/53: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    14/53: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    15/53: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    16/53: $0\decode_to_execute_BRANCH_CTRL[1:0]
    17/53: $0\memory_to_writeBack_MEMORY_READ_DATA[31:0]
    18/53: $0\decode_to_execute_IS_CSR[0:0]
    19/53: $0\decode_to_execute_RS1[31:0]
    20/53: $0\execute_to_memory_BRANCH_DO[0:0]
    21/53: $0\decode_to_execute_ALU_CTRL[1:0]
    22/53: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    23/53: $0\execute_to_memory_BRANCH_CALC[31:0]
    24/53: $0\decode_to_execute_SRC1[31:0]
    25/53: $0\execute_to_memory_ENV_CTRL[1:0]
    26/53: $0\decode_to_execute_ENV_CTRL[1:0]
    27/53: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    28/53: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    29/53: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    30/53: $0\decode_to_execute_SRC2[31:0]
    31/53: $0\decode_to_execute_RS2[31:0]
    32/53: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    33/53: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    34/53: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    35/53: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    36/53: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    37/53: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    38/53: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    39/53: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    40/53: $0\memory_to_writeBack_PC[31:0]
    41/53: $0\execute_to_memory_PC[31:0]
    42/53: $0\decode_to_execute_PC[31:0]
    43/53: $0\fetch_to_decode_PC[31:0]
    44/53: $0\prefetch_to_fetch_PC[31:0]
    45/53: $0\decode_to_execute_IS_EBREAK[0:0]
    46/53: $0\execute_LightShifterPlugin_amplitudeReg[4:0]
    47/53: $0\execute_CsrPlugin_readDataRegValid[0:0]
    48/53: $0\CsrPlugin_minstret[63:0]
    49/53: $0\CsrPlugin_mbadaddr[31:0]
    50/53: $0\CsrPlugin_mcause_exceptionCode[3:0]
    51/53: $0\CsrPlugin_mcause_interrupt[0:0]
    52/53: $0\CsrPlugin_mepc[31:0]
    53/53: $0\_zz_82[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
     1/24: $0\_zz_118[0:0]
     2/24: $0\_zz_107[0:0]
     3/24: $0\CsrPlugin_mip_MTIP[0:0]
     4/24: $0\CsrPlugin_mip_MEIP[0:0]
     5/24: $0\prefetch_arbitration_isValid[0:0]
     6/24: $0\memory_to_writeBack_INSTRUCTION[31:0]
     7/24: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
     8/24: $0\execute_LightShifterPlugin_isActive[0:0]
     9/24: $0\CsrPlugin_mie_MSIE[0:0]
    10/24: $0\CsrPlugin_mie_MTIE[0:0]
    11/24: $0\CsrPlugin_mie_MEIE[0:0]
    12/24: $0\CsrPlugin_mip_MSIP[0:0]
    13/24: $0\CsrPlugin_mstatus_MPP[1:0]
    14/24: $0\CsrPlugin_mstatus_MPIE[0:0]
    15/24: $0\CsrPlugin_mstatus_MIE[0:0]
    16/24: $0\_zz_81[0:0]
    17/24: $0\prefetch_IBusSimplePlugin_pendingCmd[0:0]
    18/24: $0\prefetch_PcManagerSimplePlugin_pcReg[31:0]
    19/24: $0\_zz_76[1:0]
    20/24: $0\writeBack_arbitration_isValid[0:0]
    21/24: $0\memory_arbitration_isValid[0:0]
    22/24: $0\execute_arbitration_isValid[0:0]
    23/24: $0\decode_arbitration_isValid[0:0]
    24/24: $0\fetch_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2493$458'.
     1/5: $1\debug_bus_rsp_data[4:0] [4]
     2/5: $1\debug_bus_rsp_data[4:0] [2]
     3/5: $1\debug_bus_rsp_data[4:0] [1]
     4/5: $1\debug_bus_rsp_data[4:0] [0]
     5/5: $1\debug_bus_rsp_data[4:0] [3]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2474$452'.
     1/1: $1\_zz_129[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2452$451'.
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2428$450'.
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2413$449'.
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2393$446'.
     1/1: $1\_zz_122[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2381$439'.
     1/3: $3\_zz_121[0:0]
     2/3: $2\_zz_121[0:0]
     3/3: $1\_zz_121[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2330$420'.
     1/24: $12\_zz_117[0:0]
     2/24: $12\_zz_116[0:0]
     3/24: $11\_zz_117[0:0]
     4/24: $11\_zz_116[0:0]
     5/24: $10\_zz_117[0:0]
     6/24: $10\_zz_116[0:0]
     7/24: $9\_zz_117[0:0]
     8/24: $9\_zz_116[0:0]
     9/24: $8\_zz_117[0:0]
    10/24: $8\_zz_116[0:0]
    11/24: $7\_zz_117[0:0]
    12/24: $7\_zz_116[0:0]
    13/24: $6\_zz_117[0:0]
    14/24: $6\_zz_116[0:0]
    15/24: $5\_zz_117[0:0]
    16/24: $5\_zz_116[0:0]
    17/24: $4\_zz_117[0:0]
    18/24: $4\_zz_116[0:0]
    19/24: $3\_zz_117[0:0]
    20/24: $3\_zz_116[0:0]
    21/24: $2\_zz_117[0:0]
    22/24: $2\_zz_116[0:0]
    23/24: $1\_zz_117[0:0]
    24/24: $1\_zz_116[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2319$418'.
     1/1: $1\_zz_115[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2292$410'.
     1/1: $1\_zz_114[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2269$409'.
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2245$408'.
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2229$407'.
     1/1: $1\_zz_109[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2214$406'.
     1/1: $1\_zz_108[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2197$402'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2188$400'.
     1/1: $1\writeBack_RegFilePlugin_regFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2133$371'.
     1/1: $1\execute_CsrPlugin_writeData[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2095$367'.
     1/9: $3\execute_CsrPlugin_illegalAccess[0:0]
     2/9: $3\execute_CsrPlugin_readData[12:11] [1]
     3/9: $1\execute_CsrPlugin_readData[3:0] [2:0]
     4/9: $1\execute_CsrPlugin_readData[3:0] [3]
     5/9: $2\execute_CsrPlugin_readData[7:7]
     6/9: $2\execute_CsrPlugin_illegalAccess[0:0]
     7/9: $1\execute_CsrPlugin_illegalAccess[0:0]
     8/9: $4\execute_CsrPlugin_readData[31:31]
     9/9: $3\execute_CsrPlugin_readData[12:11] [0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2081$356'.
     1/1: $1\_zz_89[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2069$343'.
     1/1: $1\CsrPlugin_pipelineLiberator_enable[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2052$342'.
     1/1: $1\writeBack_DBusSimplePlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2032$341'.
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2003$338'.
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1985$335'.
     1/2: $1\writeBack_DBusSimplePlugin_rspShifted[15:0] [15:8]
     2/2: $1\writeBack_DBusSimplePlugin_rspShifted[15:0] [7:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1969$333'.
     1/1: $1\_zz_84[3:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1953$332'.
     1/1: $1\_zz_83[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1940$323'.
     1/1: $1\_zz_68[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1923$310'.
     1/1: $1\_zz_77[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1914$309'.
     1/1: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1903$308'.
     1/1: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1882$302'.
     1/8: $3\_zz_75[31:0]
     2/8: $3\_zz_74[0:0]
     3/8: $2\_zz_75[31:0]
     4/8: $2\_zz_74[0:0]
     5/8: $2\memory_arbitration_haltItself[0:0]
     6/8: $1\_zz_75[31:0]
     7/8: $1\_zz_74[0:0]
     8/8: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1869$301'.
     1/3: $3\execute_arbitration_flushAll[0:0]
     2/3: $2\execute_arbitration_flushAll[0:0]
     3/3: $1\execute_arbitration_flushAll[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1862$300'.
     1/1: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1853$299'.
     1/1: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1825$290'.
     1/12: $6\decode_arbitration_haltItself[0:0]
     2/12: $3\_zz_138[0:0]
     3/12: $5\decode_arbitration_haltItself[0:0]
     4/12: $3\DebugPlugin_insertDecodeInstruction[0:0]
     5/12: $2\DebugPlugin_insertDecodeInstruction[0:0]
     6/12: $4\decode_arbitration_haltItself[0:0]
     7/12: $2\_zz_138[0:0]
     8/12: $1\DebugPlugin_insertDecodeInstruction[0:0]
     9/12: $3\decode_arbitration_haltItself[0:0]
    10/12: $1\_zz_138[0:0]
    11/12: $2\decode_arbitration_haltItself[0:0]
    12/12: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1816$289'.
     1/1: $1\fetch_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1808$284'.
     1/1: $1\fetch_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1799$283'.
     1/1: $1\prefetch_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1784$282'.
     1/4: $3\prefetch_arbitration_haltByOther[0:0]
     2/4: $1\decode_arbitration_flushAll[0:0]
     3/4: $2\prefetch_arbitration_haltByOther[0:0]
     4/4: $1\prefetch_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1777$277'.
     1/1: $1\prefetch_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1765$276'.
     1/1: $1\_zz_70[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1746$274'.
     1/1: $1\_zz_62[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1716$264'.
     1/7: $5\execute_arbitration_haltItself[0:0]
     2/7: $4\execute_arbitration_haltItself[0:0]
     3/7: $3\execute_arbitration_haltItself[0:0]
     4/7: $2\_zz_58[31:0]
     5/7: $1\_zz_58[31:0]
     6/7: $2\execute_arbitration_haltItself[0:0]
     7/7: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1709$262'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1701$261'.
     1/1: $1\_zz_38[0:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1622$260'.
     1/1: $1\_zz_139[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1616$258'.
     1/1: $0\_zz_134[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1610$256'.
     1/1: $0\_zz_133[31:0]
Creating decoders for process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1604$249'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$255
     2/3: $1$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_DATA[31:0]$254
     3/3: $1$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_ADDR[4:0]$253
Creating decoders for process `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:881$145'.
     1/2: $0\rspTarget[0:0]
     2/2: $0\rspPending[0:0]
Creating decoders for process `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:860$140'.
     1/1: $1\_zz_1[3:0]
Creating decoders for process `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:846$132'.
     1/3: $1\_zz_2[0:0]
     2/3: $1\io_dBus_cmd_ready[0:0]
     3/3: $1\io_iBus_cmd_ready[0:0]
Creating decoders for process `\BufferCC_2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:806$131'.
Creating decoders for process `\InterruptCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:789$127'.
     1/1: $0\pendings[1:0]
Creating decoders for process `\Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:766$124'.
     1/1: $0\counter[15:0]
Creating decoders for process `\Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:753$123'.
     1/1: $0\inhibitFull[0:0]
Creating decoders for process `\Prescaler.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:726$115'.
     1/1: $0\counter[15:0]
Creating decoders for process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:692$111'.
     1/4: $0\_zz_2[0:0]
     2/4: $0\popPtr_value[3:0]
     3/4: $0\pushPtr_value[3:0]
     4/4: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:673$93'.
     1/1: $1\popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:664$90'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:657$88'.
     1/1: $1\pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:646$85'.
     1/2: $1\popPtr_willClear[0:0]
     2/2: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:637$84'.
     1/2: $1\pushPtr_willIncrement[0:0]
     2/2: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:631$82'.
     1/1: $0\_zz_4[7:0]
Creating decoders for process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:625$75'.
     1/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$81
     2/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_DATA[7:0]$80
     3/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_ADDR[3:0]$79
Creating decoders for process `\UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:562$71'.
     1/1: $0\clockDivider_counter[19:0]
Creating decoders for process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:466$69'.
Creating decoders for process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:504$68'.
     1/1: $0\_zz_1[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:498$67'.
Creating decoders for process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:490$65'.
     1/3: $0\inputArea_data_fragment[0:0]
     2/3: $0\inputArea_data_last[0:0]
     3/3: $0\inputArea_target[0:0]
Creating decoders for process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:409$46'.
     1/7: $2$lookahead\stateMachine_shifter$45[7:0]$56
     2/7: $2$bitselwrite$pos$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:436$22[2:0]$55
     3/7: $1$lookahead\stateMachine_shifter$45[7:0]$53
     4/7: $1$bitselwrite$pos$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:436$22[2:0]$52
     5/7: $0\bitCounter_value[2:0]
     6/7: $0\bitTimer_counter[2:0]
     7/7: $0\stateMachine_parity[0:0]
Creating decoders for process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30'.
     1/6: $0\stateMachine_validReg[0:0]
     2/6: $0\sampler_tick[0:0]
     3/6: $0\sampler_value[0:0]
     4/6: $0\sampler_samples_2[0:0]
     5/6: $0\sampler_samples_1[0:0]
     6/6: $0\stateMachine_state[2:0]
Creating decoders for process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:329$29'.
     1/2: $2\bitTimer_tick[0:0]
     2/2: $1\bitTimer_tick[0:0]
Creating decoders for process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:247$18'.
     1/2: $0\stateMachine_parity[0:0]
     2/2: $0\tickCounter_value[2:0]
Creating decoders for process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:201$13'.
     1/3: $0\_zz_1[0:0]
     2/3: $0\clockDivider_counter_value[2:0]
     3/3: $0\stateMachine_state[2:0]
Creating decoders for process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:175$11'.
     1/4: $3\io_write_ready[0:0]
     2/4: $2\io_write_ready[0:0]
     3/4: $1\stateMachine_txd[0:0]
     4/4: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:164$9'.
     1/2: $2\clockDivider_counter_valueNext[2:0]
     2/2: $1\clockDivider_counter_valueNext[2:0]
Creating decoders for process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:154$6'.
     1/1: $1\clockDivider_counter_willIncrement[0:0]
Creating decoders for process `\BufferCC_1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:115$2'.
Creating decoders for process `\BufferCC.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:95$1'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]

5.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\Murax.\_zz_12' from process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4474$841'.
No latch inferred for signal `\Murax.\_zz_13' from process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4474$841'.
No latch inferred for signal `\Murax.\system_mainBusDecoder_logic_masterPipelined_cmd_ready' from process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4474$841'.
No latch inferred for signal `\Murax.\system_externalInterrupt' from process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4451$838'.
No latch inferred for signal `\Murax.\system_timerInterrupt' from process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4444$837'.
No latch inferred for signal `\Murax.\resetCtrl_mainClkResetUnbuffered' from process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4436$836'.
No latch inferred for signal `\Murax.\_zz_18' from process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4425$835'.
No latch inferred for signal `\Apb3Router.\_zz_3' from process `\Apb3Router.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4008$831'.
No latch inferred for signal `\Apb3Router.\_zz_4' from process `\Apb3Router.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4008$831'.
No latch inferred for signal `\Apb3Router.\_zz_5' from process `\Apb3Router.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4008$831'.
No latch inferred for signal `\Apb3Decoder.\io_output_PSEL' from process `\Apb3Decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3956$821'.
No latch inferred for signal `\MuraxApb3Timer.\_zz_14' from process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3843$817'.
No latch inferred for signal `\MuraxApb3Timer.\timerBBridge_busClearing' from process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3831$811'.
No latch inferred for signal `\MuraxApb3Timer.\timerABridge_busClearing' from process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3819$805'.
No latch inferred for signal `\MuraxApb3Timer.\_zz_2' from process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792'.
No latch inferred for signal `\MuraxApb3Timer.\_zz_4' from process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792'.
No latch inferred for signal `\MuraxApb3Timer.\_zz_5' from process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792'.
No latch inferred for signal `\MuraxApb3Timer.\_zz_7' from process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792'.
No latch inferred for signal `\MuraxApb3Timer.\_zz_8' from process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792'.
No latch inferred for signal `\MuraxApb3Timer.\_zz_15' from process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792'.
No latch inferred for signal `\MuraxApb3Timer.\io_apb_PRDATA' from process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792'.
No latch inferred for signal `\Apb3UartCtrl.\bridge_uartConfigReg_clockDivider' from process `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3638$786'.
No latch inferred for signal `\Apb3UartCtrl.\_zz_4' from process `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3605$773'.
No latch inferred for signal `\Apb3UartCtrl.\_zz_1' from process `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3605$773'.
No latch inferred for signal `\Apb3UartCtrl.\io_apb_PRDATA' from process `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3605$773'.
No latch inferred for signal `\Apb3Gpio.\io_apb_PRDATA' from process `\Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3437$756'.
No latch inferred for signal `\MuraxSimpleBusToApbBridge.\simpleBusStage_cmd_ready' from process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3360$749'.
No latch inferred for signal `\MuraxSimpleBusToApbBridge.\simpleBusStage_rsp_valid' from process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3360$749'.
No latch inferred for signal `\MuraxSimpleBusRam.\_zz_4' from process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3271$699'.
No latch inferred for signal `\JtagBridge.\jtag_writeArea_source_valid' from process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3091$672'.
No latch inferred for signal `\JtagBridge.\io_jtag_tdo' from process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3060$669'.
No latch inferred for signal `\JtagBridge.\_zz_1' from process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3006$652'.
No latch inferred for signal `\VexRiscv.\debug_bus_rsp_data' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2493$458'.
No latch inferred for signal `\VexRiscv.\_zz_129' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2474$452'.
No latch inferred for signal `\VexRiscv.\_zz_128' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2452$451'.
No latch inferred for signal `\VexRiscv.\_zz_126' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2428$450'.
No latch inferred for signal `\VexRiscv.\_zz_124' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2413$449'.
No latch inferred for signal `\VexRiscv.\_zz_122' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2393$446'.
No latch inferred for signal `\VexRiscv.\_zz_121' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2381$439'.
No latch inferred for signal `\VexRiscv.\_zz_116' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2330$420'.
No latch inferred for signal `\VexRiscv.\_zz_117' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2330$420'.
No latch inferred for signal `\VexRiscv.\_zz_115' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2319$418'.
No latch inferred for signal `\VexRiscv.\_zz_114' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2292$410'.
No latch inferred for signal `\VexRiscv.\_zz_113' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2269$409'.
No latch inferred for signal `\VexRiscv.\_zz_111' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2245$408'.
No latch inferred for signal `\VexRiscv.\_zz_109' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2229$407'.
No latch inferred for signal `\VexRiscv.\_zz_108' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2214$406'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2197$402'.
No latch inferred for signal `\VexRiscv.\writeBack_RegFilePlugin_regFileWrite_valid' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2188$400'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeData' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2133$371'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2095$367'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readData' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2095$367'.
No latch inferred for signal `\VexRiscv.\_zz_89' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2081$356'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_enable' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2069$343'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusSimplePlugin_rspFormated' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2052$342'.
No latch inferred for signal `\VexRiscv.\_zz_88' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2032$341'.
No latch inferred for signal `\VexRiscv.\_zz_86' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2003$338'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusSimplePlugin_rspShifted' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1985$335'.
No latch inferred for signal `\VexRiscv.\_zz_84' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1969$333'.
No latch inferred for signal `\VexRiscv.\_zz_83' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1953$332'.
No latch inferred for signal `\VexRiscv.\_zz_68' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1940$323'.
No latch inferred for signal `\VexRiscv.\_zz_77' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1923$310'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1914$309'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1903$308'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1882$302'.
No latch inferred for signal `\VexRiscv.\_zz_74' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1882$302'.
No latch inferred for signal `\VexRiscv.\_zz_75' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1882$302'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushAll' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1869$301'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1862$300'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1853$299'.
No latch inferred for signal `\VexRiscv.\_zz_138' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1825$290'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1825$290'.
No latch inferred for signal `\VexRiscv.\DebugPlugin_insertDecodeInstruction' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1825$290'.
No latch inferred for signal `\VexRiscv.\fetch_arbitration_removeIt' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1816$289'.
No latch inferred for signal `\VexRiscv.\fetch_arbitration_haltItself' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1808$284'.
No latch inferred for signal `\VexRiscv.\prefetch_arbitration_removeIt' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1799$283'.
No latch inferred for signal `\VexRiscv.\prefetch_arbitration_haltByOther' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1784$282'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushAll' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1784$282'.
No latch inferred for signal `\VexRiscv.\prefetch_arbitration_haltItself' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1777$277'.
No latch inferred for signal `\VexRiscv.\_zz_70' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1765$276'.
No latch inferred for signal `\VexRiscv.\_zz_62' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1746$274'.
No latch inferred for signal `\VexRiscv.\_zz_58' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1716$264'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1716$264'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1709$262'.
No latch inferred for signal `\VexRiscv.\_zz_38' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1701$261'.
No latch inferred for signal `\VexRiscv.\_zz_139' from process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1622$260'.
No latch inferred for signal `\MuraxMasterArbiter.\_zz_1' from process `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:860$140'.
No latch inferred for signal `\MuraxMasterArbiter.\_zz_2' from process `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:846$132'.
No latch inferred for signal `\MuraxMasterArbiter.\io_iBus_cmd_ready' from process `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:846$132'.
No latch inferred for signal `\MuraxMasterArbiter.\io_dBus_cmd_ready' from process `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:846$132'.
No latch inferred for signal `\StreamFifo.\popPtr_valueNext' from process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:673$93'.
No latch inferred for signal `\StreamFifo.\popPtr_willIncrement' from process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:664$90'.
No latch inferred for signal `\StreamFifo.\pushPtr_valueNext' from process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:657$88'.
No latch inferred for signal `\StreamFifo.\pushPtr_willClear' from process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:646$85'.
No latch inferred for signal `\StreamFifo.\popPtr_willClear' from process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:646$85'.
No latch inferred for signal `\StreamFifo.\_zz_1' from process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:637$84'.
No latch inferred for signal `\StreamFifo.\pushPtr_willIncrement' from process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:637$84'.
No latch inferred for signal `\UartCtrlRx.\bitTimer_tick' from process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:329$29'.
No latch inferred for signal `\UartCtrlTx.\io_write_ready' from process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:175$11'.
No latch inferred for signal `\UartCtrlTx.\stateMachine_txd' from process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:175$11'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_valueNext' from process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:164$9'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_willIncrement' from process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:154$6'.

5.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\Murax.\_zz_10' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4549$869'.
  created $adff cell `$procdff$2414' with positive edge clock and positive level reset.
Creating register for signal `\Murax.\_zz_9' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4545$868'.
  created $dff cell `$procdff$2415' with positive edge clock.
Creating register for signal `\Murax.\_zz_5' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4533$866'.
  created $dff cell `$procdff$2416' with positive edge clock.
Creating register for signal `\Murax.\_zz_6' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4533$866'.
  created $dff cell `$procdff$2417' with positive edge clock.
Creating register for signal `\Murax.\_zz_7' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4533$866'.
  created $dff cell `$procdff$2418' with positive edge clock.
Creating register for signal `\Murax.\_zz_8' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4533$866'.
  created $dff cell `$procdff$2419' with positive edge clock.
Creating register for signal `\Murax.\system_mainBusDecoder_logic_rspSourceId' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4533$866'.
  created $dff cell `$procdff$2420' with positive edge clock.
Creating register for signal `\Murax.\_zz_3' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4506$860'.
  created $adff cell `$procdff$2421' with positive edge clock and positive level reset.
Creating register for signal `\Murax.\_zz_4' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4506$860'.
  created $adff cell `$procdff$2422' with positive edge clock and positive level reset.
Creating register for signal `\Murax.\system_mainBusDecoder_logic_rspPending' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4506$860'.
  created $adff cell `$procdff$2423' with positive edge clock and positive level reset.
Creating register for signal `\Murax.\system_mainBusDecoder_logic_rspNoHit' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4506$860'.
  created $adff cell `$procdff$2424' with positive edge clock and positive level reset.
Creating register for signal `\Murax.\resetCtrl_systemReset' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4498$859'.
  created $dff cell `$procdff$2425' with positive edge clock.
Creating register for signal `\Murax.\resetCtrl_mainClkReset' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4498$859'.
  created $dff cell `$procdff$2426' with positive edge clock.
Creating register for signal `\Murax.\resetCtrl_systemClkResetCounter' using process `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4489$857'.
  created $dff cell `$procdff$2427' with positive edge clock.
Creating register for signal `\Apb3Router.\selIndex' using process `\Apb3Router.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4048$832'.
  created $dff cell `$procdff$2428' with positive edge clock.
Creating register for signal `\MuraxApb3Timer.\_zz_3' using process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3893$820'.
  created $dff cell `$procdff$2429' with positive edge clock.
Creating register for signal `\MuraxApb3Timer.\_zz_6' using process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3893$820'.
  created $dff cell `$procdff$2430' with positive edge clock.
Creating register for signal `\MuraxApb3Timer.\_zz_1' using process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3893$820'.
  created $dff cell `$procdff$2431' with positive edge clock.
Creating register for signal `\MuraxApb3Timer.\_zz_9' using process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3849$819'.
  created $adff cell `$procdff$2432' with positive edge clock and positive level reset.
Creating register for signal `\MuraxApb3Timer.\timerABridge_ticksEnable' using process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3849$819'.
  created $adff cell `$procdff$2433' with positive edge clock and positive level reset.
Creating register for signal `\MuraxApb3Timer.\timerABridge_clearsEnable' using process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3849$819'.
  created $adff cell `$procdff$2434' with positive edge clock and positive level reset.
Creating register for signal `\MuraxApb3Timer.\timerBBridge_ticksEnable' using process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3849$819'.
  created $adff cell `$procdff$2435' with positive edge clock and positive level reset.
Creating register for signal `\MuraxApb3Timer.\timerBBridge_clearsEnable' using process `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3849$819'.
  created $adff cell `$procdff$2436' with positive edge clock and positive level reset.
Creating register for signal `\Apb3UartCtrl.\bridge_interruptCtrl_writeIntEnable' using process `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3652$791'.
  created $adff cell `$procdff$2437' with positive edge clock and positive level reset.
Creating register for signal `\Apb3UartCtrl.\bridge_interruptCtrl_readIntEnable' using process `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3652$791'.
  created $adff cell `$procdff$2438' with positive edge clock and positive level reset.
Creating register for signal `\Apb3Gpio.\_zz_1' using process `\Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3481$770'.
  created $dff cell `$procdff$2439' with positive edge clock.
Creating register for signal `\Apb3Gpio.\_zz_2' using process `\Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3461$769'.
  created $adff cell `$procdff$2440' with positive edge clock and positive level reset.
Creating register for signal `\MuraxSimpleBusToApbBridge.\_zz_4' using process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3402$755'.
  created $dff cell `$procdff$2441' with positive edge clock.
Creating register for signal `\MuraxSimpleBusToApbBridge.\_zz_5' using process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3402$755'.
  created $dff cell `$procdff$2442' with positive edge clock.
Creating register for signal `\MuraxSimpleBusToApbBridge.\_zz_6' using process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3402$755'.
  created $dff cell `$procdff$2443' with positive edge clock.
Creating register for signal `\MuraxSimpleBusToApbBridge.\_zz_7' using process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3402$755'.
  created $dff cell `$procdff$2444' with positive edge clock.
Creating register for signal `\MuraxSimpleBusToApbBridge.\_zz_9' using process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3402$755'.
  created $dff cell `$procdff$2445' with positive edge clock.
Creating register for signal `\MuraxSimpleBusToApbBridge.\_zz_2' using process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3377$752'.
  created $adff cell `$procdff$2446' with positive edge clock and positive level reset.
Creating register for signal `\MuraxSimpleBusToApbBridge.\_zz_3' using process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3377$752'.
  created $adff cell `$procdff$2447' with positive edge clock and positive level reset.
Creating register for signal `\MuraxSimpleBusToApbBridge.\_zz_8' using process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3377$752'.
  created $adff cell `$procdff$2448' with positive edge clock and positive level reset.
Creating register for signal `\MuraxSimpleBusToApbBridge.\state' using process `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3377$752'.
  created $adff cell `$procdff$2449' with positive edge clock and positive level reset.
Creating register for signal `\MuraxSimpleBusRam.\_zz_1' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3300$738'.
  created $adff cell `$procdff$2450' with positive edge clock and positive level reset.
Creating register for signal `\MuraxSimpleBusRam.\_zz_7' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2451' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.\_zz_8' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2452' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.\_zz_9' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2453' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.\_zz_10' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2454' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_ADDR' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2455' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_DATA' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2456' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2457' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_ADDR' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2458' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_DATA' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2459' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2460' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_ADDR' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2461' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_DATA' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2462' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2463' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_ADDR' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2464' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_DATA' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2465' with positive edge clock.
Creating register for signal `\MuraxSimpleBusRam.$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN' using process `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
  created $dff cell `$procdff$2466' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataShifter' using process `\SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3226$692'.
  created $dff cell `$procdff$2467' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerShifter' using process `\SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3226$692'.
  created $dff cell `$procdff$2468' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataLoaded' using process `\SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3200$688'.
  created $adff cell `$procdff$2469' with positive edge clock and positive level reset.
Creating register for signal `\SystemDebugger.\dispatcher_headerLoaded' using process `\SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3200$688'.
  created $adff cell `$procdff$2470' with positive edge clock and positive level reset.
Creating register for signal `\SystemDebugger.\dispatcher_counter' using process `\SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3200$688'.
  created $adff cell `$procdff$2471' with positive edge clock and positive level reset.
Creating register for signal `\JtagBridge.\jtag_tap_fsm_state' using process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3118$677'.
  created $dff cell `$procdff$2472' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instruction' using process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3118$677'.
  created $dff cell `$procdff$2473' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instructionShift' using process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3118$677'.
  created $dff cell `$procdff$2474' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_bypass' using process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3118$677'.
  created $dff cell `$procdff$2475' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_idcodeArea_shifter' using process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3118$677'.
  created $dff cell `$procdff$2476' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_readArea_shifter' using process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3118$677'.
  created $dff cell `$procdff$2477' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_valid' using process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3107$675'.
  created $dff cell `$procdff$2478' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_error' using process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3107$675'.
  created $dff cell `$procdff$2479' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_data' using process `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3107$675'.
  created $dff cell `$procdff$2480' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2888$644'.
  created $adff cell `$procdff$2481' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_haltIt' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2888$644'.
  created $adff cell `$procdff$2482' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_stepIt' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2888$644'.
  created $adff cell `$procdff$2483' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_haltedByBreak' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2888$644'.
  created $adff cell `$procdff$2484' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\DebugPlugin_firstCycle' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2873$639'.
  created $dff cell `$procdff$2485' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_secondCycle' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2873$639'.
  created $dff cell `$procdff$2486' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_isPipActive' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2873$639'.
  created $dff cell `$procdff$2487' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_130' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2873$639'.
  created $dff cell `$procdff$2488' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_busReadDataReg' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2873$639'.
  created $dff cell `$procdff$2489' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_131' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2873$639'.
  created $dff cell `$procdff$2490' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_132' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2873$639'.
  created $dff cell `$procdff$2491' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_82' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2492' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2493' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2494' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2495' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mbadaddr' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2496' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2497' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2498' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_90' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2499' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_readDataRegValid' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2500' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_LightShifterPlugin_amplitudeReg' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2501' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_119' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2502' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_EBREAK' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2503' with positive edge clock.
Creating register for signal `\VexRiscv.\prefetch_to_fetch_PC' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2504' with positive edge clock.
Creating register for signal `\VexRiscv.\fetch_to_decode_PC' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2505' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2506' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2507' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2508' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2509' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2510' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2511' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2512' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2513' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2514' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2515' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2516' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2517' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2518' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2519' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2520' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2521' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2522' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2523' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2524' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2525' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2526' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2527' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2528' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2529' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2530' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_READ_DATA' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2531' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2532' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2533' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2534' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2535' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2536' with positive edge clock.
Creating register for signal `\VexRiscv.\fetch_to_decode_INSTRUCTION' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2537' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2538' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2539' with positive edge clock.
Creating register for signal `\VexRiscv.\prefetch_to_fetch_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2540' with positive edge clock.
Creating register for signal `\VexRiscv.\fetch_to_decode_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2541' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2542' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2543' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2544' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
  created $dff cell `$procdff$2545' with positive edge clock.
Creating register for signal `\VexRiscv.\prefetch_arbitration_isValid' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2546' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\fetch_arbitration_isValid' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2547' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\decode_arbitration_isValid' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2548' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2549' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2550' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2551' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_76' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2552' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\prefetch_PcManagerSimplePlugin_pcReg' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2553' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\prefetch_IBusSimplePlugin_pendingCmd' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2554' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_81' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2555' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2556' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2557' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2558' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2559' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2560' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2561' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2562' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2563' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2564' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_107' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2565' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\execute_LightShifterPlugin_isActive' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2566' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_118' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2567' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2568' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
  created $adff cell `$procdff$2569' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_134' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1616$258'.
  created $dff cell `$procdff$2570' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_133' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1610$256'.
  created $dff cell `$procdff$2571' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_ADDR' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1604$249'.
  created $dff cell `$procdff$2572' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_DATA' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1604$249'.
  created $dff cell `$procdff$2573' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN' using process `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1604$249'.
  created $dff cell `$procdff$2574' with positive edge clock.
Creating register for signal `\MuraxMasterArbiter.\rspPending' using process `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:881$145'.
  created $adff cell `$procdff$2575' with positive edge clock and positive level reset.
Creating register for signal `\MuraxMasterArbiter.\rspTarget' using process `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:881$145'.
  created $adff cell `$procdff$2576' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_2.\buffers_0' using process `\BufferCC_2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:806$131'.
  created $dff cell `$procdff$2577' with positive edge clock.
Creating register for signal `\BufferCC_2.\buffers_1' using process `\BufferCC_2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:806$131'.
  created $dff cell `$procdff$2578' with positive edge clock.
Creating register for signal `\InterruptCtrl.\pendings' using process `\InterruptCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:789$127'.
  created $adff cell `$procdff$2579' with positive edge clock and positive level reset.
Creating register for signal `\Timer.\counter' using process `\Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:766$124'.
  created $dff cell `$procdff$2580' with positive edge clock.
Creating register for signal `\Timer.\inhibitFull' using process `\Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:753$123'.
  created $adff cell `$procdff$2581' with positive edge clock and positive level reset.
Creating register for signal `\Prescaler.\counter' using process `\Prescaler.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:726$115'.
  created $dff cell `$procdff$2582' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_2' using process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:692$111'.
  created $adff cell `$procdff$2583' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifo.\pushPtr_value' using process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:692$111'.
  created $adff cell `$procdff$2584' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifo.\popPtr_value' using process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:692$111'.
  created $adff cell `$procdff$2585' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifo.\risingOccupancy' using process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:692$111'.
  created $adff cell `$procdff$2586' with positive edge clock and positive level reset.
Creating register for signal `\StreamFifo.\_zz_4' using process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:631$82'.
  created $dff cell `$procdff$2587' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_ADDR' using process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:625$75'.
  created $dff cell `$procdff$2588' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_DATA' using process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:625$75'.
  created $dff cell `$procdff$2589' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN' using process `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:625$75'.
  created $dff cell `$procdff$2590' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_counter' using process `\UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:562$71'.
  created $adff cell `$procdff$2591' with positive edge clock and positive level reset.
Creating register for signal `\FlowCCByToggle.\_zz_1' using process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:504$68'.
  created $adff cell `$procdff$2592' with positive edge clock and positive level reset.
Creating register for signal `\FlowCCByToggle.\_zz_2' using process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:498$67'.
  created $dff cell `$procdff$2593' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\_zz_3' using process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:498$67'.
  created $dff cell `$procdff$2594' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_hit' using process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:498$67'.
  created $dff cell `$procdff$2595' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_target' using process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:490$65'.
  created $dff cell `$procdff$2596' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_last' using process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:490$65'.
  created $dff cell `$procdff$2597' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_fragment' using process `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:490$65'.
  created $dff cell `$procdff$2598' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_parity' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:409$46'.
  created $dff cell `$procdff$2599' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitTimer_counter' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:409$46'.
  created $dff cell `$procdff$2600' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitCounter_value' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:409$46'.
  created $dff cell `$procdff$2601' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_shifter' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:409$46'.
  created $dff cell `$procdff$2602' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$pos$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:436$22' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:409$46'.
  created $dff cell `$procdff$2603' with positive edge clock.
Creating register for signal `\UartCtrlRx.$lookahead\stateMachine_shifter$45' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:409$46'.
  created $dff cell `$procdff$2604' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_state' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30'.
  created $adff cell `$procdff$2605' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\sampler_samples_1' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30'.
  created $adff cell `$procdff$2606' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\sampler_samples_2' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30'.
  created $adff cell `$procdff$2607' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\sampler_value' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30'.
  created $adff cell `$procdff$2608' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\sampler_tick' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30'.
  created $adff cell `$procdff$2609' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlRx.\stateMachine_validReg' using process `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30'.
  created $adff cell `$procdff$2610' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlTx.\tickCounter_value' using process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:247$18'.
  created $dff cell `$procdff$2611' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_parity' using process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:247$18'.
  created $dff cell `$procdff$2612' with positive edge clock.
Creating register for signal `\UartCtrlTx.\clockDivider_counter_value' using process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:201$13'.
  created $adff cell `$procdff$2613' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlTx.\stateMachine_state' using process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:201$13'.
  created $adff cell `$procdff$2614' with positive edge clock and positive level reset.
Creating register for signal `\UartCtrlTx.\_zz_1' using process `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:201$13'.
  created $adff cell `$procdff$2615' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_1.\buffers_0' using process `\BufferCC_1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:115$2'.
  created $dff cell `$procdff$2616' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_1' using process `\BufferCC_1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:115$2'.
  created $dff cell `$procdff$2617' with positive edge clock.
Creating register for signal `\BufferCC.\buffers_0' using process `\BufferCC.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:95$1'.
Warning: Async reset value `\io_initial' is not constant!
  created $aldff cell `$procdff$2618' with positive edge clock and positive level non-const reset.
Creating register for signal `\BufferCC.\buffers_1' using process `\BufferCC.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:95$1'.
Warning: Async reset value `\io_initial' is not constant!
  created $aldff cell `$procdff$2619' with positive edge clock and positive level non-const reset.

5.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4167$871'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4549$869'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4545$868'.
Found and cleaned up 2 empty switches in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4533$866'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4533$866'.
Found and cleaned up 4 empty switches in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4506$860'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4506$860'.
Found and cleaned up 1 empty switch in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4498$859'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4498$859'.
Found and cleaned up 2 empty switches in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4489$857'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4489$857'.
Found and cleaned up 1 empty switch in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4474$841'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4474$841'.
Found and cleaned up 1 empty switch in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4451$838'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4451$838'.
Found and cleaned up 1 empty switch in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4444$837'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4444$837'.
Found and cleaned up 1 empty switch in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4436$836'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4436$836'.
Found and cleaned up 1 empty switch in `\Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4425$835'.
Removing empty process `Murax.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4425$835'.
Removing empty process `Apb3Router.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4048$832'.
Found and cleaned up 1 empty switch in `\Apb3Router.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4008$831'.
Removing empty process `Apb3Router.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4008$831'.
Removing empty process `Apb3Decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3956$821'.
Found and cleaned up 4 empty switches in `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3893$820'.
Removing empty process `MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3893$820'.
Found and cleaned up 4 empty switches in `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3849$819'.
Removing empty process `MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3849$819'.
Removing empty process `MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3843$817'.
Found and cleaned up 2 empty switches in `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3831$811'.
Removing empty process `MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3831$811'.
Found and cleaned up 2 empty switches in `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3819$805'.
Removing empty process `MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3819$805'.
Found and cleaned up 7 empty switches in `\MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792'.
Removing empty process `MuraxApb3Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3753$792'.
Found and cleaned up 2 empty switches in `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3652$791'.
Removing empty process `Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3652$791'.
Removing empty process `Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3638$786'.
Found and cleaned up 3 empty switches in `\Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3605$773'.
Removing empty process `Apb3UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3605$773'.
Found and cleaned up 2 empty switches in `\Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3481$770'.
Removing empty process `Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3481$770'.
Found and cleaned up 2 empty switches in `\Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3461$769'.
Removing empty process `Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3461$769'.
Found and cleaned up 1 empty switch in `\Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3437$756'.
Removing empty process `Apb3Gpio.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3437$756'.
Found and cleaned up 1 empty switch in `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3402$755'.
Removing empty process `MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3402$755'.
Found and cleaned up 3 empty switches in `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3377$752'.
Removing empty process `MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3377$752'.
Found and cleaned up 2 empty switches in `\MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3360$749'.
Removing empty process `MuraxSimpleBusToApbBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3360$749'.
Removing empty process `MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3300$738'.
Found and cleaned up 5 empty switches in `\MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
Removing empty process `MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3274$700'.
Removing empty process `MuraxSimpleBusRam.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3271$699'.
Found and cleaned up 2 empty switches in `\SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3226$692'.
Removing empty process `SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3226$692'.
Found and cleaned up 5 empty switches in `\SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3200$688'.
Removing empty process `SystemDebugger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3200$688'.
Removing empty process `JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2968$683'.
Found and cleaned up 7 empty switches in `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3118$677'.
Removing empty process `JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3118$677'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3107$675'.
Removing empty process `JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3107$675'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3091$672'.
Removing empty process `JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3091$672'.
Found and cleaned up 5 empty switches in `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3060$669'.
Removing empty process `JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3060$669'.
Found and cleaned up 1 empty switch in `\JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3006$652'.
Removing empty process `JtagBridge.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3006$652'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1329$649'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1328$648'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2888$644'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2888$644'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2873$639'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2873$639'.
Found and cleaned up 54 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2703$575'.
Found and cleaned up 33 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2554$544'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2493$458'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2493$458'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2474$452'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2474$452'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2452$451'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2428$450'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2413$449'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2393$446'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2393$446'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2381$439'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2381$439'.
Found and cleaned up 16 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2330$420'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2330$420'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2319$418'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2319$418'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2292$410'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2292$410'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2269$409'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2245$408'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2229$407'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2229$407'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2214$406'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2214$406'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2197$402'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2197$402'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2188$400'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2188$400'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2133$371'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2133$371'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2095$367'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2095$367'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2081$356'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2081$356'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2069$343'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2069$343'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2052$342'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2052$342'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2032$341'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2003$338'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1985$335'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1985$335'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1969$333'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1969$333'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1953$332'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1953$332'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1940$323'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1940$323'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1923$310'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1923$310'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1914$309'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1914$309'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1903$308'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1903$308'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1882$302'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1882$302'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1869$301'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1869$301'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1862$300'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1862$300'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1853$299'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1853$299'.
Found and cleaned up 6 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1825$290'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1825$290'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1816$289'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1816$289'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1808$284'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1808$284'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1799$283'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1799$283'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1784$282'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1784$282'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1777$277'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1777$277'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1765$276'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1765$276'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1746$274'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1746$274'.
Found and cleaned up 6 empty switches in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1716$264'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1716$264'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1709$262'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1709$262'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1701$261'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1701$261'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1622$260'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1622$260'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1616$258'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1616$258'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1610$256'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1610$256'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1604$249'.
Removing empty process `VexRiscv.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1604$249'.
Found and cleaned up 2 empty switches in `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:881$145'.
Removing empty process `MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:881$145'.
Found and cleaned up 1 empty switch in `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:860$140'.
Removing empty process `MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:860$140'.
Found and cleaned up 1 empty switch in `\MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:846$132'.
Removing empty process `MuraxMasterArbiter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:846$132'.
Removing empty process `BufferCC_2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:806$131'.
Removing empty process `InterruptCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:789$127'.
Found and cleaned up 2 empty switches in `\Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:766$124'.
Removing empty process `Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:766$124'.
Found and cleaned up 2 empty switches in `\Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:753$123'.
Removing empty process `Timer.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:753$123'.
Found and cleaned up 1 empty switch in `\Prescaler.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:726$115'.
Removing empty process `Prescaler.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:726$115'.
Found and cleaned up 2 empty switches in `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:692$111'.
Removing empty process `StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:692$111'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:673$93'.
Removing empty process `StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:673$93'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:664$90'.
Removing empty process `StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:664$90'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:657$88'.
Removing empty process `StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:657$88'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:646$85'.
Removing empty process `StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:646$85'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:637$84'.
Removing empty process `StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:637$84'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:631$82'.
Removing empty process `StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:631$82'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:625$75'.
Removing empty process `StreamFifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:625$75'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:562$71'.
Removing empty process `UartCtrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:562$71'.
Removing empty process `FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:466$69'.
Removing empty process `FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:504$68'.
Removing empty process `FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:498$67'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:490$65'.
Removing empty process `FlowCCByToggle.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:490$65'.
Found and cleaned up 10 empty switches in `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:409$46'.
Removing empty process `UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:409$46'.
Found and cleaned up 14 empty switches in `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30'.
Removing empty process `UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:340$30'.
Found and cleaned up 2 empty switches in `\UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:329$29'.
Removing empty process `UartCtrlRx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:329$29'.
Found and cleaned up 7 empty switches in `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:247$18'.
Removing empty process `UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:247$18'.
Found and cleaned up 9 empty switches in `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:201$13'.
Removing empty process `UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:201$13'.
Found and cleaned up 3 empty switches in `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:175$11'.
Removing empty process `UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:175$11'.
Found and cleaned up 2 empty switches in `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:164$9'.
Removing empty process `UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:164$9'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:154$6'.
Removing empty process `UartCtrlTx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:154$6'.
Removing empty process `BufferCC_1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:115$2'.
Removing empty process `BufferCC.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:95$1'.
Cleaned up 325 empty switches.

5.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
Optimizing module Murax.
<suppressed ~11 debug messages>
Optimizing module Apb3Router.
<suppressed ~3 debug messages>
Optimizing module Apb3Decoder.
<suppressed ~4 debug messages>
Optimizing module MuraxApb3Timer.
<suppressed ~12 debug messages>
Optimizing module Apb3UartCtrl.
<suppressed ~10 debug messages>
Optimizing module Apb3Gpio.
<suppressed ~3 debug messages>
Optimizing module MuraxSimpleBusToApbBridge.
<suppressed ~8 debug messages>
Optimizing module MuraxSimpleBusRam.
<suppressed ~2 debug messages>
Optimizing module SystemDebugger.
<suppressed ~8 debug messages>
Optimizing module JtagBridge.
<suppressed ~5 debug messages>
Optimizing module VexRiscv.
<suppressed ~252 debug messages>
Optimizing module MuraxMasterArbiter.
<suppressed ~1 debug messages>
Optimizing module BufferCC_2.
Optimizing module InterruptCtrl.
Optimizing module Timer.
Optimizing module Prescaler.
Optimizing module StreamFifo.
<suppressed ~1 debug messages>
Optimizing module UartCtrl.
<suppressed ~1 debug messages>
Optimizing module FlowCCByToggle.
Optimizing module UartCtrlRx.
<suppressed ~12 debug messages>
Optimizing module UartCtrlTx.
<suppressed ~5 debug messages>
Optimizing module BufferCC_1.
Optimizing module BufferCC.

5.19. Executing SPLITNETS pass (splitting up multi-bit signals).

5.20. Executing DEMUXMAP pass.

5.21. Executing FLATTEN pass (flatten design).
Deleting now unused module Apb3Decoder.
Deleting now unused module Apb3Gpio.
Deleting now unused module Apb3Router.
Deleting now unused module Apb3UartCtrl.
Deleting now unused module BufferCC.
Deleting now unused module BufferCC_1.
Deleting now unused module BufferCC_2.
Deleting now unused module FlowCCByToggle.
Deleting now unused module InterruptCtrl.
Deleting now unused module JtagBridge.
Deleting now unused module Murax.
Deleting now unused module MuraxApb3Timer.
Deleting now unused module MuraxMasterArbiter.
Deleting now unused module MuraxSimpleBusRam.
Deleting now unused module MuraxSimpleBusToApbBridge.
Deleting now unused module Prescaler.
Deleting now unused module StreamFifo.
Deleting now unused module SystemDebugger.
Deleting now unused module Timer.
Deleting now unused module UartCtrl.
Deleting now unused module UartCtrlRx.
Deleting now unused module UartCtrlTx.
Deleting now unused module VexRiscv.
<suppressed ~25 debug messages>

5.22. Executing DEMUXMAP pass.

5.23. Executing TRIBUF pass.

5.24. Executing TRIBUF pass.

5.25. Executing DEMINOUT pass (demote inout ports to input or output).

5.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~42 debug messages>

5.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 267 unused cells and 1800 unused wires.
<suppressed ~391 debug messages>

5.28. Executing CHECK pass (checking for obvious problems).
Checking module murax_symbiflow...
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [31] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [30] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [29] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [28] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [27] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [26] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [25] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [24] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [23] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [22] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [21] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [20] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [19] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [18] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [17] is used but has no driver.
Warning: Wire murax_symbiflow.\murax.system_gpioACtrl.io_gpio_read [16] is used but has no driver.
Found and reported 16 problems.

5.29. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1935
   Number of wire bits:          12707
   Number of public wires:        1168
   Number of public wire bits:    9853
   Number of memories:               7
   Number of memory bits:        34048
   Number of processes:              0
   Number of cells:               1204
     $add                           16
     $adff                          71
     $aldff                          2
     $and                           10
     $dff                           94
     $eq                           194
     $logic_and                    123
     $logic_not                    110
     $logic_or                      43
     $meminit                        4
     $memrd_v2                       8
     $memwr_v2                       7
     $mux                          444
     $ne                             4
     $neg                            2
     $not                            5
     $or                             4
     $pmux                          30
     $print                          2
     $reduce_bool                   17
     $shift                          2
     $shiftx                         1
     $sshl                           1
     $sub                            7
     $xor                            3

5.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~2 debug messages>

5.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~390 debug messages>
Removed a total of 130 cells.

5.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\murax.\systemDebugger_1.$procmux$1310: \murax.systemDebugger_1.dispatcher_headerLoaded -> 1'1
      Replacing known input bits on port A of cell $flatten\murax.\systemDebugger_1.$procmux$1308: \murax.systemDebugger_1.dispatcher_headerLoaded -> 1'0
      Replacing known input bits on port A of cell $flatten\murax.\system_apbBridge.$procmux$1225: \murax.system_apbBridge.state -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\murax.\system_apbBridge.$procmux$1234.
    dead port 2/2 on $mux $flatten\murax.\system_apbBridge.$procmux$1240.
    dead port 1/2 on $mux $flatten\murax.\system_cpu.$procmux$1695.
    dead port 1/2 on $mux $flatten\murax.\system_cpu.$procmux$1698.
    dead port 1/2 on $mux $flatten\murax.\system_cpu.$procmux$1704.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1722.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1731.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1737.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1743.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1758.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1767.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1773.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1779.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1791.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1797.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1800.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1803.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1815.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1821.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1944.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1950.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1977.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1993.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1996.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1998.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2005.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2007.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2014.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2016.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2023.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2025.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2031.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2037.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2043.
    dead port 1/2 on $mux $flatten\murax.\system_cpu.$procmux$2095.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2097.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2103.
    dead port 2/2 on $mux $flatten\murax.\system_timer.$procmux$1033.
    dead port 2/2 on $mux $flatten\murax.\system_timer.$procmux$1051.
    dead port 2/2 on $mux $flatten\murax.\system_timer.$procmux$1062.
    dead port 2/2 on $mux $flatten\murax.\system_timer.$procmux$1074.
    dead port 2/2 on $mux $flatten\murax.\system_timer.$procmux$1088.
    dead port 2/2 on $mux $flatten\murax.\system_timer.$procmux$1106.
    dead port 2/2 on $mux $flatten\murax.\jtagBridge_1.$procmux$1360.
    dead port 2/2 on $mux $flatten\murax.\system_uartCtrl.$procmux$1167.
    dead port 2/2 on $mux $flatten\murax.\system_uartCtrl.$procmux$1174.
    dead port 2/2 on $mux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2220.
    dead port 2/2 on $mux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2329.
    dead port 2/2 on $mux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2385.
    dead port 2/2 on $mux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2387.
    dead port 2/2 on $mux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2394.
Removed 51 multiplexer ports.
<suppressed ~234 debug messages>

5.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
    New ctrl vector for $pmux cell $flatten\murax.\system_cpu.$procmux$1687: { $flatten\murax.\system_cpu.$procmux$1690_CMP $auto$opt_reduce.cc:134:opt_pmux$2627 }
    Consolidated identical input bits for $mux cell $flatten\murax.\system_cpu.$procmux$2134:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252
      New ports: A=1'0, B=1'1, Y=$flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0]
      New connections: $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [31:1] = { $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] $flatten\murax.\system_cpu.$0$memwr$\RegFilePlugin_regFile$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1606$149_EN[31:0]$252 [0] }
    Consolidated identical input bits for $mux cell $flatten\murax.\system_ram.$procmux$1249:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\murax.\system_ram.$0$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$712
      New ports: A=1'0, B=1'1, Y=$flatten\murax.\system_ram.$0$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$712 [0]
      New connections: $flatten\murax.\system_ram.$0$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$712 [7:1] = { $flatten\murax.\system_ram.$0$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$712 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$712 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$712 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$712 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$712 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$712 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3285$698_EN[7:0]$712 [0] }
    Consolidated identical input bits for $mux cell $flatten\murax.\system_ram.$procmux$1258:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\murax.\system_ram.$0$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$709
      New ports: A=1'0, B=1'1, Y=$flatten\murax.\system_ram.$0$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$709 [0]
      New connections: $flatten\murax.\system_ram.$0$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$709 [7:1] = { $flatten\murax.\system_ram.$0$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$709 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$709 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$709 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$709 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$709 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$709 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3282$697_EN[7:0]$709 [0] }
    Consolidated identical input bits for $mux cell $flatten\murax.\system_ram.$procmux$1267:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\murax.\system_ram.$0$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$706
      New ports: A=1'0, B=1'1, Y=$flatten\murax.\system_ram.$0$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$706 [0]
      New connections: $flatten\murax.\system_ram.$0$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$706 [7:1] = { $flatten\murax.\system_ram.$0$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$706 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$706 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$706 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$706 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$706 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$706 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3279$696_EN[7:0]$706 [0] }
    Consolidated identical input bits for $mux cell $flatten\murax.\system_ram.$procmux$1276:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\murax.\system_ram.$0$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$703
      New ports: A=1'0, B=1'1, Y=$flatten\murax.\system_ram.$0$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$703 [0]
      New connections: $flatten\murax.\system_ram.$0$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$703 [7:1] = { $flatten\murax.\system_ram.$0$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$703 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$703 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$703 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$703 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$703 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$703 [0] $flatten\murax.\system_ram.$0$memwr$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3276$695_EN[7:0]$703 [0] }
    New ctrl vector for $pmux cell $flatten\murax.\jtagBridge_1.$procmux$1389: { $flatten\murax.\jtagBridge_1.$procmux$1403_CMP $auto$opt_reduce.cc:134:opt_pmux$2635 $auto$opt_reduce.cc:134:opt_pmux$2633 $flatten\murax.\jtagBridge_1.$procmux$1396_CMP $auto$opt_reduce.cc:134:opt_pmux$2631 $auto$opt_reduce.cc:134:opt_pmux$2629 }
    Consolidated identical input bits for $mux cell $flatten\murax.\system_uartCtrl.\streamFifo_2.$procmux$2199:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\murax.\system_uartCtrl.\streamFifo_2.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78
      New ports: A=1'0, B=1'1, Y=$flatten\murax.\system_uartCtrl.\streamFifo_2.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0]
      New connections: $flatten\murax.\system_uartCtrl.\streamFifo_2.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [7:1] = { $flatten\murax.\system_uartCtrl.\streamFifo_2.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_2.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_2.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_2.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_2.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_2.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_2.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] }
    Consolidated identical input bits for $mux cell $flatten\murax.\system_uartCtrl.\streamFifo_3.$procmux$2199:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\murax.\system_uartCtrl.\streamFifo_3.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78
      New ports: A=1'0, B=1'1, Y=$flatten\murax.\system_uartCtrl.\streamFifo_3.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0]
      New connections: $flatten\murax.\system_uartCtrl.\streamFifo_3.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [7:1] = { $flatten\murax.\system_uartCtrl.\streamFifo_3.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_3.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_3.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_3.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_3.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_3.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] $flatten\murax.\system_uartCtrl.\streamFifo_3.$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:627$73_EN[7:0]$78 [0] }
  Optimizing cells in module \murax_symbiflow.
Performed a total of 10 changes.

5.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

5.35. Executing OPT_SHARE pass.

5.36. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.\bufferCC_3.$procdff$2619 ($aldff) from module murax_symbiflow.
Changing const-value async load to async reset on $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.\bufferCC_3.$procdff$2618 ($aldff) from module murax_symbiflow.
Handling const CLK on $flatten\murax.\jtagBridge_1.\flowCCByToggle_1.$procdff$2598 ($dff) from module murax_symbiflow (removing D path).
Handling const CLK on $flatten\murax.\jtagBridge_1.\flowCCByToggle_1.$procdff$2597 ($dff) from module murax_symbiflow (removing D path).
Handling const CLK on $flatten\murax.\jtagBridge_1.\flowCCByToggle_1.$procdff$2596 ($dff) from module murax_symbiflow (removing D path).
Handling const CLK on $flatten\murax.\jtagBridge_1.$procdff$2474 ($dff) from module murax_symbiflow (removing D path).
Handling const CLK on $flatten\murax.\jtagBridge_1.$procdff$2473 ($dff) from module murax_symbiflow (removing D path).
Handling const CLK on $flatten\murax.\jtagBridge_1.$procdff$2472 ($dff) from module murax_symbiflow (removing D path).
Setting constant 0-bit at position 0 on $flatten\murax.\bufferCC_3.$procdff$2577 ($dff) from module murax_symbiflow.
[#visit=160, #solve=0, #remove=1, time=0.02 sec.]

5.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 31 unused cells and 219 unused wires.
<suppressed ~37 debug messages>

5.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~4 debug messages>

5.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~222 debug messages>

5.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
    New ctrl vector for $pmux cell $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2242: { $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2221_CMP $auto$opt_reduce.cc:134:opt_pmux$2637 }
    New ctrl vector for $pmux cell $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2346: { $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2352_CMP $auto$opt_reduce.cc:134:opt_pmux$2639 }
  Optimizing cells in module \murax_symbiflow.
Performed a total of 2 changes.

5.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.42. Executing OPT_SHARE pass.

5.43. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\murax.\bufferCC_3.$procdff$2578 ($dff) from module murax_symbiflow.
Setting constant 1-bit at position 0 on $flatten\murax.\jtagBridge_1.\flowCCByToggle_1.$procdff$2593 ($dff) from module murax_symbiflow.
Setting constant 1-bit at position 0 on $flatten\murax.\jtagBridge_1.\flowCCByToggle_1.\bufferCC_3.$procdff$2616 ($dff) from module murax_symbiflow.
[#visit=158, #solve=0, #remove=3, time=0.02 sec.]

5.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

5.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~5 debug messages>

5.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~222 debug messages>

5.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.49. Executing OPT_SHARE pass.

5.50. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\murax.\jtagBridge_1.\flowCCByToggle_1.\bufferCC_3.$procdff$2617 ($dff) from module murax_symbiflow.
[#visit=155, #solve=0, #remove=1, time=0.02 sec.]

5.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

5.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~1 debug messages>

5.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~222 debug messages>

5.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.56. Executing OPT_SHARE pass.

5.57. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\murax.\jtagBridge_1.\flowCCByToggle_1.$procdff$2595 ($dff) from module murax_symbiflow.
[#visit=154, #solve=0, #remove=1, time=0.02 sec.]

5.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~1 debug messages>

5.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~222 debug messages>

5.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.63. Executing OPT_SHARE pass.

5.64. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\murax.\jtagBridge_1.\flowCCByToggle_1.$procdff$2592 ($adff) from module murax_symbiflow.
[#visit=153, #solve=0, #remove=1, time=0.02 sec.]

5.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~4 debug messages>

5.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\murax.\systemDebugger_1.$procmux$1293.
    dead port 2/2 on $mux $flatten\murax.\systemDebugger_1.$procmux$1293.
    dead port 1/2 on $mux $flatten\murax.\systemDebugger_1.$procmux$1298.
    dead port 2/2 on $mux $flatten\murax.\systemDebugger_1.$procmux$1298.
    dead port 1/2 on $mux $flatten\murax.\systemDebugger_1.$procmux$1302.
    dead port 2/2 on $mux $flatten\murax.\systemDebugger_1.$procmux$1302.
    dead port 1/2 on $mux $flatten\murax.\systemDebugger_1.$procmux$1308.
    dead port 2/2 on $mux $flatten\murax.\systemDebugger_1.$procmux$1308.
    dead port 1/2 on $mux $flatten\murax.\systemDebugger_1.$procmux$1310.
    dead port 2/2 on $mux $flatten\murax.\systemDebugger_1.$procmux$1310.
Removed 10 multiplexer ports.
<suppressed ~219 debug messages>

5.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.70. Executing OPT_SHARE pass.

5.71. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=152, #solve=0, #remove=0, time=0.02 sec.]

5.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 5 unused cells and 14 unused wires.
<suppressed ~8 debug messages>

5.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~218 debug messages>

5.75. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.77. Executing OPT_SHARE pass.

5.78. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\murax.\systemDebugger_1.$procdff$2468 ($dff) from module murax_symbiflow (removing D path).
Handling D = Q on $flatten\murax.\systemDebugger_1.$procdff$2467 ($dff) from module murax_symbiflow (removing D path).
[#visit=148, #solve=0, #remove=0, time=0.02 sec.]

5.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~31 debug messages>

5.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\murax.\system_cpu.$procmux$1650.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1650.
    dead port 1/2 on $mux $flatten\murax.\system_cpu.$procmux$1991.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$1991.
Removed 4 multiplexer ports.
<suppressed ~210 debug messages>

5.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.84. Executing OPT_SHARE pass.

5.85. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\murax.\system_cpu.$procdff$2485 ($dff) from module murax_symbiflow.
[#visit=148, #solve=0, #remove=1, time=0.02 sec.]

5.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 5 unused cells and 35 unused wires.
<suppressed ~8 debug messages>

5.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~210 debug messages>

5.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.91. Executing OPT_SHARE pass.

5.92. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\murax.\system_cpu.$procdff$2483 ($adff) from module murax_symbiflow (removing D path).
Handling D = Q on $flatten\murax.\system_cpu.$procdff$2481 ($adff) from module murax_symbiflow (removing D path).
Setting constant 0-bit at position 0 on $flatten\murax.\system_cpu.$procdff$2481 ($dlatch) from module murax_symbiflow.
Setting constant 0-bit at position 0 on $flatten\murax.\system_cpu.$procdff$2483 ($dlatch) from module murax_symbiflow.
[#visit=145, #solve=0, #remove=2, time=0.02 sec.]

5.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~3 debug messages>

5.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~210 debug messages>

5.96. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.98. Executing OPT_SHARE pass.

5.99. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\murax.\system_cpu.$procdff$2491 ($dff) from module murax_symbiflow.
[#visit=143, #solve=0, #remove=1, time=0.02 sec.]

5.100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

5.101. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~210 debug messages>

5.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.105. Executing OPT_SHARE pass.

5.106. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\murax.$procdff$2415 ($dff) from module murax_symbiflow.
[#visit=142, #solve=0, #remove=1, time=0.02 sec.]

5.107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~1 debug messages>

5.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~209 debug messages>

5.110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.112. Executing OPT_SHARE pass.

5.113. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=140, #solve=0, #remove=0, time=0.02 sec.]

5.114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 12

5.116. Executing FSM pass (extract and optimize FSM).

5.116.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking murax_symbiflow.murax.system_cpu.CsrPlugin_mcause_exceptionCode as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register murax_symbiflow.murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state.
Found FSM state register murax_symbiflow.murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state.

5.116.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state' from module `\murax_symbiflow'.
  found $adff cell for state register: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procdff$2605
  root of input selection tree: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2243_CMP
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2221_CMP
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2252_CMP
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2264_CMP
  found ctrl input: \murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick
  found ctrl input: \murax.system_uartCtrl.uartCtrl_1.rx.sampler_value
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:399$44_Y
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:386$42_Y
  found state code: 3'100
  found ctrl input: \murax.system_uartCtrl.uartCtrl_1.rx._zz_5
  found state code: 3'010
  found ctrl input: \murax.system_uartCtrl.uartCtrl_1.rx._zz_4
  found state code: 3'001
  found ctrl output: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2221_CMP
  found ctrl output: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2243_CMP
  found ctrl output: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2252_CMP
  found ctrl output: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2264_CMP
  ctrl inputs: { \murax.system_uartCtrl.uartCtrl_1.rx.sampler_value \murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick \murax.system_uartCtrl.uartCtrl_1.rx._zz_5 \murax.system_uartCtrl.uartCtrl_1.rx._zz_4 $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:399$44_Y $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:386$42_Y }
  ctrl outputs: { $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2264_CMP $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2252_CMP $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2243_CMP $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2221_CMP $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] }
  transition:      3'000 6'---0-- ->      3'000 7'1000000
  transition:      3'000 6'---1-- ->      3'001 7'1000001
  transition:      3'100 6'-0---- ->      3'100 7'0000100
  transition:      3'100 6'01---- ->      3'000 7'0000000
  transition:      3'100 6'11--0- ->      3'100 7'0000100
  transition:      3'100 6'11--1- ->      3'000 7'0000000
  transition:      3'010 6'-0---- ->      3'010 7'0001010
  transition:      3'010 6'-10--- ->      3'010 7'0001010
  transition:      3'010 6'-11--- ->      3'100 7'0001100
  transition:      3'001 6'-0---- ->      3'001 7'0100001
  transition:      3'001 6'01---- ->      3'010 7'0100010
  transition:      3'001 6'11---- ->      3'000 7'0100000
Extracting FSM `\murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state' from module `\murax_symbiflow'.
  found $adff cell for state register: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procdff$2614
  root of input selection tree: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2347_CMP
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2352_CMP
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2341_CMP
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2378_CMP
  found ctrl input: \murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:237$16_Y
  found ctrl input: \murax.system_uartCtrl._zz_12
  found state code: 3'001
  found state code: 3'100
  found ctrl input: \murax.system_uartCtrl.uartCtrl_1.tx._zz_2
  found state code: 3'010
  found ctrl input: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:210$14_Y
  found ctrl output: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2341_CMP
  found ctrl output: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2347_CMP
  found ctrl output: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2352_CMP
  found ctrl output: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2378_CMP
  ctrl inputs: { \murax.system_uartCtrl._zz_12 \murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick \murax.system_uartCtrl.uartCtrl_1.tx._zz_2 $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:210$14_Y $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:237$16_Y }
  ctrl outputs: { $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2378_CMP $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2352_CMP $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2347_CMP $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2341_CMP $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] }
  transition:      3'000 5'---0- ->      3'000 7'1000000
  transition:      3'000 5'---1- ->      3'001 7'1000001
  transition:      3'100 5'-0--- ->      3'100 7'0000100
  transition:      3'100 5'-1--0 ->      3'100 7'0000100
  transition:      3'100 5'01--1 ->      3'000 7'0000000
  transition:      3'100 5'11--1 ->      3'001 7'0000001
  transition:      3'010 5'-0--- ->      3'010 7'0100010
  transition:      3'010 5'-10-- ->      3'010 7'0100010
  transition:      3'010 5'-11-- ->      3'100 7'0100100
  transition:      3'001 5'-0--- ->      3'001 7'0001001
  transition:      3'001 5'-1--- ->      3'010 7'0001010

5.116.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state$2646' from module `\murax_symbiflow'.
Optimizing FSM `$fsm$\murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state$2640' from module `\murax_symbiflow'.
  Removing unused input signal $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:386$42_Y.

5.116.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 30 unused cells and 30 unused wires.
<suppressed ~31 debug messages>

5.116.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state$2640' from module `\murax_symbiflow'.
  Removing unused output signal $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [2].
Optimizing FSM `$fsm$\murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state$2646' from module `\murax_symbiflow'.
  Removing unused output signal $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [2].
  Removing unused output signal $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2378_CMP.

5.116.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state$2640' from module `\murax_symbiflow' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---
Recoding FSM `$fsm$\murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state$2646' from module `\murax_symbiflow' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---

5.116.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state$2640' from module `murax_symbiflow':
-------------------------------------

  Information on FSM $fsm$\murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state$2640 (\murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:399$44_Y
    1: \murax.system_uartCtrl.uartCtrl_1.rx._zz_4
    2: \murax.system_uartCtrl.uartCtrl_1.rx._zz_5
    3: \murax.system_uartCtrl.uartCtrl_1.rx.bitTimer_tick
    4: \murax.system_uartCtrl.uartCtrl_1.rx.sampler_value

  Output signals:
    0: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2221_CMP
    1: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2243_CMP
    2: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2252_CMP
    3: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2264_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---0-   ->     0 4'1000
      1:     0 5'---1-   ->     3 4'1000
      2:     1 5'11--1   ->     0 4'0000
      3:     1 5'01---   ->     0 4'0000
      4:     1 5'11--0   ->     1 4'0000
      5:     1 5'-0---   ->     1 4'0000
      6:     2 5'-11--   ->     1 4'0001
      7:     2 5'-10--   ->     2 4'0001
      8:     2 5'-0---   ->     2 4'0001
      9:     3 5'11---   ->     0 4'0100
     10:     3 5'01---   ->     2 4'0100
     11:     3 5'-0---   ->     3 4'0100

-------------------------------------

FSM `$fsm$\murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state$2646' from module `murax_symbiflow':
-------------------------------------

  Information on FSM $fsm$\murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state$2646 (\murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:237$16_Y
    1: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:210$14_Y
    2: \murax.system_uartCtrl.uartCtrl_1.tx._zz_2
    3: \murax.system_uartCtrl.uartCtrl_1.tx.clockDivider_tick
    4: \murax.system_uartCtrl._zz_12

  Output signals:
    0: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2341_CMP
    1: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2347_CMP
    2: $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2352_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---0-   ->     0 3'000
      1:     0 5'---1-   ->     3 3'000
      2:     1 5'01--1   ->     0 3'000
      3:     1 5'-1--0   ->     1 3'000
      4:     1 5'-0---   ->     1 3'000
      5:     1 5'11--1   ->     3 3'000
      6:     2 5'-11--   ->     1 3'100
      7:     2 5'-10--   ->     2 3'100
      8:     2 5'-0---   ->     2 3'100
      9:     3 5'-1---   ->     2 3'001
     10:     3 5'-0---   ->     3 3'001

-------------------------------------

5.116.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_state$2640' from module `\murax_symbiflow'.
Mapping FSM `$fsm$\murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state$2646' from module `\murax_symbiflow'.

5.117. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port murax_symbiflow.$flatten\murax.\system_ram.$meminit$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$742 (murax.system_ram.ram_symbol0).
Removed top 22 address bits (of 32) from memory init port murax_symbiflow.$flatten\murax.\system_ram.$meminit$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$743 (murax.system_ram.ram_symbol1).
Removed top 22 address bits (of 32) from memory init port murax_symbiflow.$flatten\murax.\system_ram.$meminit$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$744 (murax.system_ram.ram_symbol2).
Removed top 22 address bits (of 32) from memory init port murax_symbiflow.$flatten\murax.\system_ram.$meminit$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$745 (murax.system_ram.ram_symbol3).
Removed top 5 bits (of 6) from port B of cell murax_symbiflow.$flatten\murax.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4491$858 ($add).
Removed top 3 bits (of 4) from port B of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\streamFifo_2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:674$94 ($add).
Removed top 3 bits (of 4) from port B of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\streamFifo_2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:658$89 ($add).
Removed top 3 bits (of 4) from port B of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\streamFifo_3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:674$94 ($add).
Removed top 3 bits (of 4) from port B of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\streamFifo_3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:658$89 ($add).
Removed top 19 bits (of 20) from port B of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:566$72 ($sub).
Removed top 2 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:168$10 ($add).
Removed top 2 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:249$19 ($add).
Removed top 2 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:417$50 ($add).
Converting cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$57 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$57 ($neg).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$auto$fsm_map.cc:77:implement_pattern_cache$2695 ($eq).
Removed top 2 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:411$49 ($sub).
Removed top 15 bits (of 16) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.\prescaler_1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:727$116 ($add).
Removed top 15 bits (of 16) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.\timerA.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:768$125 ($add).
Removed top 15 bits (of 16) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.\timerB.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:768$125 ($add).
Removed top 1 bits (of 8) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.$procmux$1014_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.$procmux$1015_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.$procmux$1018_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.$procmux$1019_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.$procmux$1020_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.$procmux$1021_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.$procmux$1023_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell murax_symbiflow.$flatten\murax.\system_timer.$procmux$1024_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_mainBusArbiter.$procmux$2150_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell murax_symbiflow.$flatten\murax.\system_gpioACtrl.$procmux$1201_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1497$163 ($add).
Removed top 29 bits (of 32) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1930$312 ($add).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1519$173 ($eq).
Removed top 3 bits (of 5) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1521$177 ($eq).
Removed top 1 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1529$182 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1538$190 ($eq).
Removed top 1 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1560$203 ($eq).
Removed top 1 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1561$205 ($eq).
Removed top 3 bits (of 5) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1562$207 ($eq).
Removed top 2 bits (of 6) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1571$216 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1572$217 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1586$227 ($eq).
Removed top 1 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1593$238 ($eq).
Removed top 1 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1603$248 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2093$358 ($eq).
Removed top 1 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2149$384 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2150$386 ($eq).
Removed top 2 bits (of 3) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2384$441 ($eq).
Removed top 17 bits (of 32) from FF cell murax_symbiflow.$flatten\murax.\system_cpu.$procdff$2569 ($adff).
Removed top 2 bits (of 12) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1580_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1593_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1601_CMP0 ($eq).
Removed top 12 bits (of 32) from mux cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1683 ($pmux).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1831_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1835_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1843_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1848_CMP0 ($eq).
Removed top 19 bits (of 32) from mux cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1854 ($mux).
Removed top 2 bits (of 12) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1867_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1909_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1919_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1926_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1479$160 ($sub).
Removed top 4 bits (of 5) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2735$595 ($sub).
Removed top 1 bits (of 2) from mux cell murax_symbiflow.$flatten\murax.\system_cpu.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1501$167 ($mux).
Removed top 19 bits (of 32) from mux cell murax_symbiflow.$flatten\murax.\system_cpu.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$375 ($mux).
Removed top 3 bits (of 8) from port B of cell murax_symbiflow.$flatten\murax.\io_apb_decoder.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3958$826 ($eq).
Removed top 2 bits (of 8) from port B of cell murax_symbiflow.$flatten\murax.\io_apb_decoder.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3959$829 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$flatten\murax.\apb3Router_1.$procmux$928_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$auto$fsm_map.cc:77:implement_pattern_cache$2665 ($eq).
Removed top 1 bits (of 3) from port B of cell murax_symbiflow.$auto$fsm_map.cc:77:implement_pattern_cache$2713 ($eq).
Removed top 19 bits (of 32) from port Y of cell murax_symbiflow.$flatten\murax.\system_cpu.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$373 ($and).
Removed top 19 bits (of 32) from port A of cell murax_symbiflow.$flatten\murax.\system_cpu.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$373 ($and).
Removed top 19 bits (of 32) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$373 ($and).
Removed top 19 bits (of 32) from port Y of cell murax_symbiflow.$flatten\murax.\system_cpu.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$372 ($not).
Removed top 19 bits (of 32) from port A of cell murax_symbiflow.$flatten\murax.\system_cpu.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$372 ($not).
Removed top 19 bits (of 32) from port Y of cell murax_symbiflow.$flatten\murax.\system_cpu.$or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$374 ($or).
Removed top 19 bits (of 32) from port A of cell murax_symbiflow.$flatten\murax.\system_cpu.$or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$374 ($or).
Removed top 19 bits (of 32) from port B of cell murax_symbiflow.$flatten\murax.\system_cpu.$or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$374 ($or).
Removed top 19 bits (of 32) from mux cell murax_symbiflow.$flatten\murax.\system_cpu.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2132$370 ($mux).
Removed top 19 bits (of 32) from wire murax_symbiflow.$flatten\murax.\system_cpu.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$373_Y.
Removed top 19 bits (of 32) from wire murax_symbiflow.$flatten\murax.\system_cpu.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$372_Y.
Removed top 19 bits (of 32) from wire murax_symbiflow.$flatten\murax.\system_cpu.$or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$374_Y.
Removed top 19 bits (of 32) from wire murax_symbiflow.$flatten\murax.\system_cpu.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2139$375_Y.

5.118. Executing PEEPOPT pass (run peephole optimizers).

5.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

5.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~13 debug messages>

5.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

5.122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2276.
    dead port 2/2 on $mux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2276.
    dead port 1/2 on $mux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2278.
    dead port 2/2 on $mux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2278.
    dead port 1/3 on $pmux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procmux$2280.
    dead port 1/4 on $pmux $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$procmux$2397.
Removed 6 multiplexer ports.
<suppressed ~207 debug messages>

5.123. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.125. Executing OPT_SHARE pass.

5.126. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procdff$2607 ($adff) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_1, Q = \murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_2).
Adding EN signal on $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procdff$2606 ($adff) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.bufferCC_3.buffers_1, Q = \murax.system_uartCtrl.uartCtrl_1.rx.sampler_samples_1).
Adding EN signal on $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$procdff$2602 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$63_Y, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter).
Adding EN signal on $flatten\murax.\system_uartCtrl.\streamFifo_3.$procdff$2586 ($adff) from module murax_symbiflow (D = \murax.system_uartCtrl.streamFifo_3.pushing, Q = \murax.system_uartCtrl.streamFifo_3.risingOccupancy).
Adding EN signal on $flatten\murax.\system_uartCtrl.\streamFifo_2.$procdff$2586 ($adff) from module murax_symbiflow (D = \murax.system_uartCtrl.streamFifo_2.pushing, Q = \murax.system_uartCtrl.streamFifo_2.risingOccupancy).
Adding EN signal on $flatten\murax.\system_uartCtrl.$procdff$2438 ($adff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [1], Q = \murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable).
Adding EN signal on $flatten\murax.\system_uartCtrl.$procdff$2437 ($adff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [0], Q = \murax.system_uartCtrl.bridge_interruptCtrl_writeIntEnable).
Adding EN signal on $flatten\murax.\system_timer.\timerB.$procdff$2581 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_timer.\timerB.$0\inhibitFull[0:0], Q = \murax.system_timer.timerB.inhibitFull).
Adding SRST signal on $flatten\murax.\system_timer.\timerB.$procdff$2580 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_timer.\timerB.$procmux$2161_Y, Q = \murax.system_timer.timerB.counter, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:298:slice$2780 ($sdff) from module murax_symbiflow (D = $flatten\murax.\system_timer.\timerB.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:768$125_Y, Q = \murax.system_timer.timerB.counter).
Adding EN signal on $flatten\murax.\system_timer.\timerA.$procdff$2581 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_timer.\timerA.$0\inhibitFull[0:0], Q = \murax.system_timer.timerA.inhibitFull).
Adding SRST signal on $flatten\murax.\system_timer.\timerA.$procdff$2580 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_timer.\timerA.$procmux$2161_Y, Q = \murax.system_timer.timerA.counter, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:298:slice$2785 ($sdff) from module murax_symbiflow (D = $flatten\murax.\system_timer.\timerA.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:768$125_Y, Q = \murax.system_timer.timerA.counter).
Adding SRST signal on $flatten\murax.\system_timer.\prescaler_1.$procdff$2582 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_timer.\prescaler_1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:727$116_Y, Q = \murax.system_timer.prescaler_1.counter, rval = 16'0000000000000000).
Adding EN signal on $flatten\murax.\system_timer.$procdff$2436 ($adff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_timer.timerBBridge_clearsEnable).
Adding EN signal on $flatten\murax.\system_timer.$procdff$2435 ($adff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [1:0], Q = \murax.system_timer.timerBBridge_ticksEnable).
Adding EN signal on $flatten\murax.\system_timer.$procdff$2434 ($adff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_timer.timerABridge_clearsEnable).
Adding EN signal on $flatten\murax.\system_timer.$procdff$2433 ($adff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [1:0], Q = \murax.system_timer.timerABridge_ticksEnable).
Adding EN signal on $flatten\murax.\system_timer.$procdff$2432 ($adff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [1:0], Q = \murax.system_timer._zz_9).
Adding EN signal on $flatten\murax.\system_timer.$procdff$2431 ($dff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15:0], Q = \murax.system_timer._zz_1).
Adding EN signal on $flatten\murax.\system_timer.$procdff$2430 ($dff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15:0], Q = \murax.system_timer._zz_6).
Adding EN signal on $flatten\murax.\system_timer.$procdff$2429 ($dff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15:0], Q = \murax.system_timer._zz_3).
Adding EN signal on $flatten\murax.\system_ram.$procdff$2454 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_ram.$memrd$\ram_symbol3$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3291$736_DATA, Q = \murax.system_ram._zz_10).
Adding EN signal on $flatten\murax.\system_ram.$procdff$2453 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_ram.$memrd$\ram_symbol2$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3290$735_DATA, Q = \murax.system_ram._zz_9).
Adding EN signal on $flatten\murax.\system_ram.$procdff$2452 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_ram.$memrd$\ram_symbol1$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3289$734_DATA, Q = \murax.system_ram._zz_8).
Adding EN signal on $flatten\murax.\system_ram.$procdff$2451 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_ram.$memrd$\ram_symbol0$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3288$733_DATA, Q = \murax.system_ram._zz_7).
Adding EN signal on $flatten\murax.\system_mainBusArbiter.$procdff$2576 ($adff) from module murax_symbiflow (D = \murax._zz_3, Q = \murax.system_mainBusArbiter.rspTarget).
Adding EN signal on $flatten\murax.\system_mainBusArbiter.$procdff$2575 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_mainBusArbiter.$0\rspPending[0:0], Q = \murax.system_mainBusArbiter.rspPending).
Adding EN signal on $flatten\murax.\system_gpioACtrl.$procdff$2440 ($adff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6, Q = \murax.system_gpioACtrl._zz_2).
Adding EN signal on $flatten\murax.\system_gpioACtrl.$procdff$2439 ($dff) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6, Q = \murax.system_gpioACtrl._zz_1).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2566 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$0\execute_LightShifterPlugin_isActive[0:0], Q = \murax.system_cpu.execute_LightShifterPlugin_isActive).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2564 ($adff) from module murax_symbiflow (D = \murax.system_cpu.execute_CsrPlugin_writeData [3], Q = \murax.system_cpu.CsrPlugin_mie_MSIE).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2563 ($adff) from module murax_symbiflow (D = \murax.system_cpu.execute_CsrPlugin_writeData [7], Q = \murax.system_cpu.CsrPlugin_mie_MTIE).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2562 ($adff) from module murax_symbiflow (D = \murax.system_cpu.execute_CsrPlugin_writeData [11], Q = \murax.system_cpu.CsrPlugin_mie_MEIE).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2561 ($adff) from module murax_symbiflow (D = \murax.system_cpu.execute_CsrPlugin_writeData [3], Q = \murax.system_cpu.CsrPlugin_mip_MSIP).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2555 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$0\_zz_81[0:0], Q = \murax.system_cpu._zz_81).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2554 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$0\prefetch_IBusSimplePlugin_pendingCmd[0:0], Q = \murax.system_cpu.prefetch_IBusSimplePlugin_pendingCmd).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2553 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$0\prefetch_PcManagerSimplePlugin_pcReg[31:0], Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2552 ($adff) from module murax_symbiflow (D = \murax.system_cpu.CsrPlugin_mstatus_MPP, Q = \murax.system_cpu._zz_76).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2550 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$0\memory_arbitration_isValid[0:0], Q = \murax.system_cpu.memory_arbitration_isValid).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2549 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$0\execute_arbitration_isValid[0:0], Q = \murax.system_cpu.execute_arbitration_isValid).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2548 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$0\decode_arbitration_isValid[0:0], Q = \murax.system_cpu.decode_arbitration_isValid).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2547 ($adff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$0\fetch_arbitration_isValid[0:0], Q = \murax.system_cpu.fetch_arbitration_isValid).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2544 ($dff) from module murax_symbiflow (D = \murax._zz_40 [1:0], Q = \murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2539 ($dff) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION, Q = \murax.system_cpu.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2538 ($dff) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION, Q = \murax.system_cpu.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2537 ($dff) from module murax_symbiflow (D = { \murax.system_cpu._zz_66 [31:25] \murax.system_cpu._zz_66 [14:0] }, Q = { \murax.system_cpu.fetch_to_decode_INSTRUCTION [31:25] \murax.system_cpu.fetch_to_decode_INSTRUCTION [14:0] }).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2536 ($dff) from module murax_symbiflow (D = { \murax.system_cpu._zz_235 \murax.system_cpu._zz_236 }, Q = \murax.system_cpu.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2534 ($dff) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2533 ($dff) from module murax_symbiflow (D = \murax.system_cpu.decode_REGFILE_WRITE_VALID, Q = \murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on murax_symbiflow:murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID_2876 ($dffe) from module murax_symbiflow (D = \murax.system_cpu._zz_162, Q = \murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2532 ($dff) from module murax_symbiflow (D = { \murax.system_cpu._zz_244 \murax.system_cpu._zz_245 }, Q = \murax.system_cpu.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2530 ($dff) from module murax_symbiflow (D = \murax.system_cpu.decode_IS_CSR, Q = \murax.system_cpu.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2529 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_133, Q = \murax.system_cpu.decode_to_execute_RS1).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2528 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_122, Q = \murax.system_cpu.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2527 ($dff) from module murax_symbiflow (D = { \murax.system_cpu._zz_203 \murax.system_cpu._zz_216 }, Q = \murax.system_cpu.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2526 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_158, Q = \murax.system_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2525 ($dff) from module murax_symbiflow (D = { \murax.system_cpu.execute_BranchPlugin_branchAdder [31:1] \murax.system_cpu._zz_19 [0] }, Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC).
Adding SRST signal on $auto$ff.cc:298:slice$2884 ($dffe) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [0], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [0], rval = 1'0).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2524 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_109, Q = \murax.system_cpu.decode_to_execute_SRC1).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2523 ($dff) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_ENV_CTRL, Q = \murax.system_cpu.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2522 ($dff) from module murax_symbiflow (D = { \murax.system_cpu._zz_191 1'0 }, Q = \murax.system_cpu.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2520 ($dff) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_MEMORY_ENABLE, Q = \murax.system_cpu.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2519 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_157, Q = \murax.system_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2518 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_114, Q = \murax.system_cpu.decode_to_execute_SRC2).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2517 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_134, Q = \murax.system_cpu.decode_to_execute_RS2).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2516 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_104, Q = \murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2514 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_58, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2511 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_161, Q = \murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2509 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_60, Q = \murax.system_cpu.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2506 ($dff) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC, Q = \murax.system_cpu.decode_to_execute_PC).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2505 ($dff) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC, Q = \murax.system_cpu.fetch_to_decode_PC).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2504 ($dff) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg, Q = \murax.system_cpu.prefetch_to_fetch_PC).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2503 ($dff) from module murax_symbiflow (D = \murax.system_cpu._zz_160, Q = \murax.system_cpu.decode_to_execute_IS_EBREAK).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2501 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2735$595_Y, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg).
Adding SRST signal on $flatten\murax.\system_cpu.$procdff$2500 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$procmux$1547_Y, Q = \murax.system_cpu.execute_CsrPlugin_readDataRegValid, rval = 1'0).
Adding EN signal on murax_symbiflow:murax.system_cpu.execute_CsrPlugin_readDataRegValid_2907 ($sdff) from module murax_symbiflow (D = 1'1, Q = \murax.system_cpu.execute_CsrPlugin_readDataRegValid).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2495 ($dff) from module murax_symbiflow (D = $flatten\murax.\system_cpu.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2720$593_Y, Q = \murax.system_cpu.CsrPlugin_mcause_exceptionCode).
Adding SRST signal on $auto$ff.cc:298:slice$2909 ($dffe) from module murax_symbiflow (D = \murax.system_cpu._zz_150, Q = \murax.system_cpu.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2494 ($dff) from module murax_symbiflow (D = \murax.system_cpu.CsrPlugin_interrupt, Q = \murax.system_cpu.CsrPlugin_mcause_interrupt).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2493 ($dff) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg, Q = \murax.system_cpu.CsrPlugin_mepc).
Adding EN signal on $flatten\murax.\system_cpu.$procdff$2482 ($adff) from module murax_symbiflow (D = 1'1, Q = \murax.system_cpu.DebugPlugin_haltIt).
Adding EN signal on $flatten\murax.\system_apbBridge.$procdff$2443 ($dff) from module murax_symbiflow (D = \murax._zz_7, Q = \murax.system_apbBridge._zz_6).
Adding EN signal on $flatten\murax.\system_apbBridge.$procdff$2442 ($dff) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address, Q = \murax.system_apbBridge._zz_5).
Adding EN signal on $flatten\murax.\system_apbBridge.$procdff$2441 ($dff) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_wr, Q = \murax.system_apbBridge._zz_4).
Adding EN signal on $flatten\murax.$procdff$2427 ($dff) from module murax_symbiflow (D = $flatten\murax.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4491$858_Y, Q = \murax.resetCtrl_systemClkResetCounter).
Adding EN signal on $flatten\murax.$procdff$2423 ($adff) from module murax_symbiflow (D = $flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], Q = \murax.system_mainBusDecoder_logic_rspPending).
Adding EN signal on $flatten\murax.$procdff$2420 ($dff) from module murax_symbiflow (D = \murax.system_mainBusDecoder_logic_hits_1, Q = \murax.system_mainBusDecoder_logic_rspSourceId).
Adding EN signal on $flatten\murax.$procdff$2419 ($dff) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [13:12], Q = \murax._zz_8).
Adding EN signal on $flatten\murax.$procdff$2418 ($dff) from module murax_symbiflow (D = \murax._zz_41, Q = \murax._zz_7).
Adding EN signal on $flatten\murax.$procdff$2417 ($dff) from module murax_symbiflow (D = \murax._zz_40, Q = \murax._zz_6).
Adding EN signal on $flatten\murax.$procdff$2416 ($dff) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [5], Q = \murax._zz_5).
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$2889 ($dffe) from module murax_symbiflow.
[#visit=143, #solve=0, #remove=1, time=0.01 sec.]

5.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 108 unused cells and 119 unused wires.
<suppressed ~112 debug messages>

5.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~10 debug messages>

5.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

5.130. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

5.132. Executing OPT_SHARE pass.

5.133. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$2888 ($dffe) from module murax_symbiflow.
[#visit=140, #solve=0, #remove=1, time=0.01 sec.]

5.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

5.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~1 debug messages>

5.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

5.137. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.139. Executing OPT_SHARE pass.

5.140. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=140, #solve=0, #remove=0, time=0.01 sec.]

5.141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 3

5.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

5.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.148. Executing OPT_SHARE pass.

5.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=140, #solve=0, #remove=0, time=0.01 sec.]

5.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

5.155. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.157. Executing OPT_SHARE pass.

5.158. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=140, #solve=0, #remove=0, time=0.01 sec.]

5.159. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$ff.cc:298:slice$2910 ($sdffce) from module murax_symbiflow.
Setting constant 1-bit at position 1 on $auto$ff.cc:298:slice$2910 ($sdffce) from module murax_symbiflow.
Setting constant 0-bit at position 19 on $flatten\murax.\system_uartCtrl.\uartCtrl_1.$procdff$2591 ($adff) from module murax_symbiflow.
[#visit=140, #solve=273, #remove=3, time=0.23 sec.]

5.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.162. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 20) from port A of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:566$72 ($sub).
Removed top 1 bits (of 20) from mux cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.$procmux$2207 ($mux).
Removed top 17 bits (of 32) from FF cell murax_symbiflow.$auto$ff.cc:298:slice$2870 ($dffe).
Removed top 7 bits (of 32) from mux cell murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1471 ($mux).
Removed top 1 bits (of 2) from port B of cell murax_symbiflow.$auto$opt_dff.cc:196:make_patterns_logic$2847 ($ne).
Removed top 12 bits (of 32) from FF cell murax_symbiflow.$auto$ff.cc:298:slice$2916 ($dffe).
Removed top 1 bits (of 20) from port Y of cell murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:566$72 ($sub).
Removed top 19 bits (of 32) from wire murax_symbiflow.$auto$wreduce.cc:461:run$2760.
Removed top 19 bits (of 32) from wire murax_symbiflow.$auto$wreduce.cc:461:run$2761.
Removed top 19 bits (of 32) from wire murax_symbiflow.$auto$wreduce.cc:461:run$2762.
Removed top 19 bits (of 32) from wire murax_symbiflow.$auto$wreduce.cc:461:run$2763.
Removed top 1 bits (of 20) from wire murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.$0\clockDivider_counter[19:0].
Removed top 1 bits (of 20) from wire murax_symbiflow.$flatten\murax.\system_uartCtrl.\uartCtrl_1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:566$72_Y.

5.163. Executing PEEPOPT pass (run peephole optimizers).

5.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

5.165. Executing DEMUXMAP pass.

5.166. Executing SPLITNETS pass (splitting up multi-bit signals).

5.167. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1587
   Number of wire bits:          11074
   Number of public wires:        1156
   Number of public wire bits:    9835
   Number of memories:               7
   Number of memory bits:        34048
   Number of processes:              0
   Number of cells:                826
     $add                           15
     $adff                          36
     $adffe                         30
     $and                           33
     $dff                           17
     $dffe                          50
     $eq                           100
     $logic_and                    106
     $logic_not                     68
     $logic_or                      37
     $meminit                        4
     $memrd_v2                       8
     $memwr_v2                       7
     $mux                          199
     $ne                             6
     $neg                            1
     $not                           10
     $or                             4
     $pmux                          24
     $print                          2
     $reduce_and                    15
     $reduce_bool                   26
     $reduce_or                      9
     $sdff                           1
     $sdffce                         3
     $sdffe                          3
     $shift                          2
     $shiftx                         1
     $sshl                           1
     $sub                            7
     $xor                            1

5.168. Executing RS_DSP_MULTADD pass.

5.169. Executing WREDUCE pass (reducing word size of cells).

5.170. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$2787 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/murax_symbiflow.v:22.9-33.4|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3719.13-3725.4|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:726.3-731.6|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4358.18-4370.4"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$2786 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/murax_symbiflow.v:22.9-33.4|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3726.9-3734.4|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:766.3-773.6|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4358.18-4370.4"
Warning: The synchronous register element Generic DFF $auto$ff.cc:298:slice$2781 (type: $sdffe) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/murax_symbiflow.v:22.9-33.4|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3735.9-3743.4|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:766.3-773.6|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4358.18-4370.4"

5.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.172. Executing TECHMAP pass (map to technology primitives).

5.172.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.172.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.173. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1587
   Number of wire bits:          11074
   Number of public wires:        1156
   Number of public wire bits:    9835
   Number of memories:               7
   Number of memory bits:        34048
   Number of processes:              0
   Number of cells:                826
     $add                           15
     $adff                          36
     $adffe                         30
     $and                           33
     $dff                           17
     $dffe                          50
     $eq                           100
     $logic_and                    106
     $logic_not                     68
     $logic_or                      37
     $meminit                        4
     $memrd_v2                       8
     $memwr_v2                       7
     $mux                          199
     $ne                             6
     $neg                            1
     $not                           10
     $or                             4
     $pmux                          24
     $print                          2
     $reduce_and                    15
     $reduce_bool                   26
     $reduce_or                      9
     $sdff                           1
     $sdffce                         3
     $sdffe                          3
     $shift                          2
     $shiftx                         1
     $sshl                           1
     $sub                            7
     $xor                            1

5.174. Executing TECHMAP pass (map to technology primitives).

5.174.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.174.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.175. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1587
   Number of wire bits:          11074
   Number of public wires:        1156
   Number of public wire bits:    9835
   Number of memories:               7
   Number of memory bits:        34048
   Number of processes:              0
   Number of cells:                826
     $add                           15
     $adff                          36
     $adffe                         30
     $and                           33
     $dff                           17
     $dffe                          50
     $eq                           100
     $logic_and                    106
     $logic_not                     68
     $logic_or                      37
     $meminit                        4
     $memrd_v2                       8
     $memwr_v2                       7
     $mux                          199
     $ne                             6
     $neg                            1
     $not                           10
     $or                             4
     $pmux                          24
     $print                          2
     $reduce_and                    15
     $reduce_bool                   26
     $reduce_or                      9
     $sdff                           1
     $sdffce                         3
     $sdffe                          3
     $shift                          2
     $shiftx                         1
     $sshl                           1
     $sub                            7
     $xor                            1

5.176. Executing TECHMAP pass (map to technology primitives).

5.176.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.176.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.177. Executing TECHMAP pass (map to technology primitives).

5.177.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.177.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.178. Executing TECHMAP pass (map to technology primitives).

5.178.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

5.178.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.179. Executing RS_DSP_SIMD pass.

5.180. Executing TECHMAP pass (map to technology primitives).

5.180.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

5.180.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.181. Executing TECHMAP pass (map to technology primitives).

5.181.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

5.181.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

5.182. Executing rs_pack_dsp_regs pass.

5.183. Executing RS_DSP_IO_REGS pass.

5.184. Executing TECHMAP pass (map to technology primitives).

5.184.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

5.184.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

5.185. Executing TECHMAP pass (map to technology primitives).

5.185.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

5.185.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

5.186. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1587
   Number of wire bits:          11074
   Number of public wires:        1156
   Number of public wire bits:    9835
   Number of memories:               7
   Number of memory bits:        34048
   Number of processes:              0
   Number of cells:                826
     $add                           15
     $adff                          36
     $adffe                         30
     $and                           33
     $dff                           17
     $dffe                          50
     $eq                           100
     $logic_and                    106
     $logic_not                     68
     $logic_or                      37
     $meminit                        4
     $memrd_v2                       8
     $memwr_v2                       7
     $mux                          199
     $ne                             6
     $neg                            1
     $not                           10
     $or                             4
     $pmux                          24
     $print                          2
     $reduce_and                    15
     $reduce_bool                   26
     $reduce_or                      9
     $sdff                           1
     $sdffce                         3
     $sdffe                          3
     $shift                          2
     $shiftx                         1
     $sshl                           1
     $sub                            7
     $xor                            1

5.187. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module murax_symbiflow:
  creating $macc model for $flatten\murax.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4491$858 ($add).
  creating $macc model for $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1497$163 ($add).
  creating $macc model for $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1498$164 ($add).
  creating $macc model for $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1930$312 ($add).
  creating $macc model for $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2489$453 ($add).
  creating $macc model for $flatten\murax.\system_cpu.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1479$160 ($sub).
  creating $macc model for $flatten\murax.\system_cpu.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2735$595 ($sub).
  creating $macc model for $flatten\murax.\system_timer.\prescaler_1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:727$116 ($add).
  creating $macc model for $flatten\murax.\system_timer.\timerA.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:768$125 ($add).
  creating $macc model for $flatten\murax.\system_timer.\timerB.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:768$125 ($add).
  creating $macc model for $flatten\murax.\system_uartCtrl.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3561$772 ($sub).
  creating $macc model for $flatten\murax.\system_uartCtrl.\streamFifo_2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:658$89 ($add).
  creating $macc model for $flatten\murax.\system_uartCtrl.\streamFifo_2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:674$94 ($add).
  creating $macc model for $flatten\murax.\system_uartCtrl.\streamFifo_2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:689$107 ($sub).
  creating $macc model for $flatten\murax.\system_uartCtrl.\streamFifo_3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:658$89 ($add).
  creating $macc model for $flatten\murax.\system_uartCtrl.\streamFifo_3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:674$94 ($add).
  creating $macc model for $flatten\murax.\system_uartCtrl.\streamFifo_3.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:689$107 ($sub).
  creating $macc model for $flatten\murax.\system_uartCtrl.\uartCtrl_1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:566$72 ($sub).
  creating $macc model for $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:417$50 ($add).
  creating $macc model for $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$57 ($neg).
  creating $macc model for $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:411$49 ($sub).
  creating $macc model for $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:168$10 ($add).
  creating $macc model for $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:249$19 ($add).
  merging $macc model for $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1498$164 into $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1497$163.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:168$10.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:411$49.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$57.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:417$50.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\uartCtrl_1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:566$72.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\streamFifo_3.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:689$107.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\streamFifo_3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:674$94.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\streamFifo_3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:658$89.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\streamFifo_2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:689$107.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\streamFifo_2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:674$94.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\streamFifo_2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:658$89.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3561$772.
  creating $alu model for $macc $flatten\murax.\system_timer.\timerB.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:768$125.
  creating $alu model for $macc $flatten\murax.\system_timer.\timerA.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:768$125.
  creating $alu model for $macc $flatten\murax.\system_timer.\prescaler_1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:727$116.
  creating $alu model for $macc $flatten\murax.\system_cpu.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2735$595.
  creating $alu model for $macc $flatten\murax.\system_cpu.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1479$160.
  creating $alu model for $macc $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2489$453.
  creating $alu model for $macc $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1930$312.
  creating $alu model for $macc $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:249$19.
  creating $alu model for $macc $flatten\murax.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4491$858.
  creating $macc cell for $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1497$163: $auto$alumacc.cc:365:replace_macc$2937
  creating $alu model for $flatten\murax.\system_uartCtrl.\streamFifo_2.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:680$95 ($eq): merged with $flatten\murax.\system_uartCtrl.\streamFifo_2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:689$107.
  creating $alu cell for $flatten\murax.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4491$858: $auto$alumacc.cc:485:replace_alu$2938
  creating $alu cell for $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:249$19: $auto$alumacc.cc:485:replace_alu$2941
  creating $alu cell for $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1930$312: $auto$alumacc.cc:485:replace_alu$2944
  creating $alu cell for $flatten\murax.\system_cpu.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2489$453: $auto$alumacc.cc:485:replace_alu$2947
  creating $alu cell for $flatten\murax.\system_cpu.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:1479$160: $auto$alumacc.cc:485:replace_alu$2950
  creating $alu cell for $flatten\murax.\system_cpu.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2735$595: $auto$alumacc.cc:485:replace_alu$2953
  creating $alu cell for $flatten\murax.\system_timer.\prescaler_1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:727$116: $auto$alumacc.cc:485:replace_alu$2956
  creating $alu cell for $flatten\murax.\system_timer.\timerA.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:768$125: $auto$alumacc.cc:485:replace_alu$2959
  creating $alu cell for $flatten\murax.\system_timer.\timerB.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:768$125: $auto$alumacc.cc:485:replace_alu$2962
  creating $alu cell for $flatten\murax.\system_uartCtrl.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:3561$772: $auto$alumacc.cc:485:replace_alu$2965
  creating $alu cell for $flatten\murax.\system_uartCtrl.\streamFifo_2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:658$89: $auto$alumacc.cc:485:replace_alu$2968
  creating $alu cell for $flatten\murax.\system_uartCtrl.\streamFifo_2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:674$94: $auto$alumacc.cc:485:replace_alu$2971
  creating $alu cell for $flatten\murax.\system_uartCtrl.\streamFifo_2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:689$107, $flatten\murax.\system_uartCtrl.\streamFifo_2.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:680$95: $auto$alumacc.cc:485:replace_alu$2974
  creating $alu cell for $flatten\murax.\system_uartCtrl.\streamFifo_3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:658$89: $auto$alumacc.cc:485:replace_alu$2979
  creating $alu cell for $flatten\murax.\system_uartCtrl.\streamFifo_3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:674$94: $auto$alumacc.cc:485:replace_alu$2982
  creating $alu cell for $flatten\murax.\system_uartCtrl.\streamFifo_3.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:689$107: $auto$alumacc.cc:485:replace_alu$2985
  creating $alu cell for $flatten\murax.\system_uartCtrl.\uartCtrl_1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:566$72: $auto$alumacc.cc:485:replace_alu$2988
  creating $alu cell for $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:417$50: $auto$alumacc.cc:485:replace_alu$2991
  creating $alu cell for $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:0$57: $auto$alumacc.cc:485:replace_alu$2994
  creating $alu cell for $flatten\murax.\system_uartCtrl.\uartCtrl_1.\rx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:411$49: $auto$alumacc.cc:485:replace_alu$2997
  creating $alu cell for $flatten\murax.\system_uartCtrl.\uartCtrl_1.\tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:168$10: $auto$alumacc.cc:485:replace_alu$3000
  created 21 $alu and 1 $macc cells.

5.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.190. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

5.191. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.193. Executing OPT_SHARE pass.

5.194. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=140, #solve=0, #remove=0, time=0.01 sec.]

5.195. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 1 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

5.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

5.198. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.199. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.200. Executing OPT_SHARE pass.

5.201. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=140, #solve=0, #remove=0, time=0.01 sec.]

5.202. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 2

5.204. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1628
   Number of wire bits:          11420
   Number of public wires:        1155
   Number of public wire bits:    9803
   Number of memories:               7
   Number of memory bits:        34048
   Number of processes:              0
   Number of cells:                825
     $adff                          36
     $adffe                         30
     $alu                           21
     $and                           33
     $dff                           17
     $dffe                          50
     $eq                            99
     $logic_and                    106
     $logic_not                     68
     $logic_or                      37
     $macc                           1
     $meminit                        4
     $memrd_v2                       8
     $memwr_v2                       7
     $mux                          199
     $ne                             6
     $not                           10
     $or                             4
     $pmux                          24
     $print                          2
     $reduce_and                    16
     $reduce_bool                   26
     $reduce_or                      9
     $sdff                           1
     $sdffce                         3
     $sdffe                          3
     $shift                          2
     $shiftx                         1
     $sshl                           1
     $xor                            1

5.205. Executing MEMORY pass.

5.205.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.205.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.205.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing murax_symbiflow.murax.system_cpu.RegFilePlugin_regFile write port 0.
  Analyzing murax_symbiflow.murax.system_ram.ram_symbol0 write port 0.
  Analyzing murax_symbiflow.murax.system_ram.ram_symbol1 write port 0.
  Analyzing murax_symbiflow.murax.system_ram.ram_symbol2 write port 0.
  Analyzing murax_symbiflow.murax.system_ram.ram_symbol3 write port 0.
  Analyzing murax_symbiflow.murax.system_uartCtrl.streamFifo_2.ram write port 0.
  Analyzing murax_symbiflow.murax.system_uartCtrl.streamFifo_3.ram write port 0.

5.205.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.205.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\murax.system_cpu.RegFilePlugin_regFile'[0] in module `\murax_symbiflow': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\murax.system_cpu.RegFilePlugin_regFile'[1] in module `\murax_symbiflow': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\murax.system_ram.ram_symbol0'[0] in module `\murax_symbiflow': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\murax.system_ram.ram_symbol1'[0] in module `\murax_symbiflow': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\murax.system_ram.ram_symbol2'[0] in module `\murax_symbiflow': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\murax.system_ram.ram_symbol3'[0] in module `\murax_symbiflow': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\murax.system_uartCtrl.streamFifo_2.ram'[0] in module `\murax_symbiflow': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\murax.system_uartCtrl.streamFifo_3.ram'[0] in module `\murax_symbiflow': merging output FF to cell.
    Write port 0: non-transparent.

5.205.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 8 unused cells and 120 unused wires.
<suppressed ~9 debug messages>

5.205.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory murax_symbiflow.murax.system_cpu.RegFilePlugin_regFile by address:

5.205.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.205.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.205.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.206. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1620
   Number of wire bits:          11308
   Number of public wires:        1155
   Number of public wire bits:    9803
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                805
     $adff                          36
     $adffe                         30
     $alu                           21
     $and                           33
     $dff                           13
     $dffe                          46
     $eq                            99
     $logic_and                    106
     $logic_not                     68
     $logic_or                      37
     $macc                           1
     $mem_v2                         7
     $mux                          199
     $ne                             6
     $not                           10
     $or                             4
     $pmux                          24
     $print                          2
     $reduce_and                    16
     $reduce_bool                   26
     $reduce_or                      9
     $sdff                           1
     $sdffce                         3
     $sdffe                          3
     $shift                          2
     $shiftx                         1
     $sshl                           1
     $xor                            1

5.207. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1701 ... murax_symbiflow.$flatten\murax.\system_cpu.$procmux$1707 to a pmux with 2 cases.
Converted 2 (p)mux cells into 1 pmux cells.
<suppressed ~154 debug messages>

5.208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.209. Executing MEMORY_LIBMAP pass (mapping memories to cells).

5.210. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory murax_symbiflow.murax.system_cpu.RegFilePlugin_regFile via $__RS_FACTOR_BRAM36_TDP
mapping memory murax_symbiflow.murax.system_ram.ram_symbol0 via $__RS_FACTOR_BRAM18_SDP
mapping memory murax_symbiflow.murax.system_ram.ram_symbol1 via $__RS_FACTOR_BRAM18_SDP
mapping memory murax_symbiflow.murax.system_ram.ram_symbol2 via $__RS_FACTOR_BRAM18_SDP
mapping memory murax_symbiflow.murax.system_ram.ram_symbol3 via $__RS_FACTOR_BRAM18_SDP
using FF mapping for memory murax_symbiflow.murax.system_uartCtrl.streamFifo_2.ram
using FF mapping for memory murax_symbiflow.murax.system_uartCtrl.streamFifo_3.ram
<suppressed ~1721 debug messages>

5.211. Executing Rs_BRAM_Split pass.
 BRAM: murax.system_ram.ram_symbol3.0.0 ($__RS_FACTOR_BRAM18_SDP) + murax.system_ram.ram_symbol2.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_murax.system_ram.ram_symbol3.0.0_murax.system_ram.ram_symbol2.0.0 (BRAM2x18_SDP)
 BRAM: murax.system_ram.ram_symbol1.0.0 ($__RS_FACTOR_BRAM18_SDP) + murax.system_ram.ram_symbol0.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_murax.system_ram.ram_symbol1.0.0_murax.system_ram.ram_symbol0.0.0 (BRAM2x18_SDP)

5.212. Executing TECHMAP pass (map to technology primitives).

5.212.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

5.212.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~40 debug messages>

5.213. Executing TECHMAP pass (map to technology primitives).

5.213.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

5.213.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~80 debug messages>

5.214. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~10 debug messages>

5.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap$techmap3183\murax.system_cpu.RegFilePlugin_regFile.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$3176.
    dead port 2/2 on $mux $techmap$techmap3183\murax.system_cpu.RegFilePlugin_regFile.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$3176.
    dead port 1/2 on $mux $flatten\murax.\system_cpu.$procmux$2140.
    dead port 2/2 on $mux $flatten\murax.\system_cpu.$procmux$2140.
    dead port 1/2 on $mux $flatten\murax.\system_ram.$procmux$1255.
    dead port 2/2 on $mux $flatten\murax.\system_ram.$procmux$1255.
    dead port 1/2 on $mux $flatten\murax.\system_ram.$procmux$1264.
    dead port 2/2 on $mux $flatten\murax.\system_ram.$procmux$1264.
    dead port 1/2 on $mux $flatten\murax.\system_ram.$procmux$1273.
    dead port 2/2 on $mux $flatten\murax.\system_ram.$procmux$1273.
    dead port 1/2 on $mux $flatten\murax.\system_ram.$procmux$1282.
    dead port 2/2 on $mux $flatten\murax.\system_ram.$procmux$1282.
Removed 12 multiplexer ports.
<suppressed ~142 debug messages>

5.218. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.220. Executing OPT_SHARE pass.

5.221. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:298:slice$2781 ($dff) from module murax_symbiflow (D = $auto$rtlil.cc:2613:Mux$3197, Q = \murax.system_timer.timerB.counter).
Adding EN signal on $auto$ff.cc:298:slice$2786 ($dff) from module murax_symbiflow (D = $auto$rtlil.cc:2613:Mux$3201, Q = \murax.system_timer.timerA.counter).
Adding EN signal on murax_symbiflow:murax.system_cpu.execute_CsrPlugin_readDataRegValid_2908 ($dff) from module murax_symbiflow (D = $auto$rtlil.cc:2613:Mux$3211, Q = \murax.system_cpu.execute_CsrPlugin_readDataRegValid).
[#visit=137, #solve=0, #remove=0, time=0.01 sec.]

5.222. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 2 unused cells and 164 unused wires.
<suppressed ~3 debug messages>

5.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~2 debug messages>

5.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

5.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.227. Executing OPT_SHARE pass.

5.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=137, #solve=0, #remove=0, time=0.01 sec.]

5.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.231. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

5.232. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.233. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.234. Executing OPT_SHARE pass.

5.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=137, #solve=0, #remove=0, time=0.01 sec.]

5.236. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 3

5.238. Executing PMUXTREE pass.

5.239. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3453 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3455 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3445 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3447 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3437 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3439 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3425 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3427 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3421 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3423 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3405 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3407 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3395 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3397 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3385 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3387 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3377 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3379 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3357 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3359 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3337 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3339 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3301 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3303 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3279 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3281 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3271 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3273 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3251 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3253 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3243 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3245 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3235 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3237 to a pmux with 2 cases.
Converting murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3227 ... murax_symbiflow.$auto$pmuxtree.cc:65:recursive_mux_generator$3229 to a pmux with 2 cases.
Converted 36 (p)mux cells into 18 pmux cells.
<suppressed ~212 debug messages>

5.240. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \murax.system_uartCtrl.streamFifo_2.ram in module \murax_symbiflow:
  created 16 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of murax_symbiflow.murax.system_uartCtrl.streamFifo_2.ram: $\murax.system_uartCtrl.streamFifo_2.ram$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \murax.system_uartCtrl.streamFifo_3.ram in module \murax_symbiflow:
  created 16 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of murax_symbiflow.murax.system_uartCtrl.streamFifo_3.ram: $\murax.system_uartCtrl.streamFifo_3.ram$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.

5.241. Executing TECHMAP pass (map to technology primitives).

5.241.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.241.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

5.241.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:9d7c541a436e2c9bb59914d3a53cc61c099f37b0$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx'.

5.241.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9d7c541a436e2c9bb59914d3a53cc61c099f37b0$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4714.
    dead port 2/2 on $mux $procmux$4708.
    dead port 2/2 on $mux $procmux$4702.
Removed 3 multiplexer ports.
<suppressed ~559 debug messages>

5.241.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9d7c541a436e2c9bb59914d3a53cc61c099f37b0$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx.
<suppressed ~2 debug messages>
Removed 0 unused cells and 9 unused wires.
Using extmapper maccmap for cells of type $macc.
  add \murax.system_cpu.decode_to_execute_SRC1 (32 bits, signed)
  add { 1'0 \murax.system_cpu._zz_171 [0] } (2 bits, signed)
  add \murax.system_cpu._zz_170 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~3810 debug messages>

5.242. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               4495
   Number of wire bits:          52853
   Number of public wires:        1187
   Number of public wire bits:   10059
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7794
     $_AND_                       1216
     $_DFFE_PN_                    531
     $_DFFE_PP0P_                   91
     $_DFFE_PP1P_                    5
     $_DFFE_PP_                    168
     $_DFF_PP0_                    112
     $_DFF_PP1_                      9
     $_DFF_P_                      416
     $_MUX_                       2485
     $_NOT_                        491
     $_OR_                        1264
     $_XOR_                        937
     $print                          2
     CARRY                          64
     TDP_RAM18KX2                    2
     TDP_RAM36K                      1

5.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~2083 debug messages>

5.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~1428 debug messages>
Removed a total of 476 cells.

5.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.248. Executing OPT_SHARE pass.

5.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1332, #solve=0, #remove=0, time=0.04 sec.]

5.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 363 unused cells and 2416 unused wires.
<suppressed ~365 debug messages>

5.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~1 debug messages>

5.252. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.253. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.255. Executing OPT_SHARE pass.

5.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1305, #solve=0, #remove=0, time=0.04 sec.]

5.257. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 2

5.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~462 debug messages>

5.260. Executing TECHMAP pass (map to technology primitives).

5.260.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.260.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

5.261. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               2277
   Number of wire bits:          14174
   Number of public wires:        1186
   Number of public wire bits:   10058
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5257
     $_AND_                        859
     $_DFFE_PN_                    513
     $_DFFE_PP0P_                   91
     $_DFFE_PP1N_                    2
     $_DFFE_PP1P_                    3
     $_DFFE_PP_                    168
     $_DFF_PP0_                    105
     $_DFF_PP1_                      9
     $_DFF_P_                      414
     $_MUX_                       1692
     $_NOT_                        310
     $_OR_                         671
     $_XOR_                        351
     $print                          2
     CARRY                          64
     TDP_RAM18KX2                    2
     TDP_RAM36K                      1

5.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.263. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.264. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.265. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.266. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1305, #solve=0, #remove=0, time=0.04 sec.]

5.268. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 40 unused wires.
<suppressed ~1 debug messages>

5.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.272. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.273. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.275. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1305, #solve=0, #remove=0, time=0.03 sec.]

5.276. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.279. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.280. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.281. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.282. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1305, #solve=0, #remove=0, time=0.04 sec.]

5.284. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1305, #solve=468, #remove=0, time=0.09 sec.]

5.285. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.287. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               2237
   Number of wire bits:          13937
   Number of public wires:        1186
   Number of public wire bits:   10058
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5256
     $_AND_                        858
     $_DFFE_PN_                    513
     $_DFFE_PP0P_                   91
     $_DFFE_PP1N_                    2
     $_DFFE_PP1P_                    3
     $_DFFE_PP_                    168
     $_DFF_PP0_                    105
     $_DFF_PP1_                      9
     $_DFF_P_                      414
     $_MUX_                       1692
     $_NOT_                        310
     $_OR_                         671
     $_XOR_                        351
     $print                          2
     CARRY                          64
     TDP_RAM18KX2                    2
     TDP_RAM36K                      1

   Number of Generic REGs:          1305

ABC-DFF iteration : 1

5.288. Executing ABC pass (technology mapping using ABC).

5.288.1. Summary of detected clock domains:
  222 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2767, arst={ }, srst={ }
  13 cells in clk=\io_mainClk, en=!$auto$simplemap.cc:158:logic_reduce$4459, arst=\murax.resetCtrl_systemReset, srst={ }
  8 cells in clk=\io_mainClk, en=$auto$simplemap.cc:240:simplemap_eqne$4373, arst=\murax.resetCtrl_systemReset, srst={ }
  9 cells in clk=\io_mainClk, en=$auto$simplemap.cc:240:simplemap_eqne$4319, arst=\murax.resetCtrl_systemReset, srst={ }
  12 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2772, arst=\murax.resetCtrl_systemReset, srst={ }
  14 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2789, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2778, arst=\murax.resetCtrl_systemReset, srst={ }
  124 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2778, arst={ }, srst={ }
  28 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2795, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2783, arst=\murax.resetCtrl_systemReset, srst={ }
  139 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2783, arst={ }, srst={ }
  9 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2801, arst=\murax.resetCtrl_systemReset, srst={ }
  36 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2807, arst={ }, srst={ }
  33 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2810, arst={ }, srst={ }
  36 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2804, arst={ }, srst={ }
  54 cells in clk=\io_mainClk, en=$flatten\murax.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4523$863_Y, arst={ }, srst={ }
  5 cells in clk=\io_mainClk, en=$flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2818, arst=\murax.resetCtrl_systemReset, srst={ }
  67 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2821, arst=\murax.resetCtrl_systemReset, srst={ }
  34 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2824, arst={ }, srst={ }
  36 cells in clk=\io_mainClk, en=!\murax.system_cpu.fetch_arbitration_isStuck, arst={ }, srst={ }
  178 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2852, arst=\murax.resetCtrl_systemReset, srst={ }
  6 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2849, arst=\murax.resetCtrl_systemReset, srst={ }
  11 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2858, arst=\murax.resetCtrl_systemReset, srst={ }
  220 cells in clk=\io_mainClk, en=!\murax.system_cpu.decode_arbitration_isStuck, arst={ }, srst={ }
  8 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2867, arst=\murax.resetCtrl_systemReset, srst={ }
  547 cells in clk=\io_mainClk, en=!\murax.system_cpu.execute_arbitration_isStuckByOthers, arst={ }, srst={ }
  14 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2861, arst=\murax.resetCtrl_systemReset, srst={ }
  16 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2831, arst=\murax.resetCtrl_systemReset, srst={ }
  26 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2905, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$3221, arst={ }, srst={ }
  760 cells in clk=\io_mainClk, en=!\murax.system_cpu.decode_arbitration_isStuckByOthers, arst={ }, srst={ }
  55 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2864, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2846, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2855, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=\murax.system_cpu._zz_140, arst=\murax.resetCtrl_systemReset, srst={ }
  7 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2843, arst=\murax.resetCtrl_systemReset, srst={ }
  6 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2834, arst=\murax.resetCtrl_systemReset, srst={ }
  78 cells in clk=\io_mainClk, en=\murax.system_cpu._zz_145, arst={ }, srst={ }
  76 cells in clk=\io_mainClk, en=!\murax.system_apbBridge._zz_2, arst={ }, srst={ }
  22 cells in clk=\io_mainClk, en=\murax._zz_108, arst={ }, srst={ }
  127 cells in clk=\io_mainClk, en=!\murax._zz_3, arst={ }, srst={ }
  749 cells in clk=\io_mainClk, en={ }, arst=\murax.resetCtrl_systemReset, srst={ }
  1401 cells in clk=\io_mainClk, en={ }, arst={ }, srst={ }
  32 cells in clk=\io_mainClk, en=!\murax.system_ram.io_bus_cmd_valid, arst={ }, srst={ }

  #logic partitions = 45

5.288.2. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk
Extracted 1401 gates and 1900 wires to a netlist network with 498 inputs and 599 outputs (dfl=1).

5.288.2.1. Executing ABC.
[Time = 0.18 sec.]

5.288.3. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.decode_arbitration_isStuckByOthers
Extracted 758 gates and 985 wires to a netlist network with 226 inputs and 498 outputs (dfl=1).

5.288.3.1. Executing ABC.
[Time = 0.10 sec.]

5.288.4. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, asynchronously reset by $abc$14156$lo003
Extracted 749 gates and 976 wires to a netlist network with 225 inputs and 280 outputs (dfl=1).

5.288.4.1. Executing ABC.
[Time = 0.13 sec.]

5.288.5. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$17209$murax.system_cpu.execute_arbitration_isStuckByOthers
Extracted 513 gates and 834 wires to a netlist network with 319 inputs and 145 outputs (dfl=1).

5.288.5.1. Executing ABC.
[Time = 0.11 sec.]

5.288.6. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$17209$auto$opt_dff.cc:220:make_patterns_logic$2767
Extracted 222 gates and 372 wires to a netlist network with 149 inputs and 136 outputs (dfl=1).

5.288.6.1. Executing ABC.
[Time = 0.09 sec.]

5.288.7. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.decode_arbitration_isStuck
Extracted 220 gates and 342 wires to a netlist network with 122 inputs and 152 outputs (dfl=1).

5.288.7.1. Executing ABC.
[Time = 0.08 sec.]

5.288.8. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2852, asynchronously reset by $abc$14156$lo003
Extracted 178 gates and 247 wires to a netlist network with 69 inputs and 95 outputs (dfl=1).

5.288.8.1. Executing ABC.
[Time = 0.08 sec.]

5.288.9. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2783
Extracted 139 gates and 192 wires to a netlist network with 52 inputs and 37 outputs (dfl=1).

5.288.9.1. Executing ABC.
[Time = 0.10 sec.]

5.288.10. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$17209$lo000
Extracted 94 gates and 167 wires to a netlist network with 71 inputs and 73 outputs (dfl=1).

5.288.10.1. Executing ABC.
[Time = 0.08 sec.]

5.288.11. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2778
Extracted 124 gates and 146 wires to a netlist network with 21 inputs and 35 outputs (dfl=1).

5.288.11.1. Executing ABC.
[Time = 0.11 sec.]

5.288.12. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax.system_cpu._zz_145
Extracted 78 gates and 123 wires to a netlist network with 43 inputs and 73 outputs (dfl=1).

5.288.12.1. Executing ABC.
[Time = 0.08 sec.]

5.288.13. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$17209$lo001
Extracted 76 gates and 129 wires to a netlist network with 53 inputs and 70 outputs (dfl=1).

5.288.13.1. Executing ABC.
[Time = 0.05 sec.]

5.288.14. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2821, asynchronously reset by $abc$14156$lo003
Extracted 67 gates and 134 wires to a netlist network with 67 inputs and 67 outputs (dfl=1).

5.288.14.1. Executing ABC.
[Time = 0.07 sec.]

5.288.15. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2864, asynchronously reset by $abc$14156$lo003
Extracted 55 gates and 104 wires to a netlist network with 48 inputs and 5 outputs (dfl=1).

5.288.15.1. Executing ABC.
[Time = 0.07 sec.]

5.288.16. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $flatten\murax.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4523$863_Y
Extracted 54 gates and 136 wires to a netlist network with 81 inputs and 39 outputs (dfl=1).

5.288.16.1. Executing ABC.
[Time = 0.07 sec.]

5.288.17. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2804
Extracted 36 gates and 56 wires to a netlist network with 20 inputs and 35 outputs (dfl=1).

5.288.17.1. Executing ABC.
[Time = 0.05 sec.]

5.288.18. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.fetch_arbitration_isStuck
Extracted 36 gates and 73 wires to a netlist network with 37 inputs and 34 outputs (dfl=1).

5.288.18.1. Executing ABC.
[Time = 0.05 sec.]

5.288.19. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2807
Extracted 36 gates and 56 wires to a netlist network with 20 inputs and 36 outputs (dfl=1).

5.288.19.1. Executing ABC.
[Time = 0.05 sec.]

5.288.20. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2824
Extracted 34 gates and 68 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

5.288.20.1. Executing ABC.
[Time = 0.05 sec.]

5.288.21. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2810
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 33 outputs (dfl=1).

5.288.21.1. Executing ABC.
[Time = 0.05 sec.]

5.288.22. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$murax.system_ram.io_bus_cmd_valid
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

5.288.22.1. Executing ABC.
[Time = 0.05 sec.]

5.288.23. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2795, asynchronously reset by $abc$14156$lo003
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 11 outputs (dfl=1).

5.288.23.1. Executing ABC.
[Time = 0.05 sec.]

5.288.24. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2905
Extracted 26 gates and 34 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

5.288.24.1. Executing ABC.
[Time = 0.05 sec.]

5.288.25. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$14156$murax._zz_108
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 12 outputs (dfl=1).

5.288.25.1. Executing ABC.
[Time = 0.05 sec.]

5.288.26. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2831, asynchronously reset by $abc$14156$lo003
Extracted 16 gates and 31 wires to a netlist network with 14 inputs and 9 outputs (dfl=1).

5.288.26.1. Executing ABC.
[Time = 0.06 sec.]

5.288.27. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2789, asynchronously reset by $abc$14156$lo003
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 10 outputs (dfl=1).

5.288.27.1. Executing ABC.
[Time = 0.06 sec.]

5.288.28. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2861, asynchronously reset by $abc$14156$lo003
Extracted 14 gates and 25 wires to a netlist network with 10 inputs and 11 outputs (dfl=1).

5.288.28.1. Executing ABC.
[Time = 0.06 sec.]

5.288.29. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$auto$simplemap.cc:158:logic_reduce$4459, asynchronously reset by $abc$14156$lo003
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 6 outputs (dfl=1).

5.288.29.1. Executing ABC.
[Time = 0.06 sec.]

5.288.30. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2772, asynchronously reset by $abc$14156$lo003
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

5.288.30.1. Executing ABC.
[Time = 0.05 sec.]

5.288.31. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2858, asynchronously reset by $abc$14156$lo003
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

5.288.31.1. Executing ABC.
[Time = 0.06 sec.]

5.288.32. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21086$auto$opt_dff.cc:195:make_patterns_logic$3221
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.288.32.1. Executing ABC.
[Time = 0.06 sec.]

5.288.33. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$simplemap.cc:240:simplemap_eqne$4319, asynchronously reset by $abc$14156$lo003
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 6 outputs (dfl=1).

5.288.33.1. Executing ABC.
[Time = 0.06 sec.]

5.288.34. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2801, asynchronously reset by $abc$14156$lo003
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 8 outputs (dfl=1).

5.288.34.1. Executing ABC.
[Time = 0.06 sec.]

5.288.35. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$simplemap.cc:240:simplemap_eqne$4373, asynchronously reset by $abc$14156$lo003
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 5 outputs (dfl=1).

5.288.35.1. Executing ABC.
[Time = 0.05 sec.]

5.288.36. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2867, asynchronously reset by $abc$14156$lo003
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 7 outputs (dfl=1).

5.288.36.1. Executing ABC.
[Time = 0.06 sec.]

5.288.37. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2843, asynchronously reset by $abc$14156$lo003
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs (dfl=1).

5.288.37.1. Executing ABC.
[Time = 0.05 sec.]

5.288.38. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2834, asynchronously reset by $abc$14156$lo003
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

5.288.38.1. Executing ABC.
[Time = 0.06 sec.]

5.288.39. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2849, asynchronously reset by $abc$14156$lo003
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.288.39.1. Executing ABC.
[Time = 0.06 sec.]

5.288.40. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], asynchronously reset by $abc$14156$lo003
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=1).

5.288.40.1. Executing ABC.
[Time = 0.04 sec.]

5.288.41. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2783, asynchronously reset by $abc$14156$lo003
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

5.288.41.1. Executing ABC.
[Time = 0.06 sec.]

5.288.42. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2778, asynchronously reset by $abc$14156$lo003
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

5.288.42.1. Executing ABC.
[Time = 0.06 sec.]

5.288.43. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2846, asynchronously reset by $abc$14156$lo003
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs (dfl=1).

5.288.43.1. Executing ABC.
[Time = 0.05 sec.]

5.288.44. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2818, asynchronously reset by $abc$14156$lo003
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

5.288.44.1. Executing ABC.
[Time = 0.07 sec.]

5.288.45. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$16181$murax.system_cpu._zz_140, asynchronously reset by $abc$14156$lo003
Extracted 4 gates and 7 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

5.288.45.1. Executing ABC.
[Time = 0.07 sec.]

5.288.46. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$17988$auto$opt_dff.cc:220:make_patterns_logic$2855, asynchronously reset by $abc$14156$lo003
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

5.288.46.1. Executing ABC.
[Time = 0.06 sec.]

5.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~25 debug messages>

5.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

5.291. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.292. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.294. Executing OPT_SHARE pass.

5.295. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$19177$auto$blifparse.cc:377:parse_blif$19179 ($_DFFE_PP0P_) from module murax_symbiflow (D = $abc$19177$abc$17988$murax.system_cpu._zz_139[1], Q = $abc$19177$lo01).
Adding EN signal on $abc$19177$auto$blifparse.cc:377:parse_blif$19178 ($_DFFE_PP0P_) from module murax_symbiflow (D = $abc$19177$abc$17988$murax.system_cpu._zz_139[0], Q = $abc$19177$lo00).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14358 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo201).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14357 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo200).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14356 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo199).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14355 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo198).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14354 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo197).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14353 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo196).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14352 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo195).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14351 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo194).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14350 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo193).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14349 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo192).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14348 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo191).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14347 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo190).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14346 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo189).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14345 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo188).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14344 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo187).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14343 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo186).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14342 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo185).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14341 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo184).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14340 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo183).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14339 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo182).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14338 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo181).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14337 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo180).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14336 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo179).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14335 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo178).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14334 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo177).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14333 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo176).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14332 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo175).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14331 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo174).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14330 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo173).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14329 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo172).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14328 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo171).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14327 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo170).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14326 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo169).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14325 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo168).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14324 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo167).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14323 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo166).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14322 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo165).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14321 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo164).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14320 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo163).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14319 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo162).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14318 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo161).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14317 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo160).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14316 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo159).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14315 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo158).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14314 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo157).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14313 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo156).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14312 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo155).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14311 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo154).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14310 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo153).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14309 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo152).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14308 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo151).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14307 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo150).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14306 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo149).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14305 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo148).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14304 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo147).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14303 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo146).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14302 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo145).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14301 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo144).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14300 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo143).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14299 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo142).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14298 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo141).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14395 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo238).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14399 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo242).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14403 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo246).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14407 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo250).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14411 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo254).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14415 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo258).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14419 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo262).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14423 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo266).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14396 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo239).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14400 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo243).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14404 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo247).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14408 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo251).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14412 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo255).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14416 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo259).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14420 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo263).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14424 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo267).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14397 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo240).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14401 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo244).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14405 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo248).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14409 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo252).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14413 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo256).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14417 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo260).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14421 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo264).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14425 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo268).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14360 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo203).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14359 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo202).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14398 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo241).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14402 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo245).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14406 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo249).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14410 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo253).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14414 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo257).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14418 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo261).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14422 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo265).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14393 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo236).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14394 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo237).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14361 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo204).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14362 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo205).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14363 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo206).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14364 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo207).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14365 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo208).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14366 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo209).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14367 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo210).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14368 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo211).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14369 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo212).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14370 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo213).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14371 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo214).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14372 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo215).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14373 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo216).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14374 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo217).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14375 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo218).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14376 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo219).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14377 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo220).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14378 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo221).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14379 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo222).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14380 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo223).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14381 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo224).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14382 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo225).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14383 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo226).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14384 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo227).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14385 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[7], Q = $abc$14156$lo228).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14386 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[0], Q = $abc$14156$lo229).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14387 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[1], Q = $abc$14156$lo230).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14388 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[2], Q = $abc$14156$lo231).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14389 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[3], Q = $abc$14156$lo232).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14390 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[4], Q = $abc$14156$lo233).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14391 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[5], Q = $abc$14156$lo234).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14392 ($_DFF_P_) from module murax_symbiflow (D = $abc$14156$murax.system_apbBridge._zz_6[6], Q = $abc$14156$lo235).
[#visit=1302, #solve=0, #remove=0, time=0.05 sec.]

5.296. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 131 unused cells and 7813 unused wires.
<suppressed ~288 debug messages>

5.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.298. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.299. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.300. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.301. Executing OPT_SHARE pass.

5.302. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14561 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14560 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14559 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14558 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14557 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14556 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14555 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14554 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14553 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14552 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14551 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14550 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14549 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14548 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14547 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14546 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14545 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14544 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14543 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14542 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14541 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14540 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14539 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14538 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14537 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14536 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14535 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14534 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14533 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14532 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14531 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14530 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14529 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14528 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14527 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14526 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14525 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14524 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14523 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14522 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14521 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14520 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14519 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14518 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14517 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14516 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14515 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14514 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14513 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14512 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14511 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14510 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14509 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14508 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14507 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14506 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14505 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14504 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14503 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14502 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14501 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14500 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14499 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14498 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14497 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14496 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14495 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14494 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14493 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14492 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14491 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14490 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14489 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14488 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14487 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14486 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14485 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14484 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14483 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14482 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14481 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14480 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14479 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14478 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14477 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14476 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14475 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14474 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14473 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14472 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14471 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14470 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14469 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14468 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14467 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14466 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14465 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14464 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14463 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14462 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14461 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14460 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14459 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14458 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14457 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14456 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14455 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14454 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14453 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14452 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14451 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14450 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14449 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14448 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14447 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14446 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14445 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14444 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14443 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14442 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [0]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14441 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [7]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14440 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [6]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14439 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [5]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14438 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [4]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14437 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [3]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14436 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [2]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14435 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [1]).
Adding EN signal on $abc$14156$auto$blifparse.cc:377:parse_blif$14434 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [0]).
[#visit=1302, #solve=0, #remove=0, time=0.05 sec.]

5.303. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 128 unused cells and 130 unused wires.
<suppressed ~129 debug messages>

5.304. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

5.305. Executing ABC pass (technology mapping using ABC).

5.305.1. Summary of detected clock domains:
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n340_, arst={ }, srst={ }
  11 cells in clk=\io_mainClk, en=$abc$18639$new_n337_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n334_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n331_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n328_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n325_, arst={ }, srst={ }
  19 cells in clk=\io_mainClk, en=$abc$18639$new_n322_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n319_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n316_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n358_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n355_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n352_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n349_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n346_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n343_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n313_, arst={ }, srst={ }
  8 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$21292, arst=\murax.resetCtrl_systemReset, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3193_, arst={ }, srst={ }
  11 cells in clk=\io_mainClk, en=!$abc$14156$new_n3183_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3173_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3163_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3153_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3143_, arst={ }, srst={ }
  19 cells in clk=\io_mainClk, en=!$abc$14156$new_n3133_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3123_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3113_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3103_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3093_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3083_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3073_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3063_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3053_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3043_, arst={ }, srst={ }
  5 cells in clk=\io_mainClk, en=$abc$17988$auto$opt_dff.cc:220:make_patterns_logic$2855, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=\murax.system_cpu._zz_140, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$abc$21266$auto$opt_dff.cc:195:make_patterns_logic$2818, arst=\murax.resetCtrl_systemReset, srst={ }
  38 cells in clk=\io_mainClk, en=$abc$21258$auto$opt_dff.cc:195:make_patterns_logic$2846, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=$abc$21236$flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], arst=\murax.resetCtrl_systemReset, srst={ }
  7 cells in clk=\io_mainClk, en=$abc$21228$auto$opt_dff.cc:195:make_patterns_logic$2849, arst=\murax.resetCtrl_systemReset, srst={ }
  17 cells in clk=\io_mainClk, en=$abc$21215$auto$opt_dff.cc:220:make_patterns_logic$2834, arst=\murax.resetCtrl_systemReset, srst={ }
  7 cells in clk=\io_mainClk, en=$abc$21206$auto$opt_dff.cc:220:make_patterns_logic$2843, arst=\murax.resetCtrl_systemReset, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$21195$auto$opt_dff.cc:195:make_patterns_logic$2867, arst=\murax.resetCtrl_systemReset, srst={ }
  12 cells in clk=\io_mainClk, en=$abc$21185$auto$simplemap.cc:240:simplemap_eqne$4373, arst=\murax.resetCtrl_systemReset, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$21172$auto$opt_dff.cc:220:make_patterns_logic$2801, arst=\murax.resetCtrl_systemReset, srst={ }
  11 cells in clk=\io_mainClk, en=$abc$21160$auto$simplemap.cc:240:simplemap_eqne$4319, arst=\murax.resetCtrl_systemReset, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$21086$auto$opt_dff.cc:195:make_patterns_logic$3221, arst={ }, srst={ }
  12 cells in clk=\io_mainClk, en=$abc$21135$auto$opt_dff.cc:195:make_patterns_logic$2858, arst=\murax.resetCtrl_systemReset, srst={ }
  12 cells in clk=\io_mainClk, en=$abc$21120$auto$opt_dff.cc:220:make_patterns_logic$2772, arst=\murax.resetCtrl_systemReset, srst={ }
  16 cells in clk=\io_mainClk, en=!$abc$17209$auto$simplemap.cc:158:logic_reduce$4459, arst=\murax.resetCtrl_systemReset, srst={ }
  11 cells in clk=\io_mainClk, en=$abc$21086$auto$opt_dff.cc:195:make_patterns_logic$2861, arst=\murax.resetCtrl_systemReset, srst={ }
  14 cells in clk=\io_mainClk, en=$abc$21066$auto$opt_dff.cc:220:make_patterns_logic$2789, arst=\murax.resetCtrl_systemReset, srst={ }
  45 cells in clk=\io_mainClk, en=$abc$21051$auto$opt_dff.cc:220:make_patterns_logic$2831, arst=\murax.resetCtrl_systemReset, srst={ }
  27 cells in clk=\io_mainClk, en=\murax._zz_108, arst={ }, srst={ }
  15 cells in clk=\io_mainClk, en=$abc$20999$auto$opt_dff.cc:220:make_patterns_logic$2905, arst={ }, srst={ }
  27 cells in clk=\io_mainClk, en=$abc$20966$auto$opt_dff.cc:220:make_patterns_logic$2795, arst=\murax.resetCtrl_systemReset, srst={ }
  66 cells in clk=\io_mainClk, en=!\murax.system_ram.io_bus_cmd_valid, arst={ }, srst={ }
  52 cells in clk=\io_mainClk, en=$abc$20803$auto$opt_dff.cc:220:make_patterns_logic$2810, arst={ }, srst={ }
  66 cells in clk=\io_mainClk, en=$abc$20704$auto$opt_dff.cc:220:make_patterns_logic$2824, arst={ }, srst={ }
  50 cells in clk=\io_mainClk, en=$abc$20635$auto$opt_dff.cc:220:make_patterns_logic$2807, arst={ }, srst={ }
  33 cells in clk=\io_mainClk, en=!\murax.system_cpu.fetch_arbitration_isStuck, arst={ }, srst={ }
  51 cells in clk=\io_mainClk, en=$abc$20465$auto$opt_dff.cc:220:make_patterns_logic$2804, arst={ }, srst={ }
  49 cells in clk=\io_mainClk, en=$abc$20412$flatten\murax.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4523$863_Y, arst={ }, srst={ }
  52 cells in clk=\io_mainClk, en=$abc$20359$auto$opt_dff.cc:195:make_patterns_logic$2864, arst=\murax.resetCtrl_systemReset, srst={ }
  34 cells in clk=\io_mainClk, en=$abc$20227$auto$opt_dff.cc:220:make_patterns_logic$2821, arst=\murax.resetCtrl_systemReset, srst={ }
  84 cells in clk=\io_mainClk, en=!\murax.system_apbBridge._zz_2, arst={ }, srst={ }
  76 cells in clk=\io_mainClk, en=\murax.system_cpu._zz_145, arst={ }, srst={ }
  108 cells in clk=\io_mainClk, en=$abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778, arst={ }, srst={ }
  168 cells in clk=\io_mainClk, en=!\murax._zz_3, arst={ }, srst={ }
  120 cells in clk=\io_mainClk, en=$abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783, arst={ }, srst={ }
  144 cells in clk=\io_mainClk, en=$abc$19177$auto$opt_dff.cc:195:make_patterns_logic$2852, arst=\murax.resetCtrl_systemReset, srst={ }
  191 cells in clk=\io_mainClk, en=!\murax.system_cpu.decode_arbitration_isStuck, arst={ }, srst={ }
  52 cells in clk=\io_mainClk, en=$abc$17209$auto$opt_dff.cc:220:make_patterns_logic$2767, arst={ }, srst={ }
  555 cells in clk=\io_mainClk, en=!\murax.system_cpu.execute_arbitration_isStuckByOthers, arst={ }, srst={ }
  627 cells in clk=\io_mainClk, en={ }, arst=\murax.resetCtrl_systemReset, srst={ }
  624 cells in clk=\io_mainClk, en=!\murax.system_cpu.decode_arbitration_isStuckByOthers, arst={ }, srst={ }
  713 cells in clk=\io_mainClk, en={ }, arst={ }, srst={ }

  #logic partitions = 78

5.305.2. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk
Extracted 713 gates and 1079 wires to a netlist network with 366 inputs and 254 outputs (dfl=1).

5.305.2.1. Executing ABC.
[Time = 0.13 sec.]

5.305.3. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, asynchronously reset by $abc$21559$lo003
Extracted 627 gates and 844 wires to a netlist network with 216 inputs and 263 outputs (dfl=1).

5.305.3.1. Executing ABC.
[Time = 0.13 sec.]

5.305.4. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.decode_arbitration_isStuckByOthers
Extracted 620 gates and 835 wires to a netlist network with 215 inputs and 509 outputs (dfl=1).

5.305.4.1. Executing ABC.
[Time = 0.10 sec.]

5.305.5. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.execute_arbitration_isStuckByOthers
Extracted 523 gates and 845 wires to a netlist network with 322 inputs and 150 outputs (dfl=1).

5.305.5.1. Executing ABC.
[Time = 0.09 sec.]

5.305.6. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.decode_arbitration_isStuck
Extracted 191 gates and 297 wires to a netlist network with 106 inputs and 138 outputs (dfl=1).

5.305.6.1. Executing ABC.
[Time = 0.08 sec.]

5.305.7. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$22520$lo000
Extracted 135 gates and 239 wires to a netlist network with 104 inputs and 89 outputs (dfl=1).

5.305.7.1. Executing ABC.
[Time = 0.07 sec.]

5.305.8. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$19177$auto$opt_dff.cc:195:make_patterns_logic$2852, asynchronously reset by $abc$21559$lo003
Extracted 144 gates and 179 wires to a netlist network with 35 inputs and 62 outputs (dfl=1).

5.305.8.1. Executing ABC.
[Time = 0.07 sec.]

5.305.9. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783
Extracted 120 gates and 170 wires to a netlist network with 50 inputs and 33 outputs (dfl=1).

5.305.9.1. Executing ABC.
[Time = 0.09 sec.]

5.305.10. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778
Extracted 108 gates and 129 wires to a netlist network with 21 inputs and 35 outputs (dfl=1).

5.305.10.1. Executing ABC.
[Time = 0.07 sec.]

5.305.11. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$22520$lo001
Extracted 84 gates and 151 wires to a netlist network with 67 inputs and 84 outputs (dfl=1).

5.305.11.1. Executing ABC.
[Time = 0.07 sec.]

5.305.12. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax.system_cpu._zz_145
Extracted 76 gates and 119 wires to a netlist network with 43 inputs and 73 outputs (dfl=1).

5.305.12.1. Executing ABC.
[Time = 0.05 sec.]

5.305.13. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_ram.io_bus_cmd_valid
Extracted 66 gates and 102 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

5.305.13.1. Executing ABC.
[Time = 0.07 sec.]

5.305.14. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20704$auto$opt_dff.cc:220:make_patterns_logic$2824
Extracted 66 gates and 134 wires to a netlist network with 68 inputs and 66 outputs (dfl=1).

5.305.14.1. Executing ABC.
[Time = 0.07 sec.]

5.305.15. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20359$auto$opt_dff.cc:195:make_patterns_logic$2864, asynchronously reset by $abc$21559$lo003
Extracted 52 gates and 101 wires to a netlist network with 49 inputs and 5 outputs (dfl=1).

5.305.15.1. Executing ABC.
[Time = 0.07 sec.]

5.305.16. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$17209$auto$opt_dff.cc:220:make_patterns_logic$2767
Extracted 52 gates and 64 wires to a netlist network with 12 inputs and 9 outputs (dfl=1).

5.305.16.1. Executing ABC.
[Time = 0.05 sec.]

5.305.17. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20803$auto$opt_dff.cc:220:make_patterns_logic$2810
Extracted 52 gates and 88 wires to a netlist network with 36 inputs and 52 outputs (dfl=1).

5.305.17.1. Executing ABC.
[Time = 0.07 sec.]

5.305.18. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20465$auto$opt_dff.cc:220:make_patterns_logic$2804
Extracted 51 gates and 87 wires to a netlist network with 36 inputs and 50 outputs (dfl=1).

5.305.18.1. Executing ABC.
[Time = 0.05 sec.]

5.305.19. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20635$auto$opt_dff.cc:220:make_patterns_logic$2807
Extracted 50 gates and 85 wires to a netlist network with 35 inputs and 50 outputs (dfl=1).

5.305.19.1. Executing ABC.
[Time = 0.05 sec.]

5.305.20. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20412$flatten\murax.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4523$863_Y
Extracted 49 gates and 130 wires to a netlist network with 81 inputs and 38 outputs (dfl=1).

5.305.20.1. Executing ABC.
[Time = 0.07 sec.]

5.305.21. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21051$auto$opt_dff.cc:220:make_patterns_logic$2831, asynchronously reset by $abc$21559$lo003
Extracted 45 gates and 123 wires to a netlist network with 78 inputs and 41 outputs (dfl=1).

5.305.21.1. Executing ABC.
[Time = 0.07 sec.]

5.305.22. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21258$auto$opt_dff.cc:195:make_patterns_logic$2846, asynchronously reset by $abc$21559$lo003
Extracted 38 gates and 103 wires to a netlist network with 65 inputs and 35 outputs (dfl=1).

5.305.22.1. Executing ABC.
[Time = 0.07 sec.]

5.305.23. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20227$auto$opt_dff.cc:220:make_patterns_logic$2821, asynchronously reset by $abc$21559$lo003
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 34 outputs (dfl=1).

5.305.23.1. Executing ABC.
[Time = 0.05 sec.]

5.305.24. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$26961$murax.system_cpu.fetch_arbitration_isStuck
Extracted 33 gates and 65 wires to a netlist network with 32 inputs and 33 outputs (dfl=1).

5.305.24.1. Executing ABC.
[Time = 0.05 sec.]

5.305.25. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20966$auto$opt_dff.cc:220:make_patterns_logic$2795, asynchronously reset by $abc$21559$lo003
Extracted 27 gates and 51 wires to a netlist network with 24 inputs and 12 outputs (dfl=1).

5.305.25.1. Executing ABC.
[Time = 0.05 sec.]

5.305.26. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax._zz_108
Extracted 27 gates and 27 wires to a netlist network with 0 inputs and 7 outputs (dfl=1).

5.305.26.1. Executing ABC.
[Time = 0.05 sec.]

5.305.27. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n322_
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 18 outputs (dfl=1).

5.305.27.1. Executing ABC.
[Time = 0.07 sec.]

5.305.28. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3133_
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 18 outputs (dfl=1).

5.305.28.1. Executing ABC.
[Time = 0.07 sec.]

5.305.29. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3063_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.29.1. Executing ABC.
[Time = 0.07 sec.]

5.305.30. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n340_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.30.1. Executing ABC.
[Time = 0.07 sec.]

5.305.31. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3103_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.31.1. Executing ABC.
[Time = 0.07 sec.]

5.305.32. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n334_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.32.1. Executing ABC.
[Time = 0.07 sec.]

5.305.33. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n328_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.33.1. Executing ABC.
[Time = 0.06 sec.]

5.305.34. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n316_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.34.1. Executing ABC.
[Time = 0.07 sec.]

5.305.35. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n358_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.35.1. Executing ABC.
[Time = 0.06 sec.]

5.305.36. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n352_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.36.1. Executing ABC.
[Time = 0.07 sec.]

5.305.37. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n346_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.37.1. Executing ABC.
[Time = 0.07 sec.]

5.305.38. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3193_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.38.1. Executing ABC.
[Time = 0.07 sec.]

5.305.39. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3173_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.39.1. Executing ABC.
[Time = 0.07 sec.]

5.305.40. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3153_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.40.1. Executing ABC.
[Time = 0.06 sec.]

5.305.41. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3113_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.41.1. Executing ABC.
[Time = 0.07 sec.]

5.305.42. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3083_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

5.305.42.1. Executing ABC.
[Time = 0.07 sec.]

5.305.43. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21215$auto$opt_dff.cc:220:make_patterns_logic$2834, asynchronously reset by $abc$21559$lo003
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 15 outputs (dfl=1).

5.305.43.1. Executing ABC.
[Time = 0.06 sec.]

5.305.44. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$17209$auto$simplemap.cc:158:logic_reduce$4459, asynchronously reset by $abc$21559$lo003
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 8 outputs (dfl=1).

5.305.44.1. Executing ABC.
[Time = 0.05 sec.]

5.305.45. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20999$auto$opt_dff.cc:220:make_patterns_logic$2905
Extracted 15 gates and 22 wires to a netlist network with 7 inputs and 7 outputs (dfl=1).

5.305.45.1. Executing ABC.
[Time = 0.05 sec.]

5.305.46. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21066$auto$opt_dff.cc:220:make_patterns_logic$2789, asynchronously reset by $abc$21559$lo003
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs (dfl=1).

5.305.46.1. Executing ABC.
[Time = 0.07 sec.]

5.305.47. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21185$auto$simplemap.cc:240:simplemap_eqne$4373, asynchronously reset by $abc$21559$lo003
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

5.305.47.1. Executing ABC.
[Time = 0.04 sec.]

5.305.48. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21135$auto$opt_dff.cc:195:make_patterns_logic$2858, asynchronously reset by $abc$21559$lo003
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 9 outputs (dfl=1).

5.305.48.1. Executing ABC.
[Time = 0.04 sec.]

5.305.49. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21120$auto$opt_dff.cc:220:make_patterns_logic$2772, asynchronously reset by $abc$21559$lo003
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

5.305.49.1. Executing ABC.
[Time = 0.05 sec.]

5.305.50. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n337_
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

5.305.50.1. Executing ABC.
[Time = 0.05 sec.]

5.305.51. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21086$auto$opt_dff.cc:195:make_patterns_logic$2861, asynchronously reset by $abc$21559$lo003
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 8 outputs (dfl=1).

5.305.51.1. Executing ABC.
[Time = 0.05 sec.]

5.305.52. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21160$auto$simplemap.cc:240:simplemap_eqne$4319, asynchronously reset by $abc$21559$lo003
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 7 outputs (dfl=1).

5.305.52.1. Executing ABC.
[Time = 0.05 sec.]

5.305.53. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3183_
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

5.305.53.1. Executing ABC.
[Time = 0.05 sec.]

5.305.54. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n331_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.54.1. Executing ABC.
[Time = 0.04 sec.]

5.305.55. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n325_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.55.1. Executing ABC.
[Time = 0.05 sec.]

5.305.56. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n319_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.56.1. Executing ABC.
[Time = 0.05 sec.]

5.305.57. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n355_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.57.1. Executing ABC.
[Time = 0.04 sec.]

5.305.58. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n349_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.58.1. Executing ABC.
[Time = 0.04 sec.]

5.305.59. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n343_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.59.1. Executing ABC.
[Time = 0.04 sec.]

5.305.60. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n313_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.60.1. Executing ABC.
[Time = 0.04 sec.]

5.305.61. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3163_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.61.1. Executing ABC.
[Time = 0.04 sec.]

5.305.62. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3143_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.62.1. Executing ABC.
[Time = 0.07 sec.]

5.305.63. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3123_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.63.1. Executing ABC.
[Time = 0.04 sec.]

5.305.64. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3093_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.64.1. Executing ABC.
[Time = 0.05 sec.]

5.305.65. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3073_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.65.1. Executing ABC.
[Time = 0.05 sec.]

5.305.66. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3053_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.66.1. Executing ABC.
[Time = 0.05 sec.]

5.305.67. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3043_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

5.305.67.1. Executing ABC.
[Time = 0.05 sec.]

5.305.68. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21195$auto$opt_dff.cc:195:make_patterns_logic$2867, asynchronously reset by $abc$21559$lo003
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 7 outputs (dfl=1).

5.305.68.1. Executing ABC.
[Time = 0.05 sec.]

5.305.69. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21172$auto$opt_dff.cc:220:make_patterns_logic$2801, asynchronously reset by $abc$21559$lo003
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

5.305.69.1. Executing ABC.
[Time = 0.06 sec.]

5.305.70. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21086$auto$opt_dff.cc:195:make_patterns_logic$3221
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 5 outputs (dfl=1).

5.305.70.1. Executing ABC.
[Time = 0.07 sec.]

5.305.71. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21292, asynchronously reset by $abc$21559$lo003
Extracted 8 gates and 18 wires to a netlist network with 10 inputs and 5 outputs (dfl=1).

5.305.71.1. Executing ABC.
[Time = 0.07 sec.]

5.305.72. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21228$auto$opt_dff.cc:195:make_patterns_logic$2849, asynchronously reset by $abc$21559$lo003
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs (dfl=1).

5.305.72.1. Executing ABC.
[Time = 0.05 sec.]

5.305.73. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21206$auto$opt_dff.cc:220:make_patterns_logic$2843, asynchronously reset by $abc$21559$lo003
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

5.305.73.1. Executing ABC.
[Time = 0.05 sec.]

5.305.74. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$17988$auto$opt_dff.cc:220:make_patterns_logic$2855, asynchronously reset by $abc$21559$lo003
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=1).

5.305.74.1. Executing ABC.
[Time = 0.05 sec.]

5.305.75. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax.system_cpu._zz_140, asynchronously reset by $abc$21559$lo003
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

5.305.75.1. Executing ABC.
[Time = 0.05 sec.]

5.305.76. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21266$auto$opt_dff.cc:195:make_patterns_logic$2818, asynchronously reset by $abc$21559$lo003
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=1).

5.305.76.1. Executing ABC.
[Time = 0.04 sec.]

5.305.77. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778, asynchronously reset by $abc$21559$lo003
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.305.77.1. Executing ABC.
[Time = 0.05 sec.]

5.305.78. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783, asynchronously reset by $abc$21559$lo003
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

5.305.78.1. Executing ABC.
[Time = 0.05 sec.]

5.305.79. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$28494$abc$21236$flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], asynchronously reset by $abc$21559$lo003
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

5.305.79.1. Executing ABC.
[Time = 0.05 sec.]

5.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~39 debug messages>

5.307. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~252 debug messages>
Removed a total of 84 cells.

5.308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.309. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.311. Executing OPT_SHARE pass.

5.312. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.05 sec.]

5.313. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 9657 unused wires.
<suppressed ~10 debug messages>

5.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

5.315. Executing ABC pass (technology mapping using ABC).

5.315.1. Summary of detected clock domains:
  4 cells in clk=\io_mainClk, en=$abc$21236$flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=$abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=$abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$abc$21266$auto$opt_dff.cc:195:make_patterns_logic$2818, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=\murax.system_cpu._zz_140, arst=\murax.resetCtrl_systemReset, srst={ }
  7 cells in clk=\io_mainClk, en=$abc$17988$auto$opt_dff.cc:220:make_patterns_logic$2855, arst=\murax.resetCtrl_systemReset, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$21206$auto$opt_dff.cc:220:make_patterns_logic$2843, arst=\murax.resetCtrl_systemReset, srst={ }
  6 cells in clk=\io_mainClk, en=$abc$21228$auto$opt_dff.cc:195:make_patterns_logic$2849, arst=\murax.resetCtrl_systemReset, srst={ }
  7 cells in clk=\io_mainClk, en=$abc$28448$auto$opt_dff.cc:220:make_patterns_logic$21292, arst=\murax.resetCtrl_systemReset, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$21086$auto$opt_dff.cc:195:make_patterns_logic$3221, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$21172$auto$opt_dff.cc:220:make_patterns_logic$2801, arst=\murax.resetCtrl_systemReset, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$21195$auto$opt_dff.cc:195:make_patterns_logic$2867, arst=\murax.resetCtrl_systemReset, srst={ }
  20 cells in clk=\io_mainClk, en=!$abc$14156$new_n3043_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3053_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3073_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3093_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3123_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3143_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3163_, arst={ }, srst={ }
  20 cells in clk=\io_mainClk, en=$abc$18639$new_n313_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n343_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n349_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n355_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n319_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n325_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n331_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3183_, arst={ }, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$21160$auto$simplemap.cc:240:simplemap_eqne$4319, arst=\murax.resetCtrl_systemReset, srst={ }
  13 cells in clk=\io_mainClk, en=$abc$21086$auto$opt_dff.cc:195:make_patterns_logic$2861, arst=\murax.resetCtrl_systemReset, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n337_, arst={ }, srst={ }
  11 cells in clk=\io_mainClk, en=$abc$21120$auto$opt_dff.cc:220:make_patterns_logic$2772, arst=\murax.resetCtrl_systemReset, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$21135$auto$opt_dff.cc:195:make_patterns_logic$2858, arst=\murax.resetCtrl_systemReset, srst={ }
  8 cells in clk=\io_mainClk, en=$abc$21185$auto$simplemap.cc:240:simplemap_eqne$4373, arst=\murax.resetCtrl_systemReset, srst={ }
  15 cells in clk=\io_mainClk, en=$abc$21066$auto$opt_dff.cc:220:make_patterns_logic$2789, arst=\murax.resetCtrl_systemReset, srst={ }
  19 cells in clk=\io_mainClk, en=$abc$20999$auto$opt_dff.cc:220:make_patterns_logic$2905, arst={ }, srst={ }
  16 cells in clk=\io_mainClk, en=!$abc$17209$auto$simplemap.cc:158:logic_reduce$4459, arst=\murax.resetCtrl_systemReset, srst={ }
  14 cells in clk=\io_mainClk, en=$abc$21215$auto$opt_dff.cc:220:make_patterns_logic$2834, arst=\murax.resetCtrl_systemReset, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3083_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3113_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3153_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3173_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3193_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n346_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n352_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n358_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n316_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n328_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n334_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3103_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n340_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3063_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3133_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n322_, arst={ }, srst={ }
  19 cells in clk=\io_mainClk, en=\murax._zz_108, arst={ }, srst={ }
  27 cells in clk=\io_mainClk, en=$abc$20966$auto$opt_dff.cc:220:make_patterns_logic$2795, arst=\murax.resetCtrl_systemReset, srst={ }
  36 cells in clk=\io_mainClk, en=$abc$20359$auto$rtlil.cc:2715:NotGate$14046, arst={ }, srst={ }
  66 cells in clk=\io_mainClk, en=$abc$20227$auto$opt_dff.cc:220:make_patterns_logic$2821, arst=\murax.resetCtrl_systemReset, srst={ }
  35 cells in clk=\io_mainClk, en=$abc$21258$auto$opt_dff.cc:195:make_patterns_logic$2846, arst=\murax.resetCtrl_systemReset, srst={ }
  40 cells in clk=\io_mainClk, en=$abc$21051$auto$opt_dff.cc:220:make_patterns_logic$2831, arst=\murax.resetCtrl_systemReset, srst={ }
  49 cells in clk=\io_mainClk, en=$abc$20412$flatten\murax.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4523$863_Y, arst={ }, srst={ }
  50 cells in clk=\io_mainClk, en=$abc$20635$auto$opt_dff.cc:220:make_patterns_logic$2807, arst={ }, srst={ }
  51 cells in clk=\io_mainClk, en=$abc$20465$auto$opt_dff.cc:220:make_patterns_logic$2804, arst={ }, srst={ }
  51 cells in clk=\io_mainClk, en=$abc$20803$auto$opt_dff.cc:220:make_patterns_logic$2810, arst={ }, srst={ }
  53 cells in clk=\io_mainClk, en=$abc$17209$auto$opt_dff.cc:220:make_patterns_logic$2767, arst={ }, srst={ }
  51 cells in clk=\io_mainClk, en=$abc$20359$auto$opt_dff.cc:195:make_patterns_logic$2864, arst=\murax.resetCtrl_systemReset, srst={ }
  34 cells in clk=\io_mainClk, en=$abc$20704$auto$opt_dff.cc:220:make_patterns_logic$2824, arst={ }, srst={ }
  66 cells in clk=\io_mainClk, en=!\murax.system_ram.io_bus_cmd_valid, arst={ }, srst={ }
  77 cells in clk=\io_mainClk, en=\murax.system_cpu._zz_145, arst={ }, srst={ }
  84 cells in clk=\io_mainClk, en=!\murax.system_apbBridge._zz_2, arst={ }, srst={ }
  108 cells in clk=\io_mainClk, en=$abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778, arst={ }, srst={ }
  120 cells in clk=\io_mainClk, en=$abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783, arst={ }, srst={ }
  159 cells in clk=\io_mainClk, en=$abc$19177$auto$opt_dff.cc:195:make_patterns_logic$2852, arst=\murax.resetCtrl_systemReset, srst={ }
  153 cells in clk=\io_mainClk, en=!\murax._zz_3, arst={ }, srst={ }
  192 cells in clk=\io_mainClk, en=!\murax.system_cpu.decode_arbitration_isStuck, arst={ }, srst={ }
  554 cells in clk=\io_mainClk, en=!\murax.system_cpu.execute_arbitration_isStuckByOthers, arst={ }, srst={ }
  619 cells in clk=\io_mainClk, en=!\murax.system_cpu.decode_arbitration_isStuckByOthers, arst={ }, srst={ }
  597 cells in clk=\io_mainClk, en={ }, arst=\murax.resetCtrl_systemReset, srst={ }
  720 cells in clk=\io_mainClk, en={ }, arst={ }, srst={ }

  #logic partitions = 78

5.315.2. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk
Extracted 720 gates and 1086 wires to a netlist network with 366 inputs and 265 outputs (dfl=2).

5.315.2.1. Executing ABC.
[Time = 0.22 sec.]

5.315.3. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.decode_arbitration_isStuckByOthers
Extracted 615 gates and 840 wires to a netlist network with 225 inputs and 506 outputs (dfl=2).

5.315.3.1. Executing ABC.
[Time = 0.14 sec.]

5.315.4. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, asynchronously reset by $abc$28521$lo003
Extracted 597 gates and 813 wires to a netlist network with 215 inputs and 260 outputs (dfl=2).

5.315.4.1. Executing ABC.
[Time = 0.18 sec.]

5.315.5. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.execute_arbitration_isStuckByOthers
Extracted 522 gates and 848 wires to a netlist network with 326 inputs and 152 outputs (dfl=2).

5.315.5.1. Executing ABC.
[Time = 0.17 sec.]

5.315.6. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.decode_arbitration_isStuck
Extracted 192 gates and 298 wires to a netlist network with 106 inputs and 138 outputs (dfl=2).

5.315.6.1. Executing ABC.
[Time = 0.11 sec.]

5.315.7. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$19177$auto$opt_dff.cc:195:make_patterns_logic$2852, asynchronously reset by $abc$28521$lo003
Extracted 159 gates and 210 wires to a netlist network with 51 inputs and 77 outputs (dfl=2).

5.315.7.1. Executing ABC.
[Time = 0.10 sec.]

5.315.8. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$30494$lo000
Extracted 120 gates and 209 wires to a netlist network with 89 inputs and 74 outputs (dfl=2).

5.315.8.1. Executing ABC.
[Time = 0.08 sec.]

5.315.9. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783
Extracted 120 gates and 170 wires to a netlist network with 50 inputs and 34 outputs (dfl=2).

5.315.9.1. Executing ABC.
[Time = 0.11 sec.]

5.315.10. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778
Extracted 108 gates and 129 wires to a netlist network with 21 inputs and 35 outputs (dfl=2).

5.315.10.1. Executing ABC.
[Time = 0.10 sec.]

5.315.11. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$30494$lo001
Extracted 84 gates and 151 wires to a netlist network with 67 inputs and 84 outputs (dfl=2).

5.315.11.1. Executing ABC.
[Time = 0.07 sec.]

5.315.12. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax.system_cpu._zz_145
Extracted 77 gates and 120 wires to a netlist network with 43 inputs and 73 outputs (dfl=2).

5.315.12.1. Executing ABC.
[Time = 0.06 sec.]

5.315.13. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_ram.io_bus_cmd_valid
Extracted 66 gates and 102 wires to a netlist network with 36 inputs and 65 outputs (dfl=2).

5.315.13.1. Executing ABC.
[Time = 0.08 sec.]

5.315.14. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20227$auto$opt_dff.cc:220:make_patterns_logic$2821, asynchronously reset by $abc$28521$lo003
Extracted 66 gates and 133 wires to a netlist network with 67 inputs and 66 outputs (dfl=2).

5.315.14.1. Executing ABC.
[Time = 0.08 sec.]

5.315.15. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$17209$auto$opt_dff.cc:220:make_patterns_logic$2767
Extracted 53 gates and 65 wires to a netlist network with 12 inputs and 9 outputs (dfl=2).

5.315.15.1. Executing ABC.
[Time = 0.06 sec.]

5.315.16. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20359$auto$opt_dff.cc:195:make_patterns_logic$2864, asynchronously reset by $abc$28521$lo003
Extracted 51 gates and 100 wires to a netlist network with 49 inputs and 5 outputs (dfl=2).

5.315.16.1. Executing ABC.
[Time = 0.08 sec.]

5.315.17. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20803$auto$opt_dff.cc:220:make_patterns_logic$2810
Extracted 51 gates and 87 wires to a netlist network with 36 inputs and 51 outputs (dfl=2).

5.315.17.1. Executing ABC.
[Time = 0.08 sec.]

5.315.18. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20465$auto$opt_dff.cc:220:make_patterns_logic$2804
Extracted 51 gates and 87 wires to a netlist network with 36 inputs and 50 outputs (dfl=2).

5.315.18.1. Executing ABC.
[Time = 0.06 sec.]

5.315.19. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20635$auto$opt_dff.cc:220:make_patterns_logic$2807
Extracted 50 gates and 85 wires to a netlist network with 35 inputs and 50 outputs (dfl=2).

5.315.19.1. Executing ABC.
[Time = 0.06 sec.]

5.315.20. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20412$flatten\murax.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4523$863_Y
Extracted 49 gates and 130 wires to a netlist network with 81 inputs and 38 outputs (dfl=2).

5.315.20.1. Executing ABC.
[Time = 0.09 sec.]

5.315.21. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21051$auto$opt_dff.cc:220:make_patterns_logic$2831, asynchronously reset by $abc$28521$lo003
Extracted 40 gates and 112 wires to a netlist network with 72 inputs and 36 outputs (dfl=2).

5.315.21.1. Executing ABC.
[Time = 0.08 sec.]

5.315.22. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20359$auto$rtlil.cc:2715:NotGate$14046
Extracted 36 gates and 72 wires to a netlist network with 36 inputs and 34 outputs (dfl=2).

5.315.22.1. Executing ABC.
[Time = 0.05 sec.]

5.315.23. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21258$auto$opt_dff.cc:195:make_patterns_logic$2846, asynchronously reset by $abc$28521$lo003
Extracted 35 gates and 99 wires to a netlist network with 64 inputs and 34 outputs (dfl=2).

5.315.23.1. Executing ABC.
[Time = 0.08 sec.]

5.315.24. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20704$auto$opt_dff.cc:220:make_patterns_logic$2824
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 34 outputs (dfl=2).

5.315.24.1. Executing ABC.
[Time = 0.05 sec.]

5.315.25. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20966$auto$opt_dff.cc:220:make_patterns_logic$2795, asynchronously reset by $abc$28521$lo003
Extracted 27 gates and 51 wires to a netlist network with 24 inputs and 12 outputs (dfl=2).

5.315.25.1. Executing ABC.
[Time = 0.08 sec.]

5.315.26. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n313_
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

5.315.26.1. Executing ABC.
[Time = 0.07 sec.]

5.315.27. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3043_
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

5.315.27.1. Executing ABC.
[Time = 0.07 sec.]

5.315.28. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20999$auto$opt_dff.cc:220:make_patterns_logic$2905
Extracted 19 gates and 27 wires to a netlist network with 8 inputs and 10 outputs (dfl=2).

5.315.28.1. Executing ABC.
[Time = 0.07 sec.]

5.315.29. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax._zz_108
Extracted 19 gates and 19 wires to a netlist network with 0 inputs and 7 outputs (dfl=2).

5.315.29.1. Executing ABC.
[Time = 0.06 sec.]

5.315.30. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n331_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.30.1. Executing ABC.
[Time = 0.07 sec.]

5.315.31. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n319_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.31.1. Executing ABC.
[Time = 0.07 sec.]

5.315.32. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3073_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.32.1. Executing ABC.
[Time = 0.07 sec.]

5.315.33. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3093_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.33.1. Executing ABC.
[Time = 0.07 sec.]

5.315.34. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3123_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.34.1. Executing ABC.
[Time = 0.07 sec.]

5.315.35. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3143_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.35.1. Executing ABC.
[Time = 0.08 sec.]

5.315.36. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3163_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.36.1. Executing ABC.
[Time = 0.07 sec.]

5.315.37. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n343_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.37.1. Executing ABC.
[Time = 0.07 sec.]

5.315.38. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n349_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.38.1. Executing ABC.
[Time = 0.07 sec.]

5.315.39. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n355_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.39.1. Executing ABC.
[Time = 0.07 sec.]

5.315.40. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n325_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.40.1. Executing ABC.
[Time = 0.07 sec.]

5.315.41. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3053_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.41.1. Executing ABC.
[Time = 0.07 sec.]

5.315.42. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3183_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.42.1. Executing ABC.
[Time = 0.07 sec.]

5.315.43. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n337_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

5.315.43.1. Executing ABC.
[Time = 0.07 sec.]

5.315.44. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$17209$auto$simplemap.cc:158:logic_reduce$4459, asynchronously reset by $abc$28521$lo003
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 8 outputs (dfl=2).

5.315.44.1. Executing ABC.
[Time = 0.05 sec.]

5.315.45. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21066$auto$opt_dff.cc:220:make_patterns_logic$2789, asynchronously reset by $abc$28521$lo003
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 12 outputs (dfl=2).

5.315.45.1. Executing ABC.
[Time = 0.07 sec.]

5.315.46. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21215$auto$opt_dff.cc:220:make_patterns_logic$2834, asynchronously reset by $abc$28521$lo003
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 13 outputs (dfl=2).

5.315.46.1. Executing ABC.
[Time = 0.07 sec.]

5.315.47. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21086$auto$opt_dff.cc:195:make_patterns_logic$2861, asynchronously reset by $abc$28521$lo003
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

5.315.47.1. Executing ABC.
[Time = 0.05 sec.]

5.315.48. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21120$auto$opt_dff.cc:220:make_patterns_logic$2772, asynchronously reset by $abc$28521$lo003
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 9 outputs (dfl=2).

5.315.48.1. Executing ABC.
[Time = 0.05 sec.]

5.315.49. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3153_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.49.1. Executing ABC.
[Time = 0.05 sec.]

5.315.50. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n322_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.50.1. Executing ABC.
[Time = 0.06 sec.]

5.315.51. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3133_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.51.1. Executing ABC.
[Time = 0.05 sec.]

5.315.52. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n340_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.52.1. Executing ABC.
[Time = 0.05 sec.]

5.315.53. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21172$auto$opt_dff.cc:220:make_patterns_logic$2801, asynchronously reset by $abc$28521$lo003
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 9 outputs (dfl=2).

5.315.53.1. Executing ABC.
[Time = 0.06 sec.]

5.315.54. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21135$auto$opt_dff.cc:195:make_patterns_logic$2858, asynchronously reset by $abc$28521$lo003
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 10 outputs (dfl=2).

5.315.54.1. Executing ABC.
[Time = 0.05 sec.]

5.315.55. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3063_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.55.1. Executing ABC.
[Time = 0.05 sec.]

5.315.56. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3083_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.56.1. Executing ABC.
[Time = 0.05 sec.]

5.315.57. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3113_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.57.1. Executing ABC.
[Time = 0.05 sec.]

5.315.58. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3173_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.58.1. Executing ABC.
[Time = 0.05 sec.]

5.315.59. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3193_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.59.1. Executing ABC.
[Time = 0.05 sec.]

5.315.60. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n346_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.60.1. Executing ABC.
[Time = 0.05 sec.]

5.315.61. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n352_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.61.1. Executing ABC.
[Time = 0.05 sec.]

5.315.62. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n358_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.62.1. Executing ABC.
[Time = 0.05 sec.]

5.315.63. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n316_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.63.1. Executing ABC.
[Time = 0.05 sec.]

5.315.64. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n328_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.64.1. Executing ABC.
[Time = 0.05 sec.]

5.315.65. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n334_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.65.1. Executing ABC.
[Time = 0.05 sec.]

5.315.66. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3103_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.315.66.1. Executing ABC.
[Time = 0.05 sec.]

5.315.67. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21206$auto$opt_dff.cc:220:make_patterns_logic$2843, asynchronously reset by $abc$28521$lo003
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 7 outputs (dfl=2).

5.315.67.1. Executing ABC.
[Time = 0.06 sec.]

5.315.68. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21160$auto$simplemap.cc:240:simplemap_eqne$4319, asynchronously reset by $abc$28521$lo003
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 7 outputs (dfl=2).

5.315.68.1. Executing ABC.
[Time = 0.05 sec.]

5.315.69. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21195$auto$opt_dff.cc:195:make_patterns_logic$2867, asynchronously reset by $abc$28521$lo003
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs (dfl=2).

5.315.69.1. Executing ABC.
[Time = 0.05 sec.]

5.315.70. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21086$auto$opt_dff.cc:195:make_patterns_logic$3221
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 5 outputs (dfl=2).

5.315.70.1. Executing ABC.
[Time = 0.06 sec.]

5.315.71. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21185$auto$simplemap.cc:240:simplemap_eqne$4373, asynchronously reset by $abc$28521$lo003
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

5.315.71.1. Executing ABC.
[Time = 0.05 sec.]

5.315.72. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$28448$auto$opt_dff.cc:220:make_patterns_logic$21292, asynchronously reset by $abc$28521$lo003
Extracted 7 gates and 17 wires to a netlist network with 10 inputs and 5 outputs (dfl=2).

5.315.72.1. Executing ABC.
[Time = 0.07 sec.]

5.315.73. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$17988$auto$opt_dff.cc:220:make_patterns_logic$2855, asynchronously reset by $abc$28521$lo003
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 7 outputs (dfl=2).

5.315.73.1. Executing ABC.
[Time = 0.07 sec.]

5.315.74. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21228$auto$opt_dff.cc:195:make_patterns_logic$2849, asynchronously reset by $abc$28521$lo003
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs (dfl=2).

5.315.74.1. Executing ABC.
[Time = 0.05 sec.]

5.315.75. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21266$auto$opt_dff.cc:195:make_patterns_logic$2818, asynchronously reset by $abc$28521$lo003
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs (dfl=2).

5.315.75.1. Executing ABC.
[Time = 0.05 sec.]

5.315.76. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21236$flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], asynchronously reset by $abc$28521$lo003
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=2).

5.315.76.1. Executing ABC.
[Time = 0.05 sec.]

5.315.77. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax.system_cpu._zz_140, asynchronously reset by $abc$28521$lo003
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 3 outputs (dfl=2).

5.315.77.1. Executing ABC.
[Time = 0.05 sec.]

5.315.78. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778, asynchronously reset by $abc$28521$lo003
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs (dfl=2).

5.315.78.1. Executing ABC.
[Time = 0.04 sec.]

5.315.79. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783, asynchronously reset by $abc$28521$lo003
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs (dfl=2).

5.315.79.1. Executing ABC.
[Time = 0.05 sec.]

5.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~2 debug messages>

5.317. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~312 debug messages>
Removed a total of 104 cells.

5.318. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.319. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.320. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.321. Executing OPT_SHARE pass.

5.322. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$30494$auto$blifparse.cc:377:parse_blif$30504 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$30494$li009_li009, Q = $abc$30494$lo009).
Adding EN signal on $abc$30494$auto$blifparse.cc:377:parse_blif$30503 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$30494$li008_li008, Q = $abc$30494$lo008).
Adding EN signal on $abc$30494$auto$blifparse.cc:377:parse_blif$30502 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$30494$li007_li007, Q = $abc$30494$lo007).
[#visit=1302, #solve=0, #remove=0, time=0.04 sec.]

5.323. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 9705 unused wires.
<suppressed ~3 debug messages>

5.324. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~6 debug messages>

5.325. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.326. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.327. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.328. Executing OPT_SHARE pass.

5.329. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.04 sec.]

5.330. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

5.331. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 4

5.332. Executing ABC pass (technology mapping using ABC).

5.332.1. Summary of detected clock domains:
  13 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$35607, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=$abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=$abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=\murax.system_cpu._zz_140, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=$abc$21236$flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$abc$21266$auto$opt_dff.cc:195:make_patterns_logic$2818, arst=\murax.resetCtrl_systemReset, srst={ }
  6 cells in clk=\io_mainClk, en=$abc$21228$auto$opt_dff.cc:195:make_patterns_logic$2849, arst=\murax.resetCtrl_systemReset, srst={ }
  7 cells in clk=\io_mainClk, en=$abc$17988$auto$opt_dff.cc:220:make_patterns_logic$2855, arst=\murax.resetCtrl_systemReset, srst={ }
  7 cells in clk=\io_mainClk, en=$abc$28448$auto$opt_dff.cc:220:make_patterns_logic$21292, arst=\murax.resetCtrl_systemReset, srst={ }
  8 cells in clk=\io_mainClk, en=$abc$21185$auto$simplemap.cc:240:simplemap_eqne$4373, arst=\murax.resetCtrl_systemReset, srst={ }
  8 cells in clk=\io_mainClk, en=$abc$21086$auto$opt_dff.cc:195:make_patterns_logic$3221, arst={ }, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$21195$auto$opt_dff.cc:195:make_patterns_logic$2867, arst=\murax.resetCtrl_systemReset, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$21160$auto$simplemap.cc:240:simplemap_eqne$4319, arst=\murax.resetCtrl_systemReset, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$21206$auto$opt_dff.cc:220:make_patterns_logic$2843, arst=\murax.resetCtrl_systemReset, srst={ }
  17 cells in clk=\io_mainClk, en=!$abc$14156$new_n3103_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=$abc$18639$new_n334_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=$abc$18639$new_n328_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=$abc$18639$new_n316_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=$abc$18639$new_n358_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=$abc$18639$new_n352_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=$abc$18639$new_n346_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=!$abc$14156$new_n3193_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=!$abc$14156$new_n3173_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=!$abc$14156$new_n3113_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=!$abc$14156$new_n3083_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=!$abc$14156$new_n3063_, arst={ }, srst={ }
  11 cells in clk=\io_mainClk, en=$abc$21135$auto$opt_dff.cc:195:make_patterns_logic$2858, arst=\murax.resetCtrl_systemReset, srst={ }
  7 cells in clk=\io_mainClk, en=$abc$21172$auto$opt_dff.cc:220:make_patterns_logic$2801, arst=\murax.resetCtrl_systemReset, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n340_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3133_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=$abc$18639$new_n322_, arst={ }, srst={ }
  18 cells in clk=\io_mainClk, en=!$abc$14156$new_n3153_, arst={ }, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$21120$auto$opt_dff.cc:220:make_patterns_logic$2772, arst=\murax.resetCtrl_systemReset, srst={ }
  11 cells in clk=\io_mainClk, en=$abc$21086$auto$opt_dff.cc:195:make_patterns_logic$2861, arst=\murax.resetCtrl_systemReset, srst={ }
  14 cells in clk=\io_mainClk, en=$abc$21215$auto$opt_dff.cc:220:make_patterns_logic$2834, arst=\murax.resetCtrl_systemReset, srst={ }
  14 cells in clk=\io_mainClk, en=$abc$21066$auto$opt_dff.cc:220:make_patterns_logic$2789, arst=\murax.resetCtrl_systemReset, srst={ }
  21 cells in clk=\io_mainClk, en=!$abc$17209$auto$simplemap.cc:158:logic_reduce$4459, arst=\murax.resetCtrl_systemReset, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n337_, arst={ }, srst={ }
  9 cells in clk=\io_mainClk, en=!$abc$14156$new_n3183_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3053_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n325_, arst={ }, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$18639$new_n355_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n349_, arst={ }, srst={ }
  9 cells in clk=\io_mainClk, en=$abc$18639$new_n343_, arst={ }, srst={ }
  9 cells in clk=\io_mainClk, en=!$abc$14156$new_n3163_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3143_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3123_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3093_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=!$abc$14156$new_n3073_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n319_, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$abc$18639$new_n331_, arst={ }, srst={ }
  17 cells in clk=\io_mainClk, en=\murax._zz_108, arst={ }, srst={ }
  21 cells in clk=\io_mainClk, en=$abc$20999$auto$opt_dff.cc:220:make_patterns_logic$2905, arst={ }, srst={ }
  11 cells in clk=\io_mainClk, en=!$abc$14156$new_n3043_, arst={ }, srst={ }
  11 cells in clk=\io_mainClk, en=$abc$18639$new_n313_, arst={ }, srst={ }
  28 cells in clk=\io_mainClk, en=$abc$20966$auto$opt_dff.cc:220:make_patterns_logic$2795, arst=\murax.resetCtrl_systemReset, srst={ }
  66 cells in clk=\io_mainClk, en=$abc$20704$auto$opt_dff.cc:220:make_patterns_logic$2824, arst={ }, srst={ }
  35 cells in clk=\io_mainClk, en=$abc$21258$auto$opt_dff.cc:195:make_patterns_logic$2846, arst=\murax.resetCtrl_systemReset, srst={ }
  36 cells in clk=\io_mainClk, en=$abc$20359$auto$rtlil.cc:2715:NotGate$14046, arst={ }, srst={ }
  40 cells in clk=\io_mainClk, en=$abc$21051$auto$opt_dff.cc:220:make_patterns_logic$2831, arst=\murax.resetCtrl_systemReset, srst={ }
  48 cells in clk=\io_mainClk, en=$abc$20412$flatten\murax.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4523$863_Y, arst={ }, srst={ }
  50 cells in clk=\io_mainClk, en=$abc$20635$auto$opt_dff.cc:220:make_patterns_logic$2807, arst={ }, srst={ }
  51 cells in clk=\io_mainClk, en=$abc$20465$auto$opt_dff.cc:220:make_patterns_logic$2804, arst={ }, srst={ }
  51 cells in clk=\io_mainClk, en=$abc$20803$auto$opt_dff.cc:220:make_patterns_logic$2810, arst={ }, srst={ }
  59 cells in clk=\io_mainClk, en=$abc$20359$auto$opt_dff.cc:195:make_patterns_logic$2864, arst=\murax.resetCtrl_systemReset, srst={ }
  52 cells in clk=\io_mainClk, en=$abc$17209$auto$opt_dff.cc:220:make_patterns_logic$2767, arst={ }, srst={ }
  34 cells in clk=\io_mainClk, en=$abc$20227$auto$opt_dff.cc:220:make_patterns_logic$2821, arst=\murax.resetCtrl_systemReset, srst={ }
  66 cells in clk=\io_mainClk, en=!\murax.system_ram.io_bus_cmd_valid, arst={ }, srst={ }
  76 cells in clk=\io_mainClk, en=\murax.system_cpu._zz_145, arst={ }, srst={ }
  87 cells in clk=\io_mainClk, en=!\murax.system_apbBridge._zz_2, arst={ }, srst={ }
  112 cells in clk=\io_mainClk, en=$abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778, arst={ }, srst={ }
  125 cells in clk=\io_mainClk, en=$abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783, arst={ }, srst={ }
  165 cells in clk=\io_mainClk, en=!\murax._zz_3, arst={ }, srst={ }
  124 cells in clk=\io_mainClk, en=$abc$19177$auto$opt_dff.cc:195:make_patterns_logic$2852, arst=\murax.resetCtrl_systemReset, srst={ }
  183 cells in clk=\io_mainClk, en=!\murax.system_cpu.decode_arbitration_isStuck, arst={ }, srst={ }
  700 cells in clk=\io_mainClk, en=!\murax.system_cpu.execute_arbitration_isStuckByOthers, arst={ }, srst={ }
  509 cells in clk=\io_mainClk, en={ }, arst=\murax.resetCtrl_systemReset, srst={ }
  656 cells in clk=\io_mainClk, en=!\murax.system_cpu.decode_arbitration_isStuckByOthers, arst={ }, srst={ }
  751 cells in clk=\io_mainClk, en={ }, arst={ }, srst={ }

  #logic partitions = 79

5.332.2. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk
Extracted 751 gates and 1120 wires to a netlist network with 369 inputs and 262 outputs (dfl=2).

5.332.2.1. Executing ABC.
[Time = 0.21 sec.]

5.332.3. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.execute_arbitration_isStuckByOthers
Extracted 668 gates and 993 wires to a netlist network with 325 inputs and 150 outputs (dfl=2).

5.332.3.1. Executing ABC.
[Time = 0.20 sec.]

5.332.4. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.decode_arbitration_isStuckByOthers
Extracted 652 gates and 910 wires to a netlist network with 258 inputs and 517 outputs (dfl=2).

5.332.4.1. Executing ABC.
[Time = 0.15 sec.]

5.332.5. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, asynchronously reset by $abc$35636$lo003
Replacing 1 occurrences of constant undef bits with constant zero bits
Extracted 509 gates and 694 wires to a netlist network with 183 inputs and 258 outputs (dfl=2).

5.332.5.1. Executing ABC.
[Time = 0.17 sec.]

5.332.6. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.decode_arbitration_isStuck
Extracted 183 gates and 289 wires to a netlist network with 106 inputs and 139 outputs (dfl=2).

5.332.6.1. Executing ABC.
[Time = 0.10 sec.]

5.332.7. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$38415$lo000
Extracted 132 gates and 236 wires to a netlist network with 104 inputs and 89 outputs (dfl=2).

5.332.7.1. Executing ABC.
[Time = 0.08 sec.]

5.332.8. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783
Extracted 125 gates and 175 wires to a netlist network with 50 inputs and 33 outputs (dfl=2).

5.332.8.1. Executing ABC.
[Time = 0.12 sec.]

5.332.9. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$19177$auto$opt_dff.cc:195:make_patterns_logic$2852, asynchronously reset by $abc$35636$lo003
Extracted 124 gates and 160 wires to a netlist network with 36 inputs and 63 outputs (dfl=2).

5.332.9.1. Executing ABC.
[Time = 0.09 sec.]

5.332.10. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778
Extracted 112 gates and 133 wires to a netlist network with 21 inputs and 35 outputs (dfl=2).

5.332.10.1. Executing ABC.
[Time = 0.09 sec.]

5.332.11. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$38415$lo001
Extracted 87 gates and 152 wires to a netlist network with 65 inputs and 84 outputs (dfl=2).

5.332.11.1. Executing ABC.
[Time = 0.11 sec.]

5.332.12. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax.system_cpu._zz_145
Extracted 76 gates and 119 wires to a netlist network with 43 inputs and 73 outputs (dfl=2).

5.332.12.1. Executing ABC.
[Time = 0.06 sec.]

5.332.13. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_ram.io_bus_cmd_valid
Extracted 66 gates and 102 wires to a netlist network with 36 inputs and 66 outputs (dfl=2).

5.332.13.1. Executing ABC.
[Time = 0.09 sec.]

5.332.14. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20704$auto$opt_dff.cc:220:make_patterns_logic$2824
Extracted 66 gates and 134 wires to a netlist network with 68 inputs and 66 outputs (dfl=2).

5.332.14.1. Executing ABC.
[Time = 0.11 sec.]

5.332.15. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20359$auto$opt_dff.cc:195:make_patterns_logic$2864, asynchronously reset by $abc$35636$lo003
Extracted 59 gates and 116 wires to a netlist network with 57 inputs and 5 outputs (dfl=2).

5.332.15.1. Executing ABC.
[Time = 0.06 sec.]

5.332.16. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$17209$auto$opt_dff.cc:220:make_patterns_logic$2767
Extracted 52 gates and 63 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.332.16.1. Executing ABC.
[Time = 0.06 sec.]

5.332.17. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20465$auto$opt_dff.cc:220:make_patterns_logic$2804
Extracted 51 gates and 87 wires to a netlist network with 36 inputs and 50 outputs (dfl=2).

5.332.17.1. Executing ABC.
[Time = 0.06 sec.]

5.332.18. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20803$auto$opt_dff.cc:220:make_patterns_logic$2810
Extracted 51 gates and 87 wires to a netlist network with 36 inputs and 51 outputs (dfl=2).

5.332.18.1. Executing ABC.
[Time = 0.07 sec.]

5.332.19. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20635$auto$opt_dff.cc:220:make_patterns_logic$2807
Extracted 50 gates and 85 wires to a netlist network with 35 inputs and 50 outputs (dfl=2).

5.332.19.1. Executing ABC.
[Time = 0.05 sec.]

5.332.20. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20412$flatten\murax.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4523$863_Y
Extracted 48 gates and 129 wires to a netlist network with 81 inputs and 38 outputs (dfl=2).

5.332.20.1. Executing ABC.
[Time = 0.08 sec.]

5.332.21. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21051$auto$opt_dff.cc:220:make_patterns_logic$2831, asynchronously reset by $abc$35636$lo003
Extracted 40 gates and 112 wires to a netlist network with 72 inputs and 36 outputs (dfl=2).

5.332.21.1. Executing ABC.
[Time = 0.08 sec.]

5.332.22. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20359$auto$rtlil.cc:2715:NotGate$14046
Extracted 36 gates and 72 wires to a netlist network with 36 inputs and 34 outputs (dfl=2).

5.332.22.1. Executing ABC.
[Time = 0.05 sec.]

5.332.23. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21258$auto$opt_dff.cc:195:make_patterns_logic$2846, asynchronously reset by $abc$35636$lo003
Extracted 35 gates and 99 wires to a netlist network with 64 inputs and 34 outputs (dfl=2).

5.332.23.1. Executing ABC.
[Time = 0.07 sec.]

5.332.24. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20227$auto$opt_dff.cc:220:make_patterns_logic$2821, asynchronously reset by $abc$35636$lo003
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 34 outputs (dfl=2).

5.332.24.1. Executing ABC.
[Time = 0.05 sec.]

5.332.25. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20966$auto$opt_dff.cc:220:make_patterns_logic$2795, asynchronously reset by $abc$35636$lo003
Extracted 28 gates and 52 wires to a netlist network with 24 inputs and 13 outputs (dfl=2).

5.332.25.1. Executing ABC.
[Time = 0.05 sec.]

5.332.26. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$17209$auto$simplemap.cc:158:logic_reduce$4459, asynchronously reset by $abc$35636$lo003
Extracted 21 gates and 31 wires to a netlist network with 10 inputs and 8 outputs (dfl=2).

5.332.26.1. Executing ABC.
[Time = 0.05 sec.]

5.332.27. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$20999$auto$opt_dff.cc:220:make_patterns_logic$2905
Extracted 21 gates and 31 wires to a netlist network with 10 inputs and 11 outputs (dfl=2).

5.332.27.1. Executing ABC.
[Time = 0.08 sec.]

5.332.28. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3153_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 18 outputs (dfl=2).

5.332.28.1. Executing ABC.
[Time = 0.07 sec.]

5.332.29. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n340_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 18 outputs (dfl=2).

5.332.29.1. Executing ABC.
[Time = 0.07 sec.]

5.332.30. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3133_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 18 outputs (dfl=2).

5.332.30.1. Executing ABC.
[Time = 0.07 sec.]

5.332.31. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n322_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 18 outputs (dfl=2).

5.332.31.1. Executing ABC.
[Time = 0.07 sec.]

5.332.32. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax._zz_108
Extracted 17 gates and 17 wires to a netlist network with 0 inputs and 7 outputs (dfl=2).

5.332.32.1. Executing ABC.
[Time = 0.06 sec.]

5.332.33. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3063_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.33.1. Executing ABC.
[Time = 0.07 sec.]

5.332.34. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3103_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.34.1. Executing ABC.
[Time = 0.07 sec.]

5.332.35. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n334_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.35.1. Executing ABC.
[Time = 0.07 sec.]

5.332.36. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n328_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.36.1. Executing ABC.
[Time = 0.07 sec.]

5.332.37. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n316_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.37.1. Executing ABC.
[Time = 0.07 sec.]

5.332.38. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n358_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.38.1. Executing ABC.
[Time = 0.07 sec.]

5.332.39. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n352_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.39.1. Executing ABC.
[Time = 0.07 sec.]

5.332.40. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n346_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.40.1. Executing ABC.
[Time = 0.10 sec.]

5.332.41. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3193_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.41.1. Executing ABC.
[Time = 0.09 sec.]

5.332.42. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3173_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.42.1. Executing ABC.
[Time = 0.08 sec.]

5.332.43. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3113_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.43.1. Executing ABC.
[Time = 0.08 sec.]

5.332.44. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3083_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

5.332.44.1. Executing ABC.
[Time = 0.07 sec.]

5.332.45. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21066$auto$opt_dff.cc:220:make_patterns_logic$2789, asynchronously reset by $abc$35636$lo003
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 11 outputs (dfl=2).

5.332.45.1. Executing ABC.
[Time = 0.07 sec.]

5.332.46. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21215$auto$opt_dff.cc:220:make_patterns_logic$2834, asynchronously reset by $abc$35636$lo003
Extracted 14 gates and 29 wires to a netlist network with 15 inputs and 13 outputs (dfl=2).

5.332.46.1. Executing ABC.
[Time = 0.07 sec.]

5.332.47. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$35607, asynchronously reset by $abc$35636$lo003
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 8 outputs (dfl=2).

5.332.47.1. Executing ABC.
[Time = 0.07 sec.]

5.332.48. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21086$auto$opt_dff.cc:195:make_patterns_logic$2861, asynchronously reset by $abc$35636$lo003
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 8 outputs (dfl=2).

5.332.48.1. Executing ABC.
[Time = 0.05 sec.]

5.332.49. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n313_
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

5.332.49.1. Executing ABC.
[Time = 0.06 sec.]

5.332.50. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3043_
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs (dfl=2).

5.332.50.1. Executing ABC.
[Time = 0.05 sec.]

5.332.51. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21135$auto$opt_dff.cc:195:make_patterns_logic$2858, asynchronously reset by $abc$35636$lo003
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 9 outputs (dfl=2).

5.332.51.1. Executing ABC.
[Time = 0.06 sec.]

5.332.52. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3053_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=2).

5.332.52.1. Executing ABC.
[Time = 0.05 sec.]

5.332.53. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n319_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=2).

5.332.53.1. Executing ABC.
[Time = 0.05 sec.]

5.332.54. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n331_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=2).

5.332.54.1. Executing ABC.
[Time = 0.08 sec.]

5.332.55. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n337_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.332.55.1. Executing ABC.
[Time = 0.05 sec.]

5.332.56. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n325_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.332.56.1. Executing ABC.
[Time = 0.05 sec.]

5.332.57. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n349_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.332.57.1. Executing ABC.
[Time = 0.06 sec.]

5.332.58. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3143_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=2).

5.332.58.1. Executing ABC.
[Time = 0.05 sec.]

5.332.59. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3123_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=2).

5.332.59.1. Executing ABC.
[Time = 0.05 sec.]

5.332.60. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3093_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=2).

5.332.60.1. Executing ABC.
[Time = 0.05 sec.]

5.332.61. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3073_
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 9 outputs (dfl=2).

5.332.61.1. Executing ABC.
[Time = 0.05 sec.]

5.332.62. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3163_
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs (dfl=2).

5.332.62.1. Executing ABC.
[Time = 0.05 sec.]

5.332.63. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n343_
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs (dfl=2).

5.332.63.1. Executing ABC.
[Time = 0.05 sec.]

5.332.64. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$18639$new_n355_
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs (dfl=2).

5.332.64.1. Executing ABC.
[Time = 0.05 sec.]

5.332.65. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$14156$new_n3183_
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs (dfl=2).

5.332.65.1. Executing ABC.
[Time = 0.05 sec.]

5.332.66. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21120$auto$opt_dff.cc:220:make_patterns_logic$2772, asynchronously reset by $abc$35636$lo003
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 8 outputs (dfl=2).

5.332.66.1. Executing ABC.
[Time = 0.05 sec.]

5.332.67. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21206$auto$opt_dff.cc:220:make_patterns_logic$2843, asynchronously reset by $abc$35636$lo003
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 7 outputs (dfl=2).

5.332.67.1. Executing ABC.
[Time = 0.07 sec.]

5.332.68. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21160$auto$simplemap.cc:240:simplemap_eqne$4319, asynchronously reset by $abc$35636$lo003
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 7 outputs (dfl=2).

5.332.68.1. Executing ABC.
[Time = 0.05 sec.]

5.332.69. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21195$auto$opt_dff.cc:195:make_patterns_logic$2867, asynchronously reset by $abc$35636$lo003
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 7 outputs (dfl=2).

5.332.69.1. Executing ABC.
[Time = 0.05 sec.]

5.332.70. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21086$auto$opt_dff.cc:195:make_patterns_logic$3221
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 5 outputs (dfl=2).

5.332.70.1. Executing ABC.
[Time = 0.05 sec.]

5.332.71. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21185$auto$simplemap.cc:240:simplemap_eqne$4373, asynchronously reset by $abc$35636$lo003
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

5.332.71.1. Executing ABC.
[Time = 0.05 sec.]

5.332.72. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21172$auto$opt_dff.cc:220:make_patterns_logic$2801, asynchronously reset by $abc$35636$lo003
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 7 outputs (dfl=2).

5.332.72.1. Executing ABC.
[Time = 0.05 sec.]

5.332.73. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$17988$auto$opt_dff.cc:220:make_patterns_logic$2855, asynchronously reset by $abc$35636$lo003
Replacing 2 occurrences of constant undef bits with constant zero bits
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 7 outputs (dfl=2).

5.332.73.1. Executing ABC.
[Time = 0.07 sec.]

5.332.74. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$28448$auto$opt_dff.cc:220:make_patterns_logic$21292, asynchronously reset by $abc$35636$lo003
Extracted 7 gates and 17 wires to a netlist network with 10 inputs and 5 outputs (dfl=2).

5.332.74.1. Executing ABC.
[Time = 0.07 sec.]

5.332.75. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21228$auto$opt_dff.cc:195:make_patterns_logic$2849, asynchronously reset by $abc$35636$lo003
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs (dfl=2).

5.332.75.1. Executing ABC.
[Time = 0.05 sec.]

5.332.76. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21266$auto$opt_dff.cc:195:make_patterns_logic$2818, asynchronously reset by $abc$35636$lo003
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs (dfl=2).

5.332.76.1. Executing ABC.
[Time = 0.05 sec.]

5.332.77. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21236$flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], asynchronously reset by $abc$35636$lo003
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=2).

5.332.77.1. Executing ABC.
[Time = 0.05 sec.]

5.332.78. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax.system_cpu._zz_140, asynchronously reset by $abc$35636$lo003
Extracted 4 gates and 7 wires to a netlist network with 2 inputs and 4 outputs (dfl=2).

5.332.78.1. Executing ABC.
[Time = 0.05 sec.]

5.332.79. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21251$auto$opt_dff.cc:195:make_patterns_logic$2778, asynchronously reset by $abc$35636$lo003
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs (dfl=2).

5.332.79.1. Executing ABC.
[Time = 0.05 sec.]

5.332.80. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$21244$auto$opt_dff.cc:195:make_patterns_logic$2783, asynchronously reset by $abc$35636$lo003
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs (dfl=2).

5.332.80.1. Executing ABC.
[Time = 0.05 sec.]

5.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~4 debug messages>

5.334. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~258 debug messages>
Removed a total of 86 cells.

5.335. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.336. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.337. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.338. Executing OPT_SHARE pass.

5.339. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$40711$auto$blifparse.cc:377:parse_blif$40716 ($_DFFE_PP_) from module murax_symbiflow (D = $abc$40711$abc$38415$murax.system_uartCtrl.uartCtrl_1.rx.sampler_value, Q = $abc$40711$lo4).
Adding EN signal on $abc$40711$auto$blifparse.cc:377:parse_blif$40712 ($_DFFE_PP_) from module murax_symbiflow (D = $abc$40711$abc$38415$murax.system_uartCtrl.uartCtrl_1.rx.sampler_value, Q = $abc$40711$lo0).
[#visit=1302, #solve=0, #remove=0, time=0.05 sec.]

5.340. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 2 unused cells and 9801 unused wires.
<suppressed ~24 debug messages>

5.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.343. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.344. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.345. Executing OPT_SHARE pass.

5.346. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.04 sec.]

5.347. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 2
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

5.349. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          1305

ABC-DFF iteration : 1

5.350. Executing ABC pass (technology mapping using ABC).

5.350.1. Summary of detected clock domains:
  222 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2767, arst={ }, srst={ }
  13 cells in clk=\io_mainClk, en=!$auto$simplemap.cc:158:logic_reduce$4459, arst=\murax.resetCtrl_systemReset, srst={ }
  8 cells in clk=\io_mainClk, en=$auto$simplemap.cc:240:simplemap_eqne$4373, arst=\murax.resetCtrl_systemReset, srst={ }
  9 cells in clk=\io_mainClk, en=$auto$simplemap.cc:240:simplemap_eqne$4319, arst=\murax.resetCtrl_systemReset, srst={ }
  12 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2772, arst=\murax.resetCtrl_systemReset, srst={ }
  14 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2789, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2778, arst=\murax.resetCtrl_systemReset, srst={ }
  124 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2778, arst={ }, srst={ }
  28 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2795, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2783, arst=\murax.resetCtrl_systemReset, srst={ }
  139 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2783, arst={ }, srst={ }
  9 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2801, arst=\murax.resetCtrl_systemReset, srst={ }
  36 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2807, arst={ }, srst={ }
  33 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2810, arst={ }, srst={ }
  36 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2804, arst={ }, srst={ }
  54 cells in clk=\io_mainClk, en=$flatten\murax.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4523$863_Y, arst={ }, srst={ }
  5 cells in clk=\io_mainClk, en=$flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2818, arst=\murax.resetCtrl_systemReset, srst={ }
  67 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2821, arst=\murax.resetCtrl_systemReset, srst={ }
  34 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2824, arst={ }, srst={ }
  36 cells in clk=\io_mainClk, en=!\murax.system_cpu.fetch_arbitration_isStuck, arst={ }, srst={ }
  178 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2852, arst=\murax.resetCtrl_systemReset, srst={ }
  6 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2849, arst=\murax.resetCtrl_systemReset, srst={ }
  11 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2858, arst=\murax.resetCtrl_systemReset, srst={ }
  220 cells in clk=\io_mainClk, en=!\murax.system_cpu.decode_arbitration_isStuck, arst={ }, srst={ }
  8 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2867, arst=\murax.resetCtrl_systemReset, srst={ }
  547 cells in clk=\io_mainClk, en=!\murax.system_cpu.execute_arbitration_isStuckByOthers, arst={ }, srst={ }
  14 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2861, arst=\murax.resetCtrl_systemReset, srst={ }
  16 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2831, arst=\murax.resetCtrl_systemReset, srst={ }
  26 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2905, arst={ }, srst={ }
  10 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$3221, arst={ }, srst={ }
  760 cells in clk=\io_mainClk, en=!\murax.system_cpu.decode_arbitration_isStuckByOthers, arst={ }, srst={ }
  55 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2864, arst=\murax.resetCtrl_systemReset, srst={ }
  5 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:195:make_patterns_logic$2846, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2855, arst=\murax.resetCtrl_systemReset, srst={ }
  4 cells in clk=\io_mainClk, en=\murax.system_cpu._zz_140, arst=\murax.resetCtrl_systemReset, srst={ }
  7 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2843, arst=\murax.resetCtrl_systemReset, srst={ }
  6 cells in clk=\io_mainClk, en=$auto$opt_dff.cc:220:make_patterns_logic$2834, arst=\murax.resetCtrl_systemReset, srst={ }
  78 cells in clk=\io_mainClk, en=\murax.system_cpu._zz_145, arst={ }, srst={ }
  76 cells in clk=\io_mainClk, en=!\murax.system_apbBridge._zz_2, arst={ }, srst={ }
  22 cells in clk=\io_mainClk, en=\murax._zz_108, arst={ }, srst={ }
  127 cells in clk=\io_mainClk, en=!\murax._zz_3, arst={ }, srst={ }
  749 cells in clk=\io_mainClk, en={ }, arst=\murax.resetCtrl_systemReset, srst={ }
  1401 cells in clk=\io_mainClk, en={ }, arst={ }, srst={ }
  32 cells in clk=\io_mainClk, en=!\murax.system_ram.io_bus_cmd_valid, arst={ }, srst={ }

  #logic partitions = 45

5.350.2. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk
Extracted 1401 gates and 1900 wires to a netlist network with 498 inputs and 599 outputs (dfl=1).

5.350.2.1. Executing ABC.
[Time = 0.17 sec.]

5.350.3. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.decode_arbitration_isStuckByOthers
Extracted 758 gates and 985 wires to a netlist network with 226 inputs and 498 outputs (dfl=1).

5.350.3.1. Executing ABC.
[Time = 0.10 sec.]

5.350.4. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, asynchronously reset by $abc$42677$lo003
Extracted 749 gates and 976 wires to a netlist network with 225 inputs and 280 outputs (dfl=1).

5.350.4.1. Executing ABC.
[Time = 0.13 sec.]

5.350.5. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$45730$murax.system_cpu.execute_arbitration_isStuckByOthers
Extracted 513 gates and 834 wires to a netlist network with 319 inputs and 145 outputs (dfl=1).

5.350.5.1. Executing ABC.
[Time = 0.10 sec.]

5.350.6. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$45730$auto$opt_dff.cc:220:make_patterns_logic$2767
Extracted 222 gates and 372 wires to a netlist network with 149 inputs and 136 outputs (dfl=1).

5.350.6.1. Executing ABC.
[Time = 0.08 sec.]

5.350.7. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.decode_arbitration_isStuck
Extracted 220 gates and 342 wires to a netlist network with 122 inputs and 152 outputs (dfl=1).

5.350.7.1. Executing ABC.
[Time = 0.08 sec.]

5.350.8. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2852, asynchronously reset by $abc$42677$lo003
Extracted 178 gates and 247 wires to a netlist network with 69 inputs and 95 outputs (dfl=1).

5.350.8.1. Executing ABC.
[Time = 0.08 sec.]

5.350.9. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2783
Extracted 139 gates and 192 wires to a netlist network with 52 inputs and 37 outputs (dfl=1).

5.350.9.1. Executing ABC.
[Time = 0.10 sec.]

5.350.10. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$45730$lo000
Extracted 94 gates and 167 wires to a netlist network with 71 inputs and 73 outputs (dfl=1).

5.350.10.1. Executing ABC.
[Time = 0.09 sec.]

5.350.11. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2778
Extracted 124 gates and 146 wires to a netlist network with 21 inputs and 35 outputs (dfl=1).

5.350.11.1. Executing ABC.
[Time = 0.09 sec.]

5.350.12. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by \murax.system_cpu._zz_145
Extracted 78 gates and 123 wires to a netlist network with 43 inputs and 73 outputs (dfl=1).

5.350.12.1. Executing ABC.
[Time = 0.07 sec.]

5.350.13. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$45730$lo001
Extracted 76 gates and 129 wires to a netlist network with 53 inputs and 70 outputs (dfl=1).

5.350.13.1. Executing ABC.
[Time = 0.05 sec.]

5.350.14. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2821, asynchronously reset by $abc$42677$lo003
Extracted 67 gates and 134 wires to a netlist network with 67 inputs and 67 outputs (dfl=1).

5.350.14.1. Executing ABC.
[Time = 0.07 sec.]

5.350.15. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2864, asynchronously reset by $abc$42677$lo003
Extracted 55 gates and 104 wires to a netlist network with 48 inputs and 5 outputs (dfl=1).

5.350.15.1. Executing ABC.
[Time = 0.06 sec.]

5.350.16. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $flatten\murax.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:4523$863_Y
Extracted 54 gates and 136 wires to a netlist network with 81 inputs and 39 outputs (dfl=1).

5.350.16.1. Executing ABC.
[Time = 0.07 sec.]

5.350.17. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2804
Extracted 36 gates and 56 wires to a netlist network with 20 inputs and 35 outputs (dfl=1).

5.350.17.1. Executing ABC.
[Time = 0.05 sec.]

5.350.18. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !\murax.system_cpu.fetch_arbitration_isStuck
Extracted 36 gates and 73 wires to a netlist network with 37 inputs and 34 outputs (dfl=1).

5.350.18.1. Executing ABC.
[Time = 0.05 sec.]

5.350.19. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2807
Extracted 36 gates and 56 wires to a netlist network with 20 inputs and 36 outputs (dfl=1).

5.350.19.1. Executing ABC.
[Time = 0.05 sec.]

5.350.20. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2824
Extracted 34 gates and 68 wires to a netlist network with 34 inputs and 34 outputs (dfl=1).

5.350.20.1. Executing ABC.
[Time = 0.05 sec.]

5.350.21. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2810
Extracted 33 gates and 52 wires to a netlist network with 19 inputs and 33 outputs (dfl=1).

5.350.21.1. Executing ABC.
[Time = 0.05 sec.]

5.350.22. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$abc$42677$murax.system_ram.io_bus_cmd_valid
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

5.350.22.1. Executing ABC.
[Time = 0.05 sec.]

5.350.23. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2795, asynchronously reset by $abc$42677$lo003
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 11 outputs (dfl=1).

5.350.23.1. Executing ABC.
[Time = 0.05 sec.]

5.350.24. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2905
Extracted 26 gates and 34 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

5.350.24.1. Executing ABC.
[Time = 0.05 sec.]

5.350.25. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$42677$murax._zz_108
Extracted 22 gates and 22 wires to a netlist network with 0 inputs and 12 outputs (dfl=1).

5.350.25.1. Executing ABC.
[Time = 0.05 sec.]

5.350.26. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2831, asynchronously reset by $abc$42677$lo003
Extracted 16 gates and 31 wires to a netlist network with 14 inputs and 9 outputs (dfl=1).

5.350.26.1. Executing ABC.
[Time = 0.06 sec.]

5.350.27. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2789, asynchronously reset by $abc$42677$lo003
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 10 outputs (dfl=1).

5.350.27.1. Executing ABC.
[Time = 0.06 sec.]

5.350.28. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2861, asynchronously reset by $abc$42677$lo003
Extracted 14 gates and 25 wires to a netlist network with 10 inputs and 11 outputs (dfl=1).

5.350.28.1. Executing ABC.
[Time = 0.06 sec.]

5.350.29. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by !$auto$simplemap.cc:158:logic_reduce$4459, asynchronously reset by $abc$42677$lo003
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 6 outputs (dfl=1).

5.350.29.1. Executing ABC.
[Time = 0.06 sec.]

5.350.30. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2772, asynchronously reset by $abc$42677$lo003
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

5.350.30.1. Executing ABC.
[Time = 0.05 sec.]

5.350.31. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2858, asynchronously reset by $abc$42677$lo003
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 9 outputs (dfl=1).

5.350.31.1. Executing ABC.
[Time = 0.06 sec.]

5.350.32. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$49607$auto$opt_dff.cc:195:make_patterns_logic$3221
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.350.32.1. Executing ABC.
[Time = 0.07 sec.]

5.350.33. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$simplemap.cc:240:simplemap_eqne$4319, asynchronously reset by $abc$42677$lo003
Extracted 9 gates and 18 wires to a netlist network with 8 inputs and 6 outputs (dfl=1).

5.350.33.1. Executing ABC.
[Time = 0.07 sec.]

5.350.34. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2801, asynchronously reset by $abc$42677$lo003
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 8 outputs (dfl=1).

5.350.34.1. Executing ABC.
[Time = 0.07 sec.]

5.350.35. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$simplemap.cc:240:simplemap_eqne$4373, asynchronously reset by $abc$42677$lo003
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 5 outputs (dfl=1).

5.350.35.1. Executing ABC.
[Time = 0.05 sec.]

5.350.36. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2867, asynchronously reset by $abc$42677$lo003
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 7 outputs (dfl=1).

5.350.36.1. Executing ABC.
[Time = 0.06 sec.]

5.350.37. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2843, asynchronously reset by $abc$42677$lo003
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 5 outputs (dfl=1).

5.350.37.1. Executing ABC.
[Time = 0.05 sec.]

5.350.38. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$2834, asynchronously reset by $abc$42677$lo003
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

5.350.38.1. Executing ABC.
[Time = 0.06 sec.]

5.350.39. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2849, asynchronously reset by $abc$42677$lo003
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

5.350.39.1. Executing ABC.
[Time = 0.06 sec.]

5.350.40. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $flatten\murax.$0\system_mainBusDecoder_logic_rspPending[0:0], asynchronously reset by $abc$42677$lo003
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 5 outputs (dfl=1).

5.350.40.1. Executing ABC.
[Time = 0.05 sec.]

5.350.41. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2783, asynchronously reset by $abc$42677$lo003
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

5.350.41.1. Executing ABC.
[Time = 0.07 sec.]

5.350.42. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2778, asynchronously reset by $abc$42677$lo003
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

5.350.42.1. Executing ABC.
[Time = 0.06 sec.]

5.350.43. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2846, asynchronously reset by $abc$42677$lo003
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs (dfl=1).

5.350.43.1. Executing ABC.
[Time = 0.04 sec.]

5.350.44. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$2818, asynchronously reset by $abc$42677$lo003
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

5.350.44.1. Executing ABC.
[Time = 0.05 sec.]

5.350.45. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$44702$murax.system_cpu._zz_140, asynchronously reset by $abc$42677$lo003
Extracted 4 gates and 7 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

5.350.45.1. Executing ABC.
[Time = 0.05 sec.]

5.350.46. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, enabled by $abc$46509$auto$opt_dff.cc:220:make_patterns_logic$2855, asynchronously reset by $abc$42677$lo003
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 4 outputs (dfl=1).

5.350.46.1. Executing ABC.
[Time = 0.06 sec.]

5.351. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.04 sec.]

5.352. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~25 debug messages>

5.353. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 1 unused cells and 7626 unused wires.
<suppressed ~158 debug messages>

5.354. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.04 sec.]

5.355. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.356. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.357. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$47698$auto$blifparse.cc:377:parse_blif$47700 ($_DFFE_PP0P_) from module murax_symbiflow (D = \murax.system_cpu._zz_139 [1], Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [1]).
Adding EN signal on $abc$47698$auto$blifparse.cc:377:parse_blif$47699 ($_DFFE_PP0P_) from module murax_symbiflow (D = \murax.system_cpu._zz_139 [0], Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43082 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43081 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43080 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43079 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43078 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43077 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43076 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43075 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43074 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43073 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43072 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43071 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43070 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43069 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43068 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43067 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43066 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43065 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43064 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43063 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43062 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43061 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43060 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43059 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43058 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43057 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43056 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43055 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43054 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43053 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43052 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43051 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43050 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43049 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43048 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43047 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43046 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43045 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43044 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43043 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43042 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43041 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43040 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43039 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43038 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43037 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43036 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43035 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43034 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43033 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43032 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43031 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43030 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43029 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43028 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43027 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43026 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43025 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43024 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43023 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43022 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43021 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43020 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43019 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43018 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43017 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43016 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43015 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43014 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43013 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43012 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43011 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43010 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43009 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43008 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43007 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43006 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43005 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43004 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43003 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43002 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43001 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$43000 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42999 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42998 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42997 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42996 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42995 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42994 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42993 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42992 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42991 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42990 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42989 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42988 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42987 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42986 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42985 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42984 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42983 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42982 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42981 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42980 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42979 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42978 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42977 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42976 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42975 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42974 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42973 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42972 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42971 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42970 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42969 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42968 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42967 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42966 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42965 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42964 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42963 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42962 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42961 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42960 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42959 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42958 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42957 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42956 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42955 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42946 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42945 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42944 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42943 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42942 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42941 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42940 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42939 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42938 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42937 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42936 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42935 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42934 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42933 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42932 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42931 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42930 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42929 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42928 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42927 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42926 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42925 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42924 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42923 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42922 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42921 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42920 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42919 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42918 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42917 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42916 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42915 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42914 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42913 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42912 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42911 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42910 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42909 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42908 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42907 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42906 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42905 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42904 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42903 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42902 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42901 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42900 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42899 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42898 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42897 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42896 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42895 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42894 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42893 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42892 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42891 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42890 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42889 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42888 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42887 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42886 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42885 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42884 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42883 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42882 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42881 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42880 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42879 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42878 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42877 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42876 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42875 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42874 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42873 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42872 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42871 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42870 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42869 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42868 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42867 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42866 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42865 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42864 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42863 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42862 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42861 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42860 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42859 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42858 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42857 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42856 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42855 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42854 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42853 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42852 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42851 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42850 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42849 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42848 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42847 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42846 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42845 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42844 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42843 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42842 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42841 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42840 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42839 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42838 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42837 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42836 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42835 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42834 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42833 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42832 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42831 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42830 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42829 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42828 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42827 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42826 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42825 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42824 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42823 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42822 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42821 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [2]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42820 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [1]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42819 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [0]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42758 ($_DFF_P_) from module murax_symbiflow (D = $abc$42677$li063_li063, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [24]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42757 ($_DFF_P_) from module murax_symbiflow (D = $abc$42677$li062_li062, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [23]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42756 ($_DFF_P_) from module murax_symbiflow (D = $abc$42677$li061_li061, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [22]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42755 ($_DFF_P_) from module murax_symbiflow (D = $abc$42677$li060_li060, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [21]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42754 ($_DFF_P_) from module murax_symbiflow (D = $abc$42677$li059_li059, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [20]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42753 ($_DFF_P_) from module murax_symbiflow (D = $abc$42677$li058_li058, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [19]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42752 ($_DFF_P_) from module murax_symbiflow (D = $abc$42677$li057_li057, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [18]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42751 ($_DFF_P_) from module murax_symbiflow (D = $abc$42677$li056_li056, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [17]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42750 ($_DFF_P_) from module murax_symbiflow (D = $abc$42677$li055_li055, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [16]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42749 ($_DFF_P_) from module murax_symbiflow (D = $abc$42677$li054_li054, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [15]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42748 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [31], Q = \murax.system_cpu._zz_82 [31]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42747 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [30], Q = \murax.system_cpu._zz_82 [30]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42746 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [29], Q = \murax.system_cpu._zz_82 [29]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42745 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [28], Q = \murax.system_cpu._zz_82 [28]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42744 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [27], Q = \murax.system_cpu._zz_82 [27]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42743 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [26], Q = \murax.system_cpu._zz_82 [26]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42742 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [25], Q = \murax.system_cpu._zz_82 [25]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42731 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [14], Q = \murax.system_cpu._zz_82 [14]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42730 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [13], Q = \murax.system_cpu._zz_82 [13]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42729 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [12], Q = \murax.system_cpu._zz_82 [12]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42728 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [11], Q = \murax.system_cpu._zz_82 [11]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42727 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [10], Q = \murax.system_cpu._zz_82 [10]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42726 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [9], Q = \murax.system_cpu._zz_82 [9]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42725 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [8], Q = \murax.system_cpu._zz_82 [8]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42724 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [7], Q = \murax.system_cpu._zz_82 [7]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42723 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [6], Q = \murax.system_cpu._zz_82 [6]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42722 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [5], Q = \murax.system_cpu._zz_82 [5]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42721 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [4], Q = \murax.system_cpu._zz_82 [4]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42720 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [3], Q = \murax.system_cpu._zz_82 [3]).
Adding EN signal on $abc$42677$auto$blifparse.cc:377:parse_blif$42719 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [2], Q = \murax.system_cpu._zz_82 [2]).
[#visit=1302, #solve=0, #remove=0, time=0.04 sec.]

5.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.359. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 288 unused cells and 270 unused wires.
<suppressed ~289 debug messages>

5.360. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

5.361. Executing ABC pass (technology mapping using ABC).

5.361.1. Summary of detected clock domains:
  1484 cells in clk=\io_mainClk, en={ }, arst=\murax.resetCtrl_systemReset, srst={ }
  4309 cells in clk=\io_mainClk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

5.361.2. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk
Extracted 4269 gates and 4880 wires to a netlist network with 611 inputs and 1556 outputs (dfl=1).

5.361.2.1. Executing ABC.
[Time = 0.47 sec.]

5.361.3. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, asynchronously reset by $abc$52236$lo0970
Extracted 1455 gates and 2108 wires to a netlist network with 652 inputs and 673 outputs (dfl=1).

5.361.3.1. Executing ABC.
[Time = 0.18 sec.]

5.362. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1288, #solve=0, #remove=0, time=0.05 sec.]

5.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~252 debug messages>

5.364. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 8360 unused wires.
<suppressed ~99 debug messages>

5.365. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1288, #solve=0, #remove=0, time=0.05 sec.]

5.366. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.367. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.368. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57881 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2898_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [2]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57880 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2896_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [3]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57879 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2894_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [4]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57878 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2892_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [5]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57877 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2890_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [6]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57876 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2888_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [7]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57875 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2886_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [8]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57874 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2884_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [9]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57873 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2882_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [10]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57872 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2880_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [11]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57871 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2878_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [12]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57870 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2876_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [13]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57869 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2874_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [14]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57868 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2872_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [15]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57867 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2870_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [16]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57866 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2868_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [17]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57865 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2866_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [18]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57864 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2864_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [19]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57863 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2862_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [20]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57862 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2860_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [21]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57861 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2858_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [22]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57860 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2856_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [23]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57859 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2854_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [24]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57858 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2852_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [25]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57857 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2850_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [26]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57856 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2848_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [27]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57855 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2846_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [28]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57854 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2844_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [29]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57853 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2842_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [30]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57852 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2840_, Q = $abc$47698$lo31).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57851 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_gpioACtrl._zz_2 [0]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57850 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_gpioACtrl._zz_2 [1]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57849 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_gpioACtrl._zz_2 [2]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57848 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_gpioACtrl._zz_2 [3]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57847 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_gpioACtrl._zz_2 [4]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57846 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_gpioACtrl._zz_2 [5]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57845 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_gpioACtrl._zz_2 [6]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57844 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_gpioACtrl._zz_2 [7]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57843 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_gpioACtrl._zz_2 [8]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57842 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_gpioACtrl._zz_2 [9]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57841 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_gpioACtrl._zz_2 [10]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57840 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_gpioACtrl._zz_2 [11]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57839 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_gpioACtrl._zz_2 [12]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57838 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_gpioACtrl._zz_2 [13]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57837 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_gpioACtrl._zz_2 [14]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57836 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_gpioACtrl._zz_2 [15]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57835 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_gpioACtrl._zz_2 [16]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57834 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [17], Q = \murax.system_gpioACtrl._zz_2 [17]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57833 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [18], Q = \murax.system_gpioACtrl._zz_2 [18]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57832 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [19], Q = \murax.system_gpioACtrl._zz_2 [19]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57831 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [20], Q = \murax.system_gpioACtrl._zz_2 [20]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57830 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [21], Q = \murax.system_gpioACtrl._zz_2 [21]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57829 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [22], Q = \murax.system_gpioACtrl._zz_2 [22]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57828 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [23], Q = \murax.system_gpioACtrl._zz_2 [23]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57827 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [24], Q = \murax.system_gpioACtrl._zz_2 [24]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57826 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [25], Q = \murax.system_gpioACtrl._zz_2 [25]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57825 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [26], Q = \murax.system_gpioACtrl._zz_2 [26]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57824 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [27], Q = \murax.system_gpioACtrl._zz_2 [27]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57823 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [28], Q = \murax.system_gpioACtrl._zz_2 [28]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57822 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [29], Q = \murax.system_gpioACtrl._zz_2 [29]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57821 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [30], Q = \murax.system_gpioACtrl._zz_2 [30]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57820 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [31], Q = \murax.system_gpioACtrl._zz_2 [31]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57818 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_timer.timerABridge_clearsEnable).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57817 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer.timerABridge_ticksEnable [0]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57816 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer.timerABridge_ticksEnable [1]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57815 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2831_, Q = \murax.system_cpu.execute_LightShifterPlugin_isActive).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57814 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_timer.timerBBridge_clearsEnable).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57813 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer.timerBBridge_ticksEnable [0]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57812 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer.timerBBridge_ticksEnable [1]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57810 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n1946_, Q = $abc$49623$li1_li1).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57809 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$49623$li1_li1, Q = $abc$49623$lo1).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57808 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57807 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.bridge_interruptCtrl_writeIntEnable).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57804 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_9 [0]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57803 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_9 [1]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57800 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_181, Q = \murax.system_cpu.CsrPlugin_mip_MSIP).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57799 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_183, Q = \murax.system_cpu.CsrPlugin_mie_MEIE).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57798 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_181, Q = \murax.system_cpu.CsrPlugin_mie_MSIE).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57797 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_180, Q = \murax.system_cpu.CsrPlugin_mie_MTIE).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57795 ($_DFF_PP0_) from module murax_symbiflow (D = \murax._zz_3, Q = \murax.system_mainBusArbiter.rspTarget).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57794 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2791_, Q = \murax.system_timer.timerA.inhibitFull).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57793 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$57785$new_n2789_, Q = \murax.system_timer.timerB.inhibitFull).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57792 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu.fetch_arbitration_isStuck, Q = \murax.system_cpu._zz_81).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57789 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$45730$lo008, Q = $abc$49801$lo0).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57788 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$45730$lo009, Q = $abc$49801$lo1).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57787 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_139 [0], Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [0]).
Adding EN signal on $abc$57785$auto$blifparse.cc:377:parse_blif$57786 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_139 [1], Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53203 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7923_, Q = \murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53202 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7920_, Q = \murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53201 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6154_, Q = \murax.system_cpu.decode_to_execute_ALU_CTRL [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53200 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7917_, Q = \murax.system_cpu.decode_to_execute_ALU_CTRL [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53199 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7910_, Q = \murax.system_cpu.decode_to_execute_BRANCH_CTRL [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53198 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7640_, Q = \murax.system_cpu.decode_to_execute_BRANCH_CTRL [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53197 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7907_, Q = \murax.system_cpu.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53196 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7901_, Q = \murax.system_cpu.decode_to_execute_ENV_CTRL [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53195 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [5], Q = \murax._zz_39).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53194 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [7], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53193 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [8], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53192 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [9], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53191 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [10], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53190 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [11], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53189 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [12], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53188 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [13], Q = \murax.system_cpu._zz_147).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53187 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [14], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53186 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [15], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53185 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [16], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53184 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [17], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53183 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [18], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53182 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [19], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53181 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [20], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53180 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [21], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53179 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [22], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53178 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [23], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53177 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [24], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53176 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [25], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53175 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [26], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53174 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [27], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53173 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [28], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53172 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [29], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53171 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [30], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53170 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_110, Q = \murax.system_cpu._zz_123).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53169 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7873_, Q = \murax.system_cpu.decode_to_execute_IS_CSR).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53168 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7871_, Q = \murax.system_cpu.decode_to_execute_IS_EBREAK).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53167 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7867_, Q = \murax.system_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53166 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [0], Q = \murax.system_cpu.decode_to_execute_PC [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53165 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [1], Q = \murax.system_cpu.decode_to_execute_PC [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53164 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [2], Q = \murax.system_cpu.decode_to_execute_PC [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53163 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [3], Q = \murax.system_cpu.decode_to_execute_PC [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53162 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [4], Q = \murax.system_cpu.decode_to_execute_PC [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53161 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [5], Q = \murax.system_cpu.decode_to_execute_PC [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53160 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [6], Q = \murax.system_cpu.decode_to_execute_PC [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53159 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [7], Q = \murax.system_cpu.decode_to_execute_PC [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53158 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [8], Q = \murax.system_cpu.decode_to_execute_PC [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53157 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [9], Q = \murax.system_cpu.decode_to_execute_PC [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53156 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [10], Q = \murax.system_cpu.decode_to_execute_PC [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53155 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [11], Q = \murax.system_cpu.decode_to_execute_PC [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53154 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [12], Q = \murax.system_cpu.decode_to_execute_PC [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53153 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [13], Q = \murax.system_cpu.decode_to_execute_PC [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53152 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [14], Q = \murax.system_cpu.decode_to_execute_PC [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53151 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [15], Q = \murax.system_cpu.decode_to_execute_PC [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53150 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [16], Q = \murax.system_cpu.decode_to_execute_PC [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53149 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [17], Q = \murax.system_cpu.decode_to_execute_PC [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53148 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [18], Q = \murax.system_cpu.decode_to_execute_PC [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53147 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [19], Q = \murax.system_cpu.decode_to_execute_PC [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53146 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [20], Q = \murax.system_cpu.decode_to_execute_PC [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53145 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [21], Q = \murax.system_cpu.decode_to_execute_PC [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53144 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [22], Q = \murax.system_cpu.decode_to_execute_PC [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53143 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [23], Q = \murax.system_cpu.decode_to_execute_PC [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53142 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [24], Q = \murax.system_cpu.decode_to_execute_PC [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53141 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [25], Q = \murax.system_cpu.decode_to_execute_PC [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53140 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [26], Q = \murax.system_cpu.decode_to_execute_PC [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53139 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [27], Q = \murax.system_cpu.decode_to_execute_PC [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53138 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [28], Q = \murax.system_cpu.decode_to_execute_PC [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53137 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [29], Q = \murax.system_cpu.decode_to_execute_PC [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53136 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [30], Q = \murax.system_cpu.decode_to_execute_PC [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53135 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [31], Q = \murax.system_cpu.decode_to_execute_PC [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53134 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7833_, Q = \murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53133 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [0], Q = \murax.system_cpu.decode_to_execute_RS1 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53132 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [1], Q = \murax.system_cpu.decode_to_execute_RS1 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53131 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [2], Q = \murax.system_cpu.decode_to_execute_RS1 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53130 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [3], Q = \murax.system_cpu.decode_to_execute_RS1 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53129 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [4], Q = \murax.system_cpu.decode_to_execute_RS1 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53128 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [5], Q = \murax.system_cpu.decode_to_execute_RS1 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53127 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [6], Q = \murax.system_cpu.decode_to_execute_RS1 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53126 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [7], Q = \murax.system_cpu.decode_to_execute_RS1 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53125 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [8], Q = \murax.system_cpu.decode_to_execute_RS1 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53124 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [9], Q = \murax.system_cpu.decode_to_execute_RS1 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53123 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [10], Q = \murax.system_cpu.decode_to_execute_RS1 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53122 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [11], Q = \murax.system_cpu.decode_to_execute_RS1 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53121 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [12], Q = \murax.system_cpu.decode_to_execute_RS1 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53120 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [13], Q = \murax.system_cpu.decode_to_execute_RS1 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53119 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [14], Q = \murax.system_cpu.decode_to_execute_RS1 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53118 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [15], Q = \murax.system_cpu.decode_to_execute_RS1 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53117 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [16], Q = \murax.system_cpu.decode_to_execute_RS1 [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53116 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [17], Q = \murax.system_cpu.decode_to_execute_RS1 [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53115 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [18], Q = \murax.system_cpu.decode_to_execute_RS1 [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53114 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [19], Q = \murax.system_cpu.decode_to_execute_RS1 [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53113 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [20], Q = \murax.system_cpu.decode_to_execute_RS1 [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53112 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [21], Q = \murax.system_cpu.decode_to_execute_RS1 [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53111 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [22], Q = \murax.system_cpu.decode_to_execute_RS1 [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53110 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [23], Q = \murax.system_cpu.decode_to_execute_RS1 [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53109 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [24], Q = \murax.system_cpu.decode_to_execute_RS1 [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53108 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [25], Q = \murax.system_cpu.decode_to_execute_RS1 [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53107 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [26], Q = \murax.system_cpu.decode_to_execute_RS1 [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53106 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [27], Q = \murax.system_cpu.decode_to_execute_RS1 [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53105 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [28], Q = \murax.system_cpu.decode_to_execute_RS1 [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53104 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [29], Q = \murax.system_cpu.decode_to_execute_RS1 [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53103 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [30], Q = \murax.system_cpu.decode_to_execute_RS1 [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53102 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [31], Q = \murax.system_cpu.decode_to_execute_RS1 [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53101 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [0], Q = \murax.system_cpu.decode_to_execute_RS2 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53100 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [1], Q = \murax.system_cpu.decode_to_execute_RS2 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53099 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [2], Q = \murax.system_cpu.decode_to_execute_RS2 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53098 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [3], Q = \murax.system_cpu.decode_to_execute_RS2 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53097 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [4], Q = \murax.system_cpu.decode_to_execute_RS2 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53096 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [5], Q = \murax.system_cpu.decode_to_execute_RS2 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53095 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [6], Q = \murax.system_cpu.decode_to_execute_RS2 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53094 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [7], Q = \murax.system_cpu.decode_to_execute_RS2 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53093 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [8], Q = \murax.system_cpu.decode_to_execute_RS2 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53092 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [9], Q = \murax.system_cpu.decode_to_execute_RS2 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53091 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [10], Q = \murax.system_cpu.decode_to_execute_RS2 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53090 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [11], Q = \murax.system_cpu.decode_to_execute_RS2 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53089 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [12], Q = \murax.system_cpu.decode_to_execute_RS2 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53088 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [13], Q = \murax.system_cpu.decode_to_execute_RS2 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53087 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [14], Q = \murax.system_cpu.decode_to_execute_RS2 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53086 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [15], Q = \murax.system_cpu.decode_to_execute_RS2 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53085 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [16], Q = \murax.system_cpu.decode_to_execute_RS2 [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53084 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [17], Q = \murax.system_cpu.decode_to_execute_RS2 [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53083 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [18], Q = \murax.system_cpu.decode_to_execute_RS2 [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53082 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [19], Q = \murax.system_cpu.decode_to_execute_RS2 [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53081 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [20], Q = \murax.system_cpu.decode_to_execute_RS2 [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53080 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [21], Q = \murax.system_cpu.decode_to_execute_RS2 [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53079 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [22], Q = \murax.system_cpu.decode_to_execute_RS2 [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53078 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [23], Q = \murax.system_cpu.decode_to_execute_RS2 [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53077 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [24], Q = \murax.system_cpu.decode_to_execute_RS2 [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53076 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [25], Q = \murax.system_cpu.decode_to_execute_RS2 [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53075 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [26], Q = \murax.system_cpu.decode_to_execute_RS2 [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53074 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [27], Q = \murax.system_cpu.decode_to_execute_RS2 [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53073 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [28], Q = \murax.system_cpu.decode_to_execute_RS2 [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53072 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [29], Q = \murax.system_cpu.decode_to_execute_RS2 [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53071 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [30], Q = \murax.system_cpu.decode_to_execute_RS2 [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53070 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [31], Q = \murax.system_cpu.decode_to_execute_RS2 [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53069 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7756_, Q = \murax.system_cpu.decode_to_execute_SHIFT_CTRL [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53068 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7750_, Q = \murax.system_cpu.decode_to_execute_SHIFT_CTRL [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53067 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7745_, Q = \murax.system_cpu.decode_to_execute_SRC1 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53066 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7743_, Q = \murax.system_cpu.decode_to_execute_SRC1 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53065 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7741_, Q = \murax.system_cpu.decode_to_execute_SRC1 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53064 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7737_, Q = \murax.system_cpu.decode_to_execute_SRC1 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53063 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7735_, Q = \murax.system_cpu.decode_to_execute_SRC1 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53062 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7733_, Q = \murax.system_cpu.decode_to_execute_SRC1 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53061 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7731_, Q = \murax.system_cpu.decode_to_execute_SRC1 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53060 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7729_, Q = \murax.system_cpu.decode_to_execute_SRC1 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53059 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7727_, Q = \murax.system_cpu.decode_to_execute_SRC1 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53058 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7725_, Q = \murax.system_cpu.decode_to_execute_SRC1 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53057 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7723_, Q = \murax.system_cpu.decode_to_execute_SRC1 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53056 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7721_, Q = \murax.system_cpu.decode_to_execute_SRC1 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53055 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7719_, Q = \murax.system_cpu.decode_to_execute_SRC1 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53054 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7715_, Q = \murax.system_cpu.decode_to_execute_SRC1 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53053 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7711_, Q = \murax.system_cpu.decode_to_execute_SRC1 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53052 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7707_, Q = \murax.system_cpu.decode_to_execute_SRC1 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53051 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7703_, Q = \murax.system_cpu.decode_to_execute_SRC1 [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53050 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7699_, Q = \murax.system_cpu.decode_to_execute_SRC1 [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53049 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7695_, Q = \murax.system_cpu.decode_to_execute_SRC1 [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53048 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7691_, Q = \murax.system_cpu.decode_to_execute_SRC1 [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53047 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7687_, Q = \murax.system_cpu.decode_to_execute_SRC1 [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53046 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7683_, Q = \murax.system_cpu.decode_to_execute_SRC1 [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53045 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7679_, Q = \murax.system_cpu.decode_to_execute_SRC1 [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53044 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7675_, Q = \murax.system_cpu.decode_to_execute_SRC1 [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53043 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7671_, Q = \murax.system_cpu.decode_to_execute_SRC1 [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53042 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7667_, Q = \murax.system_cpu.decode_to_execute_SRC1 [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53041 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7663_, Q = \murax.system_cpu.decode_to_execute_SRC1 [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53040 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7659_, Q = \murax.system_cpu.decode_to_execute_SRC1 [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53039 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7655_, Q = \murax.system_cpu.decode_to_execute_SRC1 [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53038 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7651_, Q = \murax.system_cpu.decode_to_execute_SRC1 [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53037 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7647_, Q = \murax.system_cpu.decode_to_execute_SRC1 [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53036 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7643_, Q = \murax.system_cpu.decode_to_execute_SRC1 [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53035 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7636_, Q = \murax.system_cpu.decode_to_execute_SRC2 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53034 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7632_, Q = \murax.system_cpu.decode_to_execute_SRC2 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53033 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7628_, Q = \murax.system_cpu.decode_to_execute_SRC2 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53032 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7624_, Q = \murax.system_cpu.decode_to_execute_SRC2 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53031 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7620_, Q = \murax.system_cpu.decode_to_execute_SRC2 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53030 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7616_, Q = \murax.system_cpu.decode_to_execute_SRC2 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53029 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7613_, Q = \murax.system_cpu.decode_to_execute_SRC2 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53028 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7610_, Q = \murax.system_cpu.decode_to_execute_SRC2 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53027 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7607_, Q = \murax.system_cpu.decode_to_execute_SRC2 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53026 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7604_, Q = \murax.system_cpu.decode_to_execute_SRC2 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53025 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7601_, Q = \murax.system_cpu.decode_to_execute_SRC2 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53024 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7598_, Q = \murax.system_cpu.decode_to_execute_SRC2 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53023 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7595_, Q = \murax.system_cpu.decode_to_execute_SRC2 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53022 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7592_, Q = \murax.system_cpu.decode_to_execute_SRC2 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53021 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7589_, Q = \murax.system_cpu.decode_to_execute_SRC2 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53020 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7586_, Q = \murax.system_cpu.decode_to_execute_SRC2 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53019 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7583_, Q = \murax.system_cpu.decode_to_execute_SRC2 [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53018 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7580_, Q = \murax.system_cpu.decode_to_execute_SRC2 [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53017 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7577_, Q = \murax.system_cpu.decode_to_execute_SRC2 [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53016 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7574_, Q = \murax.system_cpu.decode_to_execute_SRC2 [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53015 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7571_, Q = \murax.system_cpu.decode_to_execute_SRC2 [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53014 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7568_, Q = \murax.system_cpu.decode_to_execute_SRC2 [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53013 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7565_, Q = \murax.system_cpu.decode_to_execute_SRC2 [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53012 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7562_, Q = \murax.system_cpu.decode_to_execute_SRC2 [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53011 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7559_, Q = \murax.system_cpu.decode_to_execute_SRC2 [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53010 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7556_, Q = \murax.system_cpu.decode_to_execute_SRC2 [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53009 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7553_, Q = \murax.system_cpu.decode_to_execute_SRC2 [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53008 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7550_, Q = \murax.system_cpu.decode_to_execute_SRC2 [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53007 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7547_, Q = \murax.system_cpu.decode_to_execute_SRC2 [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53006 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7544_, Q = \murax.system_cpu.decode_to_execute_SRC2 [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53005 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7541_, Q = \murax.system_cpu.decode_to_execute_SRC2 [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53004 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7538_, Q = \murax.system_cpu.decode_to_execute_SRC2 [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53003 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7527_, Q = \murax.system_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53002 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7523_, Q = \murax.system_cpu.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53001 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7515_, Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$53000 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [1], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52999 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [2], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52998 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [3], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52997 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [4], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52996 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [5], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52995 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [6], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52994 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [7], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52993 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [8], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52992 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [9], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52991 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [10], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52990 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [11], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52989 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [12], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52988 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [13], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52987 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [14], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52986 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [15], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52985 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [16], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52984 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [17], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52983 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [18], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52982 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [19], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52981 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [20], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52980 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [21], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52979 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [22], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52978 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [23], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52977 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [24], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52976 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [25], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52975 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [26], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52974 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [27], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52973 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [28], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52972 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [29], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52971 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7484_, Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52970 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7482_, Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52969 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7475_, Q = \murax.system_cpu.execute_to_memory_BRANCH_DO).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52968 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_ENV_CTRL [1], Q = \murax.system_cpu._zz_144).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52967 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_39, Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52966 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [7], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52965 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [8], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52964 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [9], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52963 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [10], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52962 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [11], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52961 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [12], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52960 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_147, Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52959 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [14], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52958 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [0], Q = \murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52957 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [1], Q = \murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52956 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_MEMORY_ENABLE, Q = \murax.system_cpu.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52955 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7419_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52954 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7402_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52953 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7388_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52952 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7373_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52951 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7353_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52950 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7339_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52949 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7325_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52948 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7311_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52947 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7296_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52946 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7282_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52945 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7268_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52944 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7254_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52943 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7237_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52942 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7222_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52941 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7208_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52940 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7194_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52939 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7180_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52938 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7166_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52937 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7152_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52936 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7138_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52935 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7124_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52934 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7110_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52933 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7096_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52932 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7082_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52931 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7068_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52930 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7054_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52929 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7040_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52928 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7026_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52927 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n7012_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52926 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6998_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52925 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6984_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52924 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6969_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52923 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52922 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6939_, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52921 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6933_, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52920 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6928_, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52919 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6923_, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52918 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6919_, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52917 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6912_, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52916 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6906_, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52915 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6897_, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52914 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li00_li00, Q = \murax.system_cpu._zz_198).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52913 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li01_li01, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52912 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li02_li02, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52911 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li03_li03, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52910 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li04_li04, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52909 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li05_li05, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52908 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li06_li06, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52907 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li07_li07, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52906 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li08_li08, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52905 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li09_li09, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52904 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li10_li10, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52903 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li11_li11, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52902 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li12_li12, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52901 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li13_li13, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52900 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li14_li14, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52899 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li15_li15, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52898 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li16_li16, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52897 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li17_li17, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52896 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li18_li18, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52895 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li19_li19, Q = \murax.system_cpu._zz_110).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52894 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [0], Q = \murax.system_cpu.fetch_to_decode_PC [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52893 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [1], Q = \murax.system_cpu.fetch_to_decode_PC [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52892 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [2], Q = \murax.system_cpu.fetch_to_decode_PC [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52891 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [3], Q = \murax.system_cpu.fetch_to_decode_PC [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52890 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [4], Q = \murax.system_cpu.fetch_to_decode_PC [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52889 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [5], Q = \murax.system_cpu.fetch_to_decode_PC [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52888 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [6], Q = \murax.system_cpu.fetch_to_decode_PC [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52887 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [7], Q = \murax.system_cpu.fetch_to_decode_PC [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52886 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [8], Q = \murax.system_cpu.fetch_to_decode_PC [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52885 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [9], Q = \murax.system_cpu.fetch_to_decode_PC [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52884 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [10], Q = \murax.system_cpu.fetch_to_decode_PC [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52883 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [11], Q = \murax.system_cpu.fetch_to_decode_PC [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52882 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [12], Q = \murax.system_cpu.fetch_to_decode_PC [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52881 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [13], Q = \murax.system_cpu.fetch_to_decode_PC [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52880 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [14], Q = \murax.system_cpu.fetch_to_decode_PC [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52879 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [15], Q = \murax.system_cpu.fetch_to_decode_PC [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52878 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [16], Q = \murax.system_cpu.fetch_to_decode_PC [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52877 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [17], Q = \murax.system_cpu.fetch_to_decode_PC [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52876 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [18], Q = \murax.system_cpu.fetch_to_decode_PC [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52875 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [19], Q = \murax.system_cpu.fetch_to_decode_PC [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52874 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [20], Q = \murax.system_cpu.fetch_to_decode_PC [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52873 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [21], Q = \murax.system_cpu.fetch_to_decode_PC [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52872 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [22], Q = \murax.system_cpu.fetch_to_decode_PC [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52871 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [23], Q = \murax.system_cpu.fetch_to_decode_PC [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52870 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [24], Q = \murax.system_cpu.fetch_to_decode_PC [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52869 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [25], Q = \murax.system_cpu.fetch_to_decode_PC [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52868 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [26], Q = \murax.system_cpu.fetch_to_decode_PC [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52867 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [27], Q = \murax.system_cpu.fetch_to_decode_PC [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52866 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [28], Q = \murax.system_cpu.fetch_to_decode_PC [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52865 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [29], Q = \murax.system_cpu.fetch_to_decode_PC [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52864 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [30], Q = \murax.system_cpu.fetch_to_decode_PC [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52863 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [31], Q = \murax.system_cpu.fetch_to_decode_PC [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52862 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6836_, Q = \murax.system_timer.timerA.counter [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52861 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6833_, Q = \murax.system_timer.timerA.counter [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52860 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6830_, Q = \murax.system_timer.timerA.counter [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52859 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6827_, Q = \murax.system_timer.timerA.counter [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52858 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6823_, Q = \murax.system_timer.timerA.counter [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52857 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6820_, Q = \murax.system_timer.timerA.counter [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52856 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6816_, Q = \murax.system_timer.timerA.counter [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52855 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6813_, Q = \murax.system_timer.timerA.counter [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52854 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6808_, Q = \murax.system_timer.timerA.counter [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52853 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6805_, Q = \murax.system_timer.timerA.counter [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52852 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6801_, Q = \murax.system_timer.timerA.counter [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52851 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6798_, Q = \murax.system_timer.timerA.counter [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52850 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6793_, Q = \murax.system_timer.timerA.counter [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52849 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6790_, Q = \murax.system_timer.timerA.counter [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52848 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6786_, Q = \murax.system_timer.timerA.counter [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52847 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6783_, Q = \murax.system_timer.timerA.counter [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52846 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_39, Q = \murax._zz_5).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52845 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [0], Q = \murax._zz_6 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52844 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [1], Q = \murax._zz_6 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52843 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [2], Q = \murax._zz_6 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52842 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [3], Q = \murax._zz_6 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52841 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [4], Q = \murax._zz_6 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52840 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [5], Q = \murax._zz_6 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52839 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [6], Q = \murax._zz_6 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52838 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [7], Q = \murax._zz_6 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52837 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [8], Q = \murax._zz_6 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52836 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [9], Q = \murax._zz_6 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52835 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [10], Q = \murax._zz_6 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52834 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [11], Q = \murax._zz_6 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52833 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [12], Q = \murax._zz_6 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52832 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [13], Q = \murax._zz_6 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52831 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [14], Q = \murax._zz_6 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52830 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [15], Q = \murax._zz_6 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52829 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [16], Q = \murax._zz_6 [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52828 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [17], Q = \murax._zz_6 [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52827 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [18], Q = \murax._zz_6 [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52826 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [19], Q = \murax._zz_6 [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52825 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [20], Q = \murax._zz_6 [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52824 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [21], Q = \murax._zz_6 [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52823 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [22], Q = \murax._zz_6 [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52822 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [23], Q = \murax._zz_6 [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52821 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [24], Q = \murax._zz_6 [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52820 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [25], Q = \murax._zz_6 [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52819 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [26], Q = \murax._zz_6 [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52818 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [27], Q = \murax._zz_6 [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52817 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [28], Q = \murax._zz_6 [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52816 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [29], Q = \murax._zz_6 [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52815 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2384_, Q = \murax._zz_6 [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52814 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2382_, Q = \murax._zz_6 [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52813 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [0], Q = \murax._zz_7 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52812 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [1], Q = \murax._zz_7 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52811 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [2], Q = \murax._zz_7 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52810 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [3], Q = \murax._zz_7 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52809 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [4], Q = \murax._zz_7 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52808 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [5], Q = \murax._zz_7 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52807 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [6], Q = \murax._zz_7 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52806 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [7], Q = \murax._zz_7 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52805 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2371_, Q = \murax._zz_7 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52804 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2369_, Q = \murax._zz_7 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52803 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2367_, Q = \murax._zz_7 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52802 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2365_, Q = \murax._zz_7 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52801 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2363_, Q = \murax._zz_7 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52800 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2361_, Q = \murax._zz_7 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52799 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2359_, Q = \murax._zz_7 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52798 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2357_, Q = \murax._zz_7 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52797 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [16], Q = \murax._zz_7 [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52796 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [17], Q = \murax._zz_7 [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52795 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [18], Q = \murax._zz_7 [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52794 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [19], Q = \murax._zz_7 [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52793 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [20], Q = \murax._zz_7 [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52792 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [21], Q = \murax._zz_7 [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52791 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [22], Q = \murax._zz_7 [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52790 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [23], Q = \murax._zz_7 [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52789 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2347_, Q = \murax._zz_7 [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52788 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2344_, Q = \murax._zz_7 [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52787 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2341_, Q = \murax._zz_7 [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52786 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2338_, Q = \murax._zz_7 [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52785 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2335_, Q = \murax._zz_7 [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52784 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2332_, Q = \murax._zz_7 [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52783 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2329_, Q = \murax._zz_7 [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52782 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2326_, Q = \murax._zz_7 [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52781 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [12], Q = \murax._zz_8 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52780 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_147, Q = \murax._zz_8 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52779 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6765_, Q = \murax.system_timer.timerB.counter [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52778 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6762_, Q = \murax.system_timer.timerB.counter [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52777 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6759_, Q = \murax.system_timer.timerB.counter [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52776 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6756_, Q = \murax.system_timer.timerB.counter [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52775 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6752_, Q = \murax.system_timer.timerB.counter [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52774 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6749_, Q = \murax.system_timer.timerB.counter [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52773 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6745_, Q = \murax.system_timer.timerB.counter [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52772 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6742_, Q = \murax.system_timer.timerB.counter [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52771 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6737_, Q = \murax.system_timer.timerB.counter [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52770 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6734_, Q = \murax.system_timer.timerB.counter [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52769 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6730_, Q = \murax.system_timer.timerB.counter [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52768 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6727_, Q = \murax.system_timer.timerB.counter [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52767 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6722_, Q = \murax.system_timer.timerB.counter [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52766 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6719_, Q = \murax.system_timer.timerB.counter [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52765 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6715_, Q = \murax.system_timer.timerB.counter [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52764 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6712_, Q = \murax.system_timer.timerB.counter [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52763 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6694_, Q = \murax.system_cpu.CsrPlugin_mcause_exceptionCode [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52762 ($_DFF_P_) from module murax_symbiflow (D = $abc$45730$flatten\murax.\system_cpu.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2077$350_Y, Q = \murax.system_cpu.CsrPlugin_mcause_exceptionCode [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52760 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [0], Q = \murax.system_cpu.CsrPlugin_mepc [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52759 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [1], Q = \murax.system_cpu.CsrPlugin_mepc [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52758 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [2], Q = \murax.system_cpu.CsrPlugin_mepc [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52757 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [3], Q = \murax.system_cpu.CsrPlugin_mepc [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52756 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [4], Q = \murax.system_cpu.CsrPlugin_mepc [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52755 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [5], Q = \murax.system_cpu.CsrPlugin_mepc [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52754 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [6], Q = \murax.system_cpu.CsrPlugin_mepc [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52753 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [7], Q = \murax.system_cpu.CsrPlugin_mepc [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52752 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [8], Q = \murax.system_cpu.CsrPlugin_mepc [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52751 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [9], Q = \murax.system_cpu.CsrPlugin_mepc [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52750 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [10], Q = \murax.system_cpu.CsrPlugin_mepc [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52749 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [11], Q = \murax.system_cpu.CsrPlugin_mepc [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52748 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [12], Q = \murax.system_cpu.CsrPlugin_mepc [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52747 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [13], Q = \murax.system_cpu.CsrPlugin_mepc [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52746 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [14], Q = \murax.system_cpu.CsrPlugin_mepc [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52745 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [15], Q = \murax.system_cpu.CsrPlugin_mepc [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52744 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [16], Q = \murax.system_cpu.CsrPlugin_mepc [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52743 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [17], Q = \murax.system_cpu.CsrPlugin_mepc [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52742 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [18], Q = \murax.system_cpu.CsrPlugin_mepc [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52741 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [19], Q = \murax.system_cpu.CsrPlugin_mepc [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52740 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [20], Q = \murax.system_cpu.CsrPlugin_mepc [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52739 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [21], Q = \murax.system_cpu.CsrPlugin_mepc [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52738 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [22], Q = \murax.system_cpu.CsrPlugin_mepc [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52737 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [23], Q = \murax.system_cpu.CsrPlugin_mepc [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52736 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [24], Q = \murax.system_cpu.CsrPlugin_mepc [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52735 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [25], Q = \murax.system_cpu.CsrPlugin_mepc [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52734 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [26], Q = \murax.system_cpu.CsrPlugin_mepc [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52733 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [27], Q = \murax.system_cpu.CsrPlugin_mepc [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52732 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [28], Q = \murax.system_cpu.CsrPlugin_mepc [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52731 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [29], Q = \murax.system_cpu.CsrPlugin_mepc [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52730 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [30], Q = \murax.system_cpu.CsrPlugin_mepc [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52729 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [31], Q = \murax.system_cpu.CsrPlugin_mepc [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52728 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_29, Q = \murax.system_apbBridge._zz_4).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52727 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2318_, Q = \murax.system_apbBridge._zz_5 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52726 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2316_, Q = \murax.system_apbBridge._zz_5 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52725 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [2], Q = \murax.system_apbBridge._zz_5 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52724 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [3], Q = \murax.system_apbBridge._zz_5 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52723 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [4], Q = \murax.system_apbBridge._zz_5 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52722 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [5], Q = \murax.system_apbBridge._zz_5 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52721 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [6], Q = \murax.system_apbBridge._zz_5 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52720 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [7], Q = \murax.system_apbBridge._zz_5 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52719 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2071_, Q = \murax.system_apbBridge._zz_5 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52718 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2072_, Q = \murax.system_apbBridge._zz_5 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52717 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2074_, Q = \murax.system_apbBridge._zz_5 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52716 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2075_, Q = \murax.system_apbBridge._zz_5 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52715 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2078_, Q = \murax.system_apbBridge._zz_5 [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52714 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2079_, Q = \murax.system_apbBridge._zz_5 [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52713 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2081_, Q = \murax.system_apbBridge._zz_5 [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52712 ($_DFF_P_) from module murax_symbiflow (D = $abc$57785$new_n2082_, Q = \murax.system_apbBridge._zz_5 [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52711 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [0], Q = \murax.system_uartCtrl._zz_21).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52710 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [1], Q = \murax.system_uartCtrl._zz_22).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52709 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [2], Q = \murax.system_apbBridge._zz_6 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52708 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [3], Q = \murax.system_apbBridge._zz_6 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52707 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [4], Q = \murax.system_apbBridge._zz_6 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52706 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [5], Q = \murax.system_apbBridge._zz_6 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52705 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [6], Q = \murax.system_apbBridge._zz_6 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52704 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [7], Q = \murax.system_apbBridge._zz_6 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52703 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [8], Q = \murax.system_apbBridge._zz_6 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52702 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [9], Q = \murax.system_apbBridge._zz_6 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52701 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [10], Q = \murax.system_apbBridge._zz_6 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52700 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [11], Q = \murax.system_apbBridge._zz_6 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52699 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [12], Q = \murax.system_apbBridge._zz_6 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52698 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [13], Q = \murax.system_apbBridge._zz_6 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52697 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [14], Q = \murax.system_apbBridge._zz_6 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52696 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [15], Q = \murax.system_apbBridge._zz_6 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52695 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [16], Q = \murax.system_apbBridge._zz_6 [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52694 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [17], Q = \murax.system_apbBridge._zz_6 [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52693 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [18], Q = \murax.system_apbBridge._zz_6 [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52692 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [19], Q = \murax.system_apbBridge._zz_6 [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52691 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [20], Q = \murax.system_apbBridge._zz_6 [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52690 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [21], Q = \murax.system_apbBridge._zz_6 [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52689 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [22], Q = \murax.system_apbBridge._zz_6 [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52688 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [23], Q = \murax.system_apbBridge._zz_6 [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52687 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [24], Q = \murax.system_apbBridge._zz_6 [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52686 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [25], Q = \murax.system_apbBridge._zz_6 [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52685 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [26], Q = \murax.system_apbBridge._zz_6 [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52684 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [27], Q = \murax.system_apbBridge._zz_6 [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52683 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [28], Q = \murax.system_apbBridge._zz_6 [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52682 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [29], Q = \murax.system_apbBridge._zz_6 [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52681 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [30], Q = \murax.system_apbBridge._zz_6 [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52680 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [31], Q = \murax.system_apbBridge._zz_6 [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52679 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6687_, Q = \murax.system_mainBusDecoder_logic_rspSourceId).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52678 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_1 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52677 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_1 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52676 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_timer._zz_1 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52675 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_timer._zz_1 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52674 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_timer._zz_1 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52673 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_timer._zz_1 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52672 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_timer._zz_1 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52671 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_timer._zz_1 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52670 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_timer._zz_1 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52669 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_timer._zz_1 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52668 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_timer._zz_1 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52667 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_timer._zz_1 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52666 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_timer._zz_1 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52665 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_timer._zz_1 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52664 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_timer._zz_1 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52663 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_timer._zz_1 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52662 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [0], Q = \murax.system_cpu.prefetch_to_fetch_PC [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52661 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [1], Q = \murax.system_cpu.prefetch_to_fetch_PC [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52660 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [2], Q = \murax.system_cpu.prefetch_to_fetch_PC [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52659 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [3], Q = \murax.system_cpu.prefetch_to_fetch_PC [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52658 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [4], Q = \murax.system_cpu.prefetch_to_fetch_PC [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52657 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [5], Q = \murax.system_cpu.prefetch_to_fetch_PC [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52656 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [6], Q = \murax.system_cpu.prefetch_to_fetch_PC [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52655 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [7], Q = \murax.system_cpu.prefetch_to_fetch_PC [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52654 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [8], Q = \murax.system_cpu.prefetch_to_fetch_PC [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52653 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [9], Q = \murax.system_cpu.prefetch_to_fetch_PC [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52652 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [10], Q = \murax.system_cpu.prefetch_to_fetch_PC [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52651 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [11], Q = \murax.system_cpu.prefetch_to_fetch_PC [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52650 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [12], Q = \murax.system_cpu.prefetch_to_fetch_PC [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52649 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [13], Q = \murax.system_cpu.prefetch_to_fetch_PC [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52648 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [14], Q = \murax.system_cpu.prefetch_to_fetch_PC [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52647 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [15], Q = \murax.system_cpu.prefetch_to_fetch_PC [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52646 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [16], Q = \murax.system_cpu.prefetch_to_fetch_PC [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52645 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [17], Q = \murax.system_cpu.prefetch_to_fetch_PC [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52644 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [18], Q = \murax.system_cpu.prefetch_to_fetch_PC [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52643 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [19], Q = \murax.system_cpu.prefetch_to_fetch_PC [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52642 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [20], Q = \murax.system_cpu.prefetch_to_fetch_PC [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52641 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [21], Q = \murax.system_cpu.prefetch_to_fetch_PC [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52640 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [22], Q = \murax.system_cpu.prefetch_to_fetch_PC [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52639 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [23], Q = \murax.system_cpu.prefetch_to_fetch_PC [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52638 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [24], Q = \murax.system_cpu.prefetch_to_fetch_PC [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52637 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [25], Q = \murax.system_cpu.prefetch_to_fetch_PC [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52636 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [26], Q = \murax.system_cpu.prefetch_to_fetch_PC [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52635 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [27], Q = \murax.system_cpu.prefetch_to_fetch_PC [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52634 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [28], Q = \murax.system_cpu.prefetch_to_fetch_PC [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52633 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [29], Q = \murax.system_cpu.prefetch_to_fetch_PC [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52632 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [30], Q = \murax.system_cpu.prefetch_to_fetch_PC [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52631 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [31], Q = \murax.system_cpu.prefetch_to_fetch_PC [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52630 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_6 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52629 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_6 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52628 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_timer._zz_6 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52627 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_timer._zz_6 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52626 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_timer._zz_6 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52625 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_timer._zz_6 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52624 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_timer._zz_6 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52623 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_timer._zz_6 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52622 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_timer._zz_6 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52621 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_timer._zz_6 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52620 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_timer._zz_6 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52619 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_timer._zz_6 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52618 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_timer._zz_6 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52617 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_timer._zz_6 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52616 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_timer._zz_6 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52615 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_timer._zz_6 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52614 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \io_led [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52613 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \io_led [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52612 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \io_led [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52611 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \io_led [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52610 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \io_led [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52609 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \io_led [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52608 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \io_led [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52607 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \io_led [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52606 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \io_led [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52605 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \io_led [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52604 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \io_led [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52603 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \io_led [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52602 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \io_led [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52601 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \io_led [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52600 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \io_led [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52599 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \io_led [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52598 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_gpioACtrl._zz_1 [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52597 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [17], Q = \murax.system_gpioACtrl._zz_1 [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52596 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [18], Q = \murax.system_gpioACtrl._zz_1 [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52595 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [19], Q = \murax.system_gpioACtrl._zz_1 [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52594 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [20], Q = \murax.system_gpioACtrl._zz_1 [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52593 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [21], Q = \murax.system_gpioACtrl._zz_1 [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52592 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [22], Q = \murax.system_gpioACtrl._zz_1 [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52591 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [23], Q = \murax.system_gpioACtrl._zz_1 [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52590 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [24], Q = \murax.system_gpioACtrl._zz_1 [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52589 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [25], Q = \murax.system_gpioACtrl._zz_1 [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52588 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [26], Q = \murax.system_gpioACtrl._zz_1 [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52587 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [27], Q = \murax.system_gpioACtrl._zz_1 [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52586 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [28], Q = \murax.system_gpioACtrl._zz_1 [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52585 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [29], Q = \murax.system_gpioACtrl._zz_1 [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52584 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [30], Q = \murax.system_gpioACtrl._zz_1 [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52583 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [31], Q = \murax.system_gpioACtrl._zz_1 [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52582 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_3 [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52581 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_3 [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52580 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_timer._zz_3 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52579 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_timer._zz_3 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52578 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_timer._zz_3 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52577 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_timer._zz_3 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52576 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_timer._zz_3 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52575 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_timer._zz_3 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52574 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_timer._zz_3 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52573 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_timer._zz_3 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52572 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_timer._zz_3 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52571 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_timer._zz_3 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52570 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_timer._zz_3 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52569 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_timer._zz_3 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52568 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_timer._zz_3 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52567 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_timer._zz_3 [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52566 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6598_, Q = $abc$52236$lo0329).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52565 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6596_, Q = $abc$52236$lo0328).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52564 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5472_, Q = $abc$52236$lo0327).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52563 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5474_, Q = $abc$52236$lo0326).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52562 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5476_, Q = $abc$52236$lo0325).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52561 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5478_, Q = $abc$52236$lo0324).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52560 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5480_, Q = $abc$52236$lo0323).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52559 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5482_, Q = $abc$52236$lo0322).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52558 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5484_, Q = $abc$52236$lo0321).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52557 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5486_, Q = $abc$52236$lo0320).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52556 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5488_, Q = $abc$52236$lo0319).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52555 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5490_, Q = $abc$52236$lo0318).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52554 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5492_, Q = $abc$52236$lo0317).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52553 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5494_, Q = $abc$52236$lo0316).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52552 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5496_, Q = $abc$52236$lo0315).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52551 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6074_, Q = $abc$52236$lo0314).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52550 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6078_, Q = $abc$52236$lo0313).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52549 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6082_, Q = $abc$52236$lo0312).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52548 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6086_, Q = $abc$52236$lo0311).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52547 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6090_, Q = $abc$52236$lo0310).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52546 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6094_, Q = $abc$52236$lo0309).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52545 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6098_, Q = $abc$52236$lo0308).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52544 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6102_, Q = $abc$52236$lo0307).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52543 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6106_, Q = $abc$52236$lo0306).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52542 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6110_, Q = $abc$52236$lo0305).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52541 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5498_, Q = $abc$52236$lo0304).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52540 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5500_, Q = $abc$52236$lo0303).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52539 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5502_, Q = $abc$52236$lo0302).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52538 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5504_, Q = $abc$52236$lo0301).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52537 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5506_, Q = $abc$52236$lo0300).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52536 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5508_, Q = $abc$52236$lo0299).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52535 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n5510_, Q = $abc$52236$lo0298).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52534 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6553_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52533 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6563_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52532 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6561_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52531 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6559_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52530 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6557_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52523 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6531_, Q = \murax.system_cpu.execute_CsrPlugin_readDataRegValid).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52522 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [10], Q = \murax.system_cpu._zz_82 [10]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52521 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [11], Q = \murax.system_cpu._zz_82 [11]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52520 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [12], Q = \murax.system_cpu._zz_82 [12]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52519 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [13], Q = \murax.system_cpu._zz_82 [13]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52518 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [14], Q = \murax.system_cpu._zz_82 [14]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52517 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [25], Q = \murax.system_cpu._zz_82 [25]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52516 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [26], Q = \murax.system_cpu._zz_82 [26]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52515 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [27], Q = \murax.system_cpu._zz_82 [27]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52514 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [28], Q = \murax.system_cpu._zz_82 [28]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52513 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [29], Q = \murax.system_cpu._zz_82 [29]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52512 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [2], Q = \murax.system_cpu._zz_82 [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52511 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [30], Q = \murax.system_cpu._zz_82 [30]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52510 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [31], Q = \murax.system_cpu._zz_82 [31]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52509 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [3], Q = \murax.system_cpu._zz_82 [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52508 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [4], Q = \murax.system_cpu._zz_82 [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52507 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [5], Q = \murax.system_cpu._zz_82 [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52506 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [6], Q = \murax.system_cpu._zz_82 [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52505 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [7], Q = \murax.system_cpu._zz_82 [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52504 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [8], Q = \murax.system_cpu._zz_82 [8]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52503 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [9], Q = \murax.system_cpu._zz_82 [9]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52502 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$li1008_li1008, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [15]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52501 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$li1009_li1009, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [16]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52500 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$li1010_li1010, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [17]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52499 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$li1011_li1011, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [18]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52498 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$li1012_li1012, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [19]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52497 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$li1013_li1013, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [20]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52496 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$li1014_li1014, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [21]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52495 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$li1015_li1015, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [22]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52494 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$li1016_li1016, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [23]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52493 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$li1017_li1017, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [24]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52492 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52491 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52490 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52489 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52488 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52487 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52486 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52485 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52484 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52483 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52482 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52481 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52480 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52479 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52478 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52477 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52476 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52475 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52474 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52473 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52472 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52471 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52470 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52469 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52468 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52467 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52466 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52465 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52464 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52463 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52462 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52461 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52460 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52459 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52458 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52457 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52456 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52455 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52454 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52453 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52452 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52451 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52450 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52449 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52448 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52447 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52446 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52445 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52444 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52443 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52442 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52441 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52440 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52439 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52438 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52437 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52436 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52435 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52434 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52433 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52432 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52431 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52430 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52429 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52428 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52427 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52426 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52425 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52424 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52423 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52422 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52421 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52420 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52419 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52418 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52417 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52416 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52415 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52414 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52413 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52412 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52411 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52410 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52409 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52408 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52407 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52406 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52405 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52404 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52403 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52402 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52401 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52400 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52399 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52398 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52397 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52396 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52395 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52394 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52393 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52392 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52391 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52390 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52389 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52388 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52387 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52386 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52385 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52384 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52383 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52382 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52381 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52380 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52379 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52378 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52377 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52376 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52375 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52374 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52373 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52372 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52371 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52370 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52369 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52368 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52367 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52366 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52365 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52364 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52363 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52362 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52361 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52360 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52359 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52358 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52357 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52356 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52355 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52354 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52353 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52352 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52351 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52350 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52349 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52348 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52347 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52346 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52345 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52344 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52343 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52342 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52341 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52340 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52339 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52338 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52337 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52336 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52335 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52334 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52333 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52332 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52331 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52330 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52329 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52328 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52327 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52326 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52325 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52324 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52323 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52322 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52321 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52320 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52319 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52318 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52317 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52316 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52315 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52314 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52313 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52312 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52311 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52310 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52309 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52308 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52307 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52306 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52305 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52304 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52303 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52302 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52301 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52300 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52299 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52298 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52297 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52296 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52295 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52294 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52293 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52292 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52291 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52290 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52289 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52288 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52287 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52286 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52285 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52284 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52283 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52282 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52281 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52280 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52279 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52278 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52277 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52276 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52275 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52274 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52273 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52272 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52271 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52270 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52269 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52268 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52267 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52266 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52265 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52264 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52263 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52262 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52261 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52260 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52259 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52258 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52257 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52256 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52255 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52254 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52253 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52252 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52251 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52250 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52249 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52248 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52247 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52246 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52245 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [7]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52244 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [0]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52243 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [1]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52242 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [2]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52241 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [3]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52240 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [4]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52239 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [5]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52238 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [6]).
Adding EN signal on $abc$52236$auto$blifparse.cc:377:parse_blif$52237 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [7]).
[#visit=1288, #solve=0, #remove=0, time=0.05 sec.]

5.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.370. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 1047 unused cells and 1047 unused wires.
<suppressed ~1048 debug messages>

5.371. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

5.372. Executing ABC pass (technology mapping using ABC).

5.372.1. Summary of detected clock domains:
  1313 cells in clk=\io_mainClk, en={ }, arst=\murax.resetCtrl_systemReset, srst={ }
  4337 cells in clk=\io_mainClk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

5.372.2. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk
Extracted 4297 gates and 4873 wires to a netlist network with 576 inputs and 1545 outputs (dfl=2).

5.372.2.1. Executing ABC.
[Time = 1.12 sec.]

5.372.3. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, asynchronously reset by $abc$62562$lo0970
Extracted 1284 gates and 1871 wires to a netlist network with 586 inputs and 600 outputs (dfl=2).

5.372.3.1. Executing ABC.
[Time = 0.32 sec.]

5.373. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1288, #solve=0, #remove=0, time=0.05 sec.]

5.374. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~134 debug messages>

5.375. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 3 unused cells and 8300 unused wires.
<suppressed ~13 debug messages>

5.376. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1288, #solve=0, #remove=0, time=0.04 sec.]

5.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.378. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.379. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68562 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$68456$li105_li105, Q = $abc$45730$lo009).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68561 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$68456$li104_li104, Q = $abc$45730$lo008).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68560 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$68456$li103_li103, Q = \murax.system_cpu.CsrPlugin_mstatus_MPIE).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68542 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$68456$new_n1798_, Q = $abc$49623$li1_li1).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68541 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$49623$li1_li1, Q = $abc$49623$lo1).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68540 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$45730$lo008, Q = $abc$49801$lo0).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68539 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$45730$lo009, Q = $abc$49801$lo1).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68538 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_183, Q = \murax.system_cpu.CsrPlugin_mie_MEIE).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68537 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_181, Q = \murax.system_cpu.CsrPlugin_mie_MSIE).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68536 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_180, Q = \murax.system_cpu.CsrPlugin_mie_MTIE).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68535 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_181, Q = \murax.system_cpu.CsrPlugin_mip_MSIP).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68532 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_139 [0], Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [0]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68531 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_cpu._zz_139 [1], Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [1]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68501 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_gpioACtrl._zz_2 [0]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68500 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_gpioACtrl._zz_2 [10]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68499 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_gpioACtrl._zz_2 [11]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68498 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_gpioACtrl._zz_2 [12]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68497 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_gpioACtrl._zz_2 [13]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68496 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_gpioACtrl._zz_2 [14]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68495 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_gpioACtrl._zz_2 [15]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68494 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_gpioACtrl._zz_2 [16]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68493 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [17], Q = \murax.system_gpioACtrl._zz_2 [17]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68492 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [18], Q = \murax.system_gpioACtrl._zz_2 [18]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68491 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [19], Q = \murax.system_gpioACtrl._zz_2 [19]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68490 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_gpioACtrl._zz_2 [1]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68489 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [20], Q = \murax.system_gpioACtrl._zz_2 [20]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68488 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [21], Q = \murax.system_gpioACtrl._zz_2 [21]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68487 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [22], Q = \murax.system_gpioACtrl._zz_2 [22]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68486 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [23], Q = \murax.system_gpioACtrl._zz_2 [23]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68485 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [24], Q = \murax.system_gpioACtrl._zz_2 [24]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68484 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [25], Q = \murax.system_gpioACtrl._zz_2 [25]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68483 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [26], Q = \murax.system_gpioACtrl._zz_2 [26]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68482 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [27], Q = \murax.system_gpioACtrl._zz_2 [27]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68481 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [28], Q = \murax.system_gpioACtrl._zz_2 [28]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68480 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [29], Q = \murax.system_gpioACtrl._zz_2 [29]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68479 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_gpioACtrl._zz_2 [2]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68478 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [30], Q = \murax.system_gpioACtrl._zz_2 [30]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68477 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [31], Q = \murax.system_gpioACtrl._zz_2 [31]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68476 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_gpioACtrl._zz_2 [3]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68475 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_gpioACtrl._zz_2 [4]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68474 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_gpioACtrl._zz_2 [5]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68473 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_gpioACtrl._zz_2 [6]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68472 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_gpioACtrl._zz_2 [7]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68471 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_gpioACtrl._zz_2 [8]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68470 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_gpioACtrl._zz_2 [9]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68469 ($_DFF_PP0_) from module murax_symbiflow (D = \murax._zz_3, Q = \murax.system_mainBusArbiter.rspTarget).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68468 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_9 [0]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68467 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_9 [1]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68465 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_timer.timerABridge_clearsEnable).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68464 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer.timerABridge_ticksEnable [0]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68463 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer.timerABridge_ticksEnable [1]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68461 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_timer.timerBBridge_clearsEnable).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68460 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer.timerBBridge_ticksEnable [0]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68459 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer.timerBBridge_ticksEnable [1]).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68458 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable).
Adding EN signal on $abc$68456$auto$blifparse.cc:377:parse_blif$68457 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.bridge_interruptCtrl_writeIntEnable).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63522 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5536_, Q = $abc$52236$lo0298).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63521 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5538_, Q = $abc$52236$lo0299).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63520 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5540_, Q = $abc$52236$lo0300).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63519 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5542_, Q = $abc$52236$lo0301).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63518 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5544_, Q = $abc$52236$lo0302).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63517 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5546_, Q = $abc$52236$lo0303).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63516 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5548_, Q = $abc$52236$lo0304).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63515 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n6010_, Q = $abc$52236$lo0305).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63514 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n6006_, Q = $abc$52236$lo0306).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63513 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n6002_, Q = $abc$52236$lo0307).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63512 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5998_, Q = $abc$52236$lo0308).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63511 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5994_, Q = $abc$52236$lo0309).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63510 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5990_, Q = $abc$52236$lo0310).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63509 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5986_, Q = $abc$52236$lo0311).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63508 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5982_, Q = $abc$52236$lo0312).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63507 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5978_, Q = $abc$52236$lo0313).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63506 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5974_, Q = $abc$52236$lo0314).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63505 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5550_, Q = $abc$52236$lo0315).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63504 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5552_, Q = $abc$52236$lo0316).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63503 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5554_, Q = $abc$52236$lo0317).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63502 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5556_, Q = $abc$52236$lo0318).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63501 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5558_, Q = $abc$52236$lo0319).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63500 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5560_, Q = $abc$52236$lo0320).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63499 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5562_, Q = $abc$52236$lo0321).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63498 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5564_, Q = $abc$52236$lo0322).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63497 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5566_, Q = $abc$52236$lo0323).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63496 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5568_, Q = $abc$52236$lo0324).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63495 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5570_, Q = $abc$52236$lo0325).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63494 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5572_, Q = $abc$52236$lo0326).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63493 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5574_, Q = $abc$52236$lo0327).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63492 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n8058_, Q = $abc$52236$lo0328).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63491 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n8056_, Q = $abc$52236$lo0329).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63490 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \io_led [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63489 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \io_led [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63488 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \io_led [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63487 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \io_led [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63486 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \io_led [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63485 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \io_led [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63484 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \io_led [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63483 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \io_led [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63482 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \io_led [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63481 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \io_led [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63480 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \io_led [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63479 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \io_led [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63478 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \io_led [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63477 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \io_led [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63476 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \io_led [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63475 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \io_led [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63474 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [5], Q = \murax._zz_39).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63473 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_39, Q = \murax._zz_5).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63472 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [0], Q = \murax._zz_6 [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63471 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [10], Q = \murax._zz_6 [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63470 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [11], Q = \murax._zz_6 [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63469 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [12], Q = \murax._zz_6 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63468 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [13], Q = \murax._zz_6 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63467 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [14], Q = \murax._zz_6 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63466 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [15], Q = \murax._zz_6 [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63465 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [16], Q = \murax._zz_6 [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63464 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [17], Q = \murax._zz_6 [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63463 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [18], Q = \murax._zz_6 [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63462 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [19], Q = \murax._zz_6 [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63461 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [1], Q = \murax._zz_6 [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63460 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [20], Q = \murax._zz_6 [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63459 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [21], Q = \murax._zz_6 [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63458 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [22], Q = \murax._zz_6 [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63457 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [23], Q = \murax._zz_6 [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63456 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [24], Q = \murax._zz_6 [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63455 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [25], Q = \murax._zz_6 [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63454 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [26], Q = \murax._zz_6 [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63453 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [27], Q = \murax._zz_6 [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63452 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [28], Q = \murax._zz_6 [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63451 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [29], Q = \murax._zz_6 [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63450 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [2], Q = \murax._zz_6 [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63449 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2255_, Q = \murax._zz_6 [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63448 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2253_, Q = \murax._zz_6 [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63447 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [3], Q = \murax._zz_6 [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63446 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [4], Q = \murax._zz_6 [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63445 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [5], Q = \murax._zz_6 [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63444 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [6], Q = \murax._zz_6 [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63443 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [7], Q = \murax._zz_6 [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63442 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [8], Q = \murax._zz_6 [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63441 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [9], Q = \murax._zz_6 [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63440 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [0], Q = \murax._zz_7 [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63439 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2242_, Q = \murax._zz_7 [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63438 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2240_, Q = \murax._zz_7 [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63437 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2238_, Q = \murax._zz_7 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63436 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2236_, Q = \murax._zz_7 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63435 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2234_, Q = \murax._zz_7 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63434 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2232_, Q = \murax._zz_7 [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63433 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [16], Q = \murax._zz_7 [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63432 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [17], Q = \murax._zz_7 [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63431 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [18], Q = \murax._zz_7 [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63430 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [19], Q = \murax._zz_7 [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63429 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [1], Q = \murax._zz_7 [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63428 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [20], Q = \murax._zz_7 [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63427 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [21], Q = \murax._zz_7 [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63426 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [22], Q = \murax._zz_7 [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63425 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [23], Q = \murax._zz_7 [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63424 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2221_, Q = \murax._zz_7 [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63423 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2219_, Q = \murax._zz_7 [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63422 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2217_, Q = \murax._zz_7 [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63421 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2214_, Q = \murax._zz_7 [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63420 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2211_, Q = \murax._zz_7 [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63419 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2208_, Q = \murax._zz_7 [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63418 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [2], Q = \murax._zz_7 [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63417 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2204_, Q = \murax._zz_7 [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63416 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2201_, Q = \murax._zz_7 [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63415 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [3], Q = \murax._zz_7 [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63414 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [4], Q = \murax._zz_7 [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63413 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [5], Q = \murax._zz_7 [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63412 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [6], Q = \murax._zz_7 [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63411 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [7], Q = \murax._zz_7 [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63410 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2193_, Q = \murax._zz_7 [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63409 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2190_, Q = \murax._zz_7 [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63408 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [12], Q = \murax._zz_8 [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63407 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_147, Q = \murax._zz_8 [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63406 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_29, Q = \murax.system_apbBridge._zz_4).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63405 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2182_, Q = \murax.system_apbBridge._zz_5 [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63404 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n1950_, Q = \murax.system_apbBridge._zz_5 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63403 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n1961_, Q = \murax.system_apbBridge._zz_5 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63402 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n1947_, Q = \murax.system_apbBridge._zz_5 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63401 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n1944_, Q = \murax.system_apbBridge._zz_5 [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63400 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n1957_, Q = \murax.system_apbBridge._zz_5 [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63399 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n1946_, Q = \murax.system_apbBridge._zz_5 [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63398 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n1953_, Q = \murax.system_apbBridge._zz_5 [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63397 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n1943_, Q = \murax.system_apbBridge._zz_5 [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63396 ($_DFF_P_) from module murax_symbiflow (D = $abc$68456$new_n2172_, Q = \murax.system_apbBridge._zz_5 [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63395 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [2], Q = \murax.system_apbBridge._zz_5 [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63394 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [3], Q = \murax.system_apbBridge._zz_5 [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63393 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [4], Q = \murax.system_apbBridge._zz_5 [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63392 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [5], Q = \murax.system_apbBridge._zz_5 [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63391 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [6], Q = \murax.system_apbBridge._zz_5 [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63390 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [7], Q = \murax.system_apbBridge._zz_5 [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63389 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [10], Q = \murax.system_apbBridge._zz_6 [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63388 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [11], Q = \murax.system_apbBridge._zz_6 [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63387 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [12], Q = \murax.system_apbBridge._zz_6 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63386 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [13], Q = \murax.system_apbBridge._zz_6 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63385 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [14], Q = \murax.system_apbBridge._zz_6 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63384 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [15], Q = \murax.system_apbBridge._zz_6 [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63383 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [16], Q = \murax.system_apbBridge._zz_6 [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63382 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [17], Q = \murax.system_apbBridge._zz_6 [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63381 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [18], Q = \murax.system_apbBridge._zz_6 [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63380 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [19], Q = \murax.system_apbBridge._zz_6 [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63379 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [20], Q = \murax.system_apbBridge._zz_6 [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63378 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [21], Q = \murax.system_apbBridge._zz_6 [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63377 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [22], Q = \murax.system_apbBridge._zz_6 [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63376 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [23], Q = \murax.system_apbBridge._zz_6 [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63375 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [24], Q = \murax.system_apbBridge._zz_6 [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63374 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [25], Q = \murax.system_apbBridge._zz_6 [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63373 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [26], Q = \murax.system_apbBridge._zz_6 [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63372 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [27], Q = \murax.system_apbBridge._zz_6 [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63371 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [28], Q = \murax.system_apbBridge._zz_6 [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63370 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [29], Q = \murax.system_apbBridge._zz_6 [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63369 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [2], Q = \murax.system_apbBridge._zz_6 [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63368 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [30], Q = \murax.system_apbBridge._zz_6 [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63367 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [31], Q = \murax.system_apbBridge._zz_6 [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63366 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [3], Q = \murax.system_apbBridge._zz_6 [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63365 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [4], Q = \murax.system_apbBridge._zz_6 [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63364 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [5], Q = \murax.system_apbBridge._zz_6 [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63363 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [6], Q = \murax.system_apbBridge._zz_6 [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63362 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [7], Q = \murax.system_apbBridge._zz_6 [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63361 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [8], Q = \murax.system_apbBridge._zz_6 [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63360 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [9], Q = \murax.system_apbBridge._zz_6 [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63358 ($_DFF_P_) from module murax_symbiflow (D = $abc$45730$flatten\murax.\system_cpu.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2077$350_Y, Q = \murax.system_cpu.CsrPlugin_mcause_exceptionCode [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63357 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [0], Q = \murax.system_cpu.CsrPlugin_mepc [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63356 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [10], Q = \murax.system_cpu.CsrPlugin_mepc [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63355 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [11], Q = \murax.system_cpu.CsrPlugin_mepc [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63354 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [12], Q = \murax.system_cpu.CsrPlugin_mepc [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63353 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [13], Q = \murax.system_cpu.CsrPlugin_mepc [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63352 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [14], Q = \murax.system_cpu.CsrPlugin_mepc [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63351 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [15], Q = \murax.system_cpu.CsrPlugin_mepc [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63350 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [16], Q = \murax.system_cpu.CsrPlugin_mepc [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63349 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [17], Q = \murax.system_cpu.CsrPlugin_mepc [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63348 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [18], Q = \murax.system_cpu.CsrPlugin_mepc [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63347 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [19], Q = \murax.system_cpu.CsrPlugin_mepc [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63346 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [1], Q = \murax.system_cpu.CsrPlugin_mepc [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63345 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [20], Q = \murax.system_cpu.CsrPlugin_mepc [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63344 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [21], Q = \murax.system_cpu.CsrPlugin_mepc [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63343 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [22], Q = \murax.system_cpu.CsrPlugin_mepc [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63342 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [23], Q = \murax.system_cpu.CsrPlugin_mepc [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63341 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [24], Q = \murax.system_cpu.CsrPlugin_mepc [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63340 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [25], Q = \murax.system_cpu.CsrPlugin_mepc [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63339 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [26], Q = \murax.system_cpu.CsrPlugin_mepc [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63338 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [27], Q = \murax.system_cpu.CsrPlugin_mepc [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63337 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [28], Q = \murax.system_cpu.CsrPlugin_mepc [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63336 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [29], Q = \murax.system_cpu.CsrPlugin_mepc [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63335 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [2], Q = \murax.system_cpu.CsrPlugin_mepc [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63334 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [30], Q = \murax.system_cpu.CsrPlugin_mepc [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63333 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [31], Q = \murax.system_cpu.CsrPlugin_mepc [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63332 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [3], Q = \murax.system_cpu.CsrPlugin_mepc [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63331 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [4], Q = \murax.system_cpu.CsrPlugin_mepc [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63330 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [5], Q = \murax.system_cpu.CsrPlugin_mepc [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63329 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [6], Q = \murax.system_cpu.CsrPlugin_mepc [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63328 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [7], Q = \murax.system_cpu.CsrPlugin_mepc [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63327 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [8], Q = \murax.system_cpu.CsrPlugin_mepc [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63326 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [9], Q = \murax.system_cpu.CsrPlugin_mepc [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63325 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li19_li19, Q = \murax.system_cpu._zz_110).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63324 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_110, Q = \murax.system_cpu._zz_123).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63323 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_ENV_CTRL [1], Q = \murax.system_cpu._zz_144).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63322 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [13], Q = \murax.system_cpu._zz_147).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63321 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li00_li00, Q = \murax.system_cpu._zz_198).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63320 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [10], Q = \murax.system_cpu._zz_82 [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63319 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [11], Q = \murax.system_cpu._zz_82 [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63318 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [12], Q = \murax.system_cpu._zz_82 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63317 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [13], Q = \murax.system_cpu._zz_82 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63316 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [14], Q = \murax.system_cpu._zz_82 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63315 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [25], Q = \murax.system_cpu._zz_82 [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63314 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [26], Q = \murax.system_cpu._zz_82 [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63313 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [27], Q = \murax.system_cpu._zz_82 [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63312 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [28], Q = \murax.system_cpu._zz_82 [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63311 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [29], Q = \murax.system_cpu._zz_82 [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63310 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [2], Q = \murax.system_cpu._zz_82 [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63309 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [30], Q = \murax.system_cpu._zz_82 [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63308 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [31], Q = \murax.system_cpu._zz_82 [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63307 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [3], Q = \murax.system_cpu._zz_82 [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63306 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [4], Q = \murax.system_cpu._zz_82 [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63305 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [5], Q = \murax.system_cpu._zz_82 [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63304 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [6], Q = \murax.system_cpu._zz_82 [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63303 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [7], Q = \murax.system_cpu._zz_82 [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63302 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [8], Q = \murax.system_cpu._zz_82 [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63301 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [9], Q = \murax.system_cpu._zz_82 [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63300 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7995_, Q = \murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63298 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6154_, Q = \murax.system_cpu.decode_to_execute_ALU_CTRL [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63296 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7983_, Q = \murax.system_cpu.decode_to_execute_BRANCH_CTRL [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63295 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7693_, Q = \murax.system_cpu.decode_to_execute_BRANCH_CTRL [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63292 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [10], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63291 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [11], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63290 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [12], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63289 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [14], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63288 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [15], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63287 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [16], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63286 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [17], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63285 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [18], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63284 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [19], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63283 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [20], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63282 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [21], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63281 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [22], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63280 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [23], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63279 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [24], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63278 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [25], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63277 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [26], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63276 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [27], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63275 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [28], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63274 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [29], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63273 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [30], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63272 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [7], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63271 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [8], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63270 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [9], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63269 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7944_, Q = \murax.system_cpu.decode_to_execute_IS_CSR).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63267 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7446_, Q = \murax.system_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63266 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [0], Q = \murax.system_cpu.decode_to_execute_PC [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63265 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [10], Q = \murax.system_cpu.decode_to_execute_PC [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63264 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [11], Q = \murax.system_cpu.decode_to_execute_PC [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63263 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [12], Q = \murax.system_cpu.decode_to_execute_PC [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63262 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [13], Q = \murax.system_cpu.decode_to_execute_PC [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63261 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [14], Q = \murax.system_cpu.decode_to_execute_PC [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63260 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [15], Q = \murax.system_cpu.decode_to_execute_PC [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63259 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [16], Q = \murax.system_cpu.decode_to_execute_PC [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63258 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [17], Q = \murax.system_cpu.decode_to_execute_PC [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63257 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [18], Q = \murax.system_cpu.decode_to_execute_PC [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63256 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [19], Q = \murax.system_cpu.decode_to_execute_PC [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63255 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [1], Q = \murax.system_cpu.decode_to_execute_PC [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63254 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [20], Q = \murax.system_cpu.decode_to_execute_PC [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63253 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [21], Q = \murax.system_cpu.decode_to_execute_PC [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63252 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [22], Q = \murax.system_cpu.decode_to_execute_PC [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63251 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [23], Q = \murax.system_cpu.decode_to_execute_PC [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63250 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [24], Q = \murax.system_cpu.decode_to_execute_PC [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63249 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [25], Q = \murax.system_cpu.decode_to_execute_PC [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63248 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [26], Q = \murax.system_cpu.decode_to_execute_PC [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63247 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [27], Q = \murax.system_cpu.decode_to_execute_PC [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63246 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [28], Q = \murax.system_cpu.decode_to_execute_PC [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63245 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [29], Q = \murax.system_cpu.decode_to_execute_PC [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63244 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [2], Q = \murax.system_cpu.decode_to_execute_PC [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63243 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [30], Q = \murax.system_cpu.decode_to_execute_PC [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63242 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [31], Q = \murax.system_cpu.decode_to_execute_PC [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63241 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [3], Q = \murax.system_cpu.decode_to_execute_PC [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63240 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [4], Q = \murax.system_cpu.decode_to_execute_PC [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63239 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [5], Q = \murax.system_cpu.decode_to_execute_PC [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63238 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [6], Q = \murax.system_cpu.decode_to_execute_PC [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63237 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [7], Q = \murax.system_cpu.decode_to_execute_PC [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63236 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [8], Q = \murax.system_cpu.decode_to_execute_PC [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63235 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [9], Q = \murax.system_cpu.decode_to_execute_PC [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63234 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7904_, Q = \murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63233 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [0], Q = \murax.system_cpu.decode_to_execute_RS1 [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63232 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [10], Q = \murax.system_cpu.decode_to_execute_RS1 [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63231 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [11], Q = \murax.system_cpu.decode_to_execute_RS1 [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63230 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [12], Q = \murax.system_cpu.decode_to_execute_RS1 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63229 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [13], Q = \murax.system_cpu.decode_to_execute_RS1 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63228 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [14], Q = \murax.system_cpu.decode_to_execute_RS1 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63227 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [15], Q = \murax.system_cpu.decode_to_execute_RS1 [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63226 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [16], Q = \murax.system_cpu.decode_to_execute_RS1 [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63225 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [17], Q = \murax.system_cpu.decode_to_execute_RS1 [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63224 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [18], Q = \murax.system_cpu.decode_to_execute_RS1 [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63223 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [19], Q = \murax.system_cpu.decode_to_execute_RS1 [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63222 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [1], Q = \murax.system_cpu.decode_to_execute_RS1 [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63221 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [20], Q = \murax.system_cpu.decode_to_execute_RS1 [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63220 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [21], Q = \murax.system_cpu.decode_to_execute_RS1 [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63219 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [22], Q = \murax.system_cpu.decode_to_execute_RS1 [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63218 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [23], Q = \murax.system_cpu.decode_to_execute_RS1 [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63217 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [24], Q = \murax.system_cpu.decode_to_execute_RS1 [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63216 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [25], Q = \murax.system_cpu.decode_to_execute_RS1 [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63215 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [26], Q = \murax.system_cpu.decode_to_execute_RS1 [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63214 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [27], Q = \murax.system_cpu.decode_to_execute_RS1 [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63213 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [28], Q = \murax.system_cpu.decode_to_execute_RS1 [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63212 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [29], Q = \murax.system_cpu.decode_to_execute_RS1 [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63211 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [2], Q = \murax.system_cpu.decode_to_execute_RS1 [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63210 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [30], Q = \murax.system_cpu.decode_to_execute_RS1 [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63209 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [31], Q = \murax.system_cpu.decode_to_execute_RS1 [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63208 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [3], Q = \murax.system_cpu.decode_to_execute_RS1 [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63207 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [4], Q = \murax.system_cpu.decode_to_execute_RS1 [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63206 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [5], Q = \murax.system_cpu.decode_to_execute_RS1 [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63205 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [6], Q = \murax.system_cpu.decode_to_execute_RS1 [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63204 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [7], Q = \murax.system_cpu.decode_to_execute_RS1 [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63203 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [8], Q = \murax.system_cpu.decode_to_execute_RS1 [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63202 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [9], Q = \murax.system_cpu.decode_to_execute_RS1 [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63201 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [0], Q = \murax.system_cpu.decode_to_execute_RS2 [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63200 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [10], Q = \murax.system_cpu.decode_to_execute_RS2 [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63199 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [11], Q = \murax.system_cpu.decode_to_execute_RS2 [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63198 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [12], Q = \murax.system_cpu.decode_to_execute_RS2 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63197 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [13], Q = \murax.system_cpu.decode_to_execute_RS2 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63196 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [14], Q = \murax.system_cpu.decode_to_execute_RS2 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63195 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [15], Q = \murax.system_cpu.decode_to_execute_RS2 [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63194 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [16], Q = \murax.system_cpu.decode_to_execute_RS2 [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63193 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [17], Q = \murax.system_cpu.decode_to_execute_RS2 [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63192 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [18], Q = \murax.system_cpu.decode_to_execute_RS2 [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63191 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [19], Q = \murax.system_cpu.decode_to_execute_RS2 [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63190 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [1], Q = \murax.system_cpu.decode_to_execute_RS2 [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63189 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [20], Q = \murax.system_cpu.decode_to_execute_RS2 [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63188 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [21], Q = \murax.system_cpu.decode_to_execute_RS2 [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63187 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [22], Q = \murax.system_cpu.decode_to_execute_RS2 [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63186 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [23], Q = \murax.system_cpu.decode_to_execute_RS2 [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63185 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [24], Q = \murax.system_cpu.decode_to_execute_RS2 [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63184 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [25], Q = \murax.system_cpu.decode_to_execute_RS2 [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63183 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [26], Q = \murax.system_cpu.decode_to_execute_RS2 [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63182 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [27], Q = \murax.system_cpu.decode_to_execute_RS2 [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63181 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [28], Q = \murax.system_cpu.decode_to_execute_RS2 [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63180 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [29], Q = \murax.system_cpu.decode_to_execute_RS2 [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63179 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [2], Q = \murax.system_cpu.decode_to_execute_RS2 [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63178 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [30], Q = \murax.system_cpu.decode_to_execute_RS2 [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63177 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [31], Q = \murax.system_cpu.decode_to_execute_RS2 [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63176 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [3], Q = \murax.system_cpu.decode_to_execute_RS2 [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63175 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [4], Q = \murax.system_cpu.decode_to_execute_RS2 [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63174 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [5], Q = \murax.system_cpu.decode_to_execute_RS2 [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63173 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [6], Q = \murax.system_cpu.decode_to_execute_RS2 [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63172 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [7], Q = \murax.system_cpu.decode_to_execute_RS2 [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63171 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [8], Q = \murax.system_cpu.decode_to_execute_RS2 [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63170 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [9], Q = \murax.system_cpu.decode_to_execute_RS2 [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63133 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7630_, Q = \murax.system_cpu.decode_to_execute_SRC2 [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63132 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7626_, Q = \murax.system_cpu.decode_to_execute_SRC2 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63131 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7621_, Q = \murax.system_cpu.decode_to_execute_SRC2 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63130 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7616_, Q = \murax.system_cpu.decode_to_execute_SRC2 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63129 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7611_, Q = \murax.system_cpu.decode_to_execute_SRC2 [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63128 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7606_, Q = \murax.system_cpu.decode_to_execute_SRC2 [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63127 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7601_, Q = \murax.system_cpu.decode_to_execute_SRC2 [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63126 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7596_, Q = \murax.system_cpu.decode_to_execute_SRC2 [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63125 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7591_, Q = \murax.system_cpu.decode_to_execute_SRC2 [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63124 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7586_, Q = \murax.system_cpu.decode_to_execute_SRC2 [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63123 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7579_, Q = \murax.system_cpu.decode_to_execute_SRC2 [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63122 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7574_, Q = \murax.system_cpu.decode_to_execute_SRC2 [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63121 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7570_, Q = \murax.system_cpu.decode_to_execute_SRC2 [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63120 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7565_, Q = \murax.system_cpu.decode_to_execute_SRC2 [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63119 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7560_, Q = \murax.system_cpu.decode_to_execute_SRC2 [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63118 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7556_, Q = \murax.system_cpu.decode_to_execute_SRC2 [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63117 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7552_, Q = \murax.system_cpu.decode_to_execute_SRC2 [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63116 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7547_, Q = \murax.system_cpu.decode_to_execute_SRC2 [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63115 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7542_, Q = \murax.system_cpu.decode_to_execute_SRC2 [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63114 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7537_, Q = \murax.system_cpu.decode_to_execute_SRC2 [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63112 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7524_, Q = \murax.system_cpu.decode_to_execute_SRC2 [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63111 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7519_, Q = \murax.system_cpu.decode_to_execute_SRC2 [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63103 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7454_, Q = \murax.system_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63101 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5592_, Q = \murax.system_cpu.execute_CsrPlugin_readDataRegValid).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63100 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7431_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63099 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7441_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63098 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7439_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63097 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7437_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63096 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7435_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63095 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7428_, Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63094 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [10], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63093 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [11], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63092 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [12], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63091 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [13], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63090 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [14], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63089 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [15], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63088 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [16], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63087 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [17], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63086 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [18], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63085 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [19], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63084 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [1], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63083 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [20], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63082 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [21], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63081 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [22], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63080 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [23], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63079 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [24], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63078 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [25], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63077 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [26], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63076 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [27], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63075 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [28], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63074 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [29], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63073 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [2], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63072 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7404_, Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63071 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7401_, Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63070 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [3], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63069 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [4], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63068 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [5], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63067 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [6], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63066 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [7], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63065 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [8], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63064 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [9], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63062 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [10], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63061 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [11], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63060 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [12], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63059 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_147, Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63058 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [14], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63057 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_39, Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63056 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [7], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63055 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [8], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63054 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [9], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63053 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [0], Q = \murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63052 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [1], Q = \murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63051 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_MEMORY_ENABLE, Q = \murax.system_cpu.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63050 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7331_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63049 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7311_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63048 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7297_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63047 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7278_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63046 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7260_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63045 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7245_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63044 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7230_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63043 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7215_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63041 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7184_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63040 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7169_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63039 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n7154_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63025 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n6921_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63021 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n6842_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63018 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63017 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li08_li08, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63016 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li09_li09, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63015 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li10_li10, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63014 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li11_li11, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63013 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li12_li12, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63012 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1008_li1008, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63011 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1009_li1009, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63010 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1010_li1010, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63009 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1011_li1011, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63008 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1012_li1012, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63007 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1013_li1013, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63006 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1014_li1014, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63005 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1015_li1015, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63004 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1016_li1016, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63003 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1017_li1017, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63002 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li13_li13, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63001 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li14_li14, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$63000 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li15_li15, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62999 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li16_li16, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62998 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li17_li17, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62997 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li18_li18, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62996 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li01_li01, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62995 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li02_li02, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62994 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li03_li03, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62993 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li04_li04, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62992 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li05_li05, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62991 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li06_li06, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62990 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li07_li07, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62989 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [0], Q = \murax.system_cpu.fetch_to_decode_PC [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62988 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [10], Q = \murax.system_cpu.fetch_to_decode_PC [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62987 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [11], Q = \murax.system_cpu.fetch_to_decode_PC [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62986 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [12], Q = \murax.system_cpu.fetch_to_decode_PC [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62985 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [13], Q = \murax.system_cpu.fetch_to_decode_PC [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62984 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [14], Q = \murax.system_cpu.fetch_to_decode_PC [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62983 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [15], Q = \murax.system_cpu.fetch_to_decode_PC [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62982 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [16], Q = \murax.system_cpu.fetch_to_decode_PC [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62981 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [17], Q = \murax.system_cpu.fetch_to_decode_PC [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62980 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [18], Q = \murax.system_cpu.fetch_to_decode_PC [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62979 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [19], Q = \murax.system_cpu.fetch_to_decode_PC [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62978 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [1], Q = \murax.system_cpu.fetch_to_decode_PC [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62977 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [20], Q = \murax.system_cpu.fetch_to_decode_PC [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62976 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [21], Q = \murax.system_cpu.fetch_to_decode_PC [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62975 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [22], Q = \murax.system_cpu.fetch_to_decode_PC [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62974 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [23], Q = \murax.system_cpu.fetch_to_decode_PC [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62973 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [24], Q = \murax.system_cpu.fetch_to_decode_PC [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62972 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [25], Q = \murax.system_cpu.fetch_to_decode_PC [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62971 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [26], Q = \murax.system_cpu.fetch_to_decode_PC [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62970 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [27], Q = \murax.system_cpu.fetch_to_decode_PC [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62969 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [28], Q = \murax.system_cpu.fetch_to_decode_PC [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62968 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [29], Q = \murax.system_cpu.fetch_to_decode_PC [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62967 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [2], Q = \murax.system_cpu.fetch_to_decode_PC [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62966 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [30], Q = \murax.system_cpu.fetch_to_decode_PC [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62965 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [31], Q = \murax.system_cpu.fetch_to_decode_PC [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62964 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [3], Q = \murax.system_cpu.fetch_to_decode_PC [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62963 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [4], Q = \murax.system_cpu.fetch_to_decode_PC [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62962 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [5], Q = \murax.system_cpu.fetch_to_decode_PC [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62961 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [6], Q = \murax.system_cpu.fetch_to_decode_PC [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62960 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [7], Q = \murax.system_cpu.fetch_to_decode_PC [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62959 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [8], Q = \murax.system_cpu.fetch_to_decode_PC [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62958 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [9], Q = \murax.system_cpu.fetch_to_decode_PC [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62957 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [0], Q = \murax.system_cpu.prefetch_to_fetch_PC [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62956 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [10], Q = \murax.system_cpu.prefetch_to_fetch_PC [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62955 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [11], Q = \murax.system_cpu.prefetch_to_fetch_PC [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62954 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [12], Q = \murax.system_cpu.prefetch_to_fetch_PC [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62953 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [13], Q = \murax.system_cpu.prefetch_to_fetch_PC [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62952 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [14], Q = \murax.system_cpu.prefetch_to_fetch_PC [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62951 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [15], Q = \murax.system_cpu.prefetch_to_fetch_PC [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62950 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [16], Q = \murax.system_cpu.prefetch_to_fetch_PC [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62949 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [17], Q = \murax.system_cpu.prefetch_to_fetch_PC [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62948 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [18], Q = \murax.system_cpu.prefetch_to_fetch_PC [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62947 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [19], Q = \murax.system_cpu.prefetch_to_fetch_PC [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62946 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [1], Q = \murax.system_cpu.prefetch_to_fetch_PC [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62945 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [20], Q = \murax.system_cpu.prefetch_to_fetch_PC [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62944 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [21], Q = \murax.system_cpu.prefetch_to_fetch_PC [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62943 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [22], Q = \murax.system_cpu.prefetch_to_fetch_PC [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62942 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [23], Q = \murax.system_cpu.prefetch_to_fetch_PC [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62941 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [24], Q = \murax.system_cpu.prefetch_to_fetch_PC [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62940 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [25], Q = \murax.system_cpu.prefetch_to_fetch_PC [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62939 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [26], Q = \murax.system_cpu.prefetch_to_fetch_PC [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62938 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [27], Q = \murax.system_cpu.prefetch_to_fetch_PC [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62937 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [28], Q = \murax.system_cpu.prefetch_to_fetch_PC [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62936 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [29], Q = \murax.system_cpu.prefetch_to_fetch_PC [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62935 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [2], Q = \murax.system_cpu.prefetch_to_fetch_PC [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62934 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [30], Q = \murax.system_cpu.prefetch_to_fetch_PC [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62933 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [31], Q = \murax.system_cpu.prefetch_to_fetch_PC [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62932 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [3], Q = \murax.system_cpu.prefetch_to_fetch_PC [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62931 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [4], Q = \murax.system_cpu.prefetch_to_fetch_PC [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62930 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [5], Q = \murax.system_cpu.prefetch_to_fetch_PC [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62929 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [6], Q = \murax.system_cpu.prefetch_to_fetch_PC [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62928 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [7], Q = \murax.system_cpu.prefetch_to_fetch_PC [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62927 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [8], Q = \murax.system_cpu.prefetch_to_fetch_PC [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62926 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [9], Q = \murax.system_cpu.prefetch_to_fetch_PC [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62925 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_gpioACtrl._zz_1 [16]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62924 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [17], Q = \murax.system_gpioACtrl._zz_1 [17]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62923 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [18], Q = \murax.system_gpioACtrl._zz_1 [18]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62922 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [19], Q = \murax.system_gpioACtrl._zz_1 [19]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62921 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [20], Q = \murax.system_gpioACtrl._zz_1 [20]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62920 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [21], Q = \murax.system_gpioACtrl._zz_1 [21]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62919 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [22], Q = \murax.system_gpioACtrl._zz_1 [22]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62918 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [23], Q = \murax.system_gpioACtrl._zz_1 [23]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62917 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [24], Q = \murax.system_gpioACtrl._zz_1 [24]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62916 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [25], Q = \murax.system_gpioACtrl._zz_1 [25]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62915 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [26], Q = \murax.system_gpioACtrl._zz_1 [26]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62914 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [27], Q = \murax.system_gpioACtrl._zz_1 [27]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62913 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [28], Q = \murax.system_gpioACtrl._zz_1 [28]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62912 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [29], Q = \murax.system_gpioACtrl._zz_1 [29]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62911 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [30], Q = \murax.system_gpioACtrl._zz_1 [30]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62910 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [31], Q = \murax.system_gpioACtrl._zz_1 [31]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62909 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n6712_, Q = \murax.system_mainBusDecoder_logic_rspSourceId).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62908 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_1 [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62907 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_timer._zz_1 [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62906 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_timer._zz_1 [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62905 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_timer._zz_1 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62904 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_timer._zz_1 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62903 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_timer._zz_1 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62902 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_timer._zz_1 [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62901 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_1 [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62900 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_timer._zz_1 [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62899 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_timer._zz_1 [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62898 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_timer._zz_1 [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62897 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_timer._zz_1 [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62896 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_timer._zz_1 [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62895 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_timer._zz_1 [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62894 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_timer._zz_1 [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62893 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_timer._zz_1 [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62892 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_3 [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62891 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_timer._zz_3 [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62890 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_timer._zz_3 [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62889 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_timer._zz_3 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62888 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_timer._zz_3 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62887 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_timer._zz_3 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62886 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_timer._zz_3 [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62885 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_3 [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62884 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_timer._zz_3 [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62883 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_timer._zz_3 [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62882 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_timer._zz_3 [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62881 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_timer._zz_3 [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62880 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_timer._zz_3 [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62879 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_timer._zz_3 [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62878 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_timer._zz_3 [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62877 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_timer._zz_3 [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62876 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_6 [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62875 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_timer._zz_6 [10]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62874 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_timer._zz_6 [11]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62873 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_timer._zz_6 [12]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62872 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_timer._zz_6 [13]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62871 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_timer._zz_6 [14]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62870 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_timer._zz_6 [15]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62869 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_6 [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62868 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_timer._zz_6 [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62867 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_timer._zz_6 [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62866 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_timer._zz_6 [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62865 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_timer._zz_6 [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62864 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_timer._zz_6 [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62863 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_timer._zz_6 [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62862 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_timer._zz_6 [8]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62861 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_timer._zz_6 [9]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62828 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [0], Q = \murax.system_uartCtrl._zz_21).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62827 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [1], Q = \murax.system_uartCtrl._zz_22).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62826 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62825 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62824 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62823 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62822 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62821 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62820 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62819 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62818 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62817 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62816 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62815 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62814 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62813 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62812 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62811 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62810 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62809 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62808 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62807 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62806 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62805 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62804 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62803 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62802 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62801 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62800 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62799 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62798 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62797 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62796 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62795 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62794 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62793 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62792 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62791 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62790 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62789 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62788 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62787 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62786 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62785 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62784 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62783 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62782 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62781 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62780 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62779 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62778 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62777 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62776 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62775 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62774 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62773 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62772 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62771 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62770 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62769 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62768 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62767 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62766 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62765 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62764 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62763 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62762 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62761 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62760 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62759 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62758 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62757 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62756 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62755 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62754 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62753 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62752 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62751 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62750 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62749 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62748 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62747 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62746 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62745 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62744 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62743 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62742 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62741 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62740 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62739 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62738 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62737 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62736 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62735 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62734 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62733 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62732 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62731 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62730 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62729 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62728 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62727 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62726 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62725 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62724 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62723 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62722 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62721 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62720 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62719 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62718 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62717 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62716 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62715 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62714 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62713 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62712 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62711 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62710 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62709 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62708 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62707 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62706 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62705 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62704 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62703 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62702 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62701 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62700 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62699 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62698 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62697 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62696 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62695 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62694 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62693 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62692 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62691 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62690 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62689 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62688 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62687 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62686 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62685 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62684 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62683 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62682 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62681 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62680 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62679 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62678 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62677 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62676 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62675 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62674 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62673 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62672 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62671 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62670 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62669 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62668 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62667 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62666 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62665 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62664 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62663 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62662 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62661 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62660 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62659 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62658 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62657 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62656 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62655 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62654 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62653 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62652 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62651 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62650 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62649 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62648 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62647 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62646 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62645 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62644 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62643 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62642 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62641 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62640 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62639 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62638 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62637 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62636 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62635 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62634 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62633 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62632 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62631 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62630 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62629 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62628 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62627 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62626 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62625 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62624 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62623 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62622 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62621 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62620 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62619 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62618 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62617 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62616 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62615 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62614 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62613 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62612 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62611 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62610 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62609 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62608 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62607 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62606 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62605 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62604 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62603 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62602 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62601 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62600 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62599 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62598 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62597 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62596 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62595 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62594 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62593 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62592 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62591 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62590 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62589 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62588 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62587 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62586 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62585 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62584 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62583 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62582 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62581 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62580 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62579 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62578 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62577 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [1]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62576 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [2]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62575 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [3]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62574 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [4]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62573 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [5]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62572 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [6]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62571 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [7]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62570 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.sampler_value, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0]).
Adding EN signal on $abc$62562$auto$blifparse.cc:377:parse_blif$62566 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.sampler_value, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4]).
[#visit=1288, #solve=0, #remove=0, time=0.04 sec.]

5.380. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~6 debug messages>

5.381. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 904 unused cells and 910 unused wires.
<suppressed ~905 debug messages>

5.382. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

5.383. Executing ABC pass (technology mapping using ABC).

5.383.1. Summary of detected clock domains:
  1476 cells in clk=\io_mainClk, en={ }, arst=\murax.resetCtrl_systemReset, srst={ }
  4545 cells in clk=\io_mainClk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

5.383.2. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk
Extracted 4505 gates and 5148 wires to a netlist network with 643 inputs and 1619 outputs (dfl=2).

5.383.2.1. Executing ABC.
[Time = 1.06 sec.]

5.383.3. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \io_mainClk, asynchronously reset by $abc$72819$lo0970
Replacing 3 occurrences of constant undef bits with constant zero bits
Extracted 1447 gates and 2181 wires to a netlist network with 732 inputs and 693 outputs (dfl=2).

5.383.3.1. Executing ABC.
[Time = 0.39 sec.]

5.384. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1288, #solve=0, #remove=0, time=0.06 sec.]

5.385. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~55 debug messages>

5.386. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 8886 unused wires.
<suppressed ~19 debug messages>

5.387. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1288, #solve=0, #remove=0, time=0.06 sec.]

5.388. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.389. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.390. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78918 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$78725$new_n3208_, Q = \murax.system_uartCtrl.uartCtrl_1.tx.stateMachine_state [3]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78779 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$78725$new_n2031_, Q = $abc$49623$li1_li1).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78778 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$49623$li1_li1, Q = $abc$49623$lo1).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78777 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$45730$lo008, Q = $abc$49801$lo0).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78776 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$45730$lo009, Q = $abc$49801$lo1).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78775 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$78725$new_n2874_, Q = \murax.system_cpu.CsrPlugin_mie_MEIE).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78774 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$78725$new_n2869_, Q = \murax.system_cpu.CsrPlugin_mie_MSIE).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78773 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$78725$new_n2864_, Q = \murax.system_cpu.CsrPlugin_mie_MTIE).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78772 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$78725$new_n2869_, Q = \murax.system_cpu.CsrPlugin_mip_MSIP).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78770 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$78725$new_n2859_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [0]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78769 ($_DFF_PP0_) from module murax_symbiflow (D = $abc$78725$new_n2857_, Q = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [1]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78768 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_gpioACtrl._zz_2 [0]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78767 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_gpioACtrl._zz_2 [10]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78766 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_gpioACtrl._zz_2 [11]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78765 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_gpioACtrl._zz_2 [12]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78764 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_gpioACtrl._zz_2 [13]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78763 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_gpioACtrl._zz_2 [14]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78762 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_gpioACtrl._zz_2 [15]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78761 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_gpioACtrl._zz_2 [16]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78760 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [17], Q = \murax.system_gpioACtrl._zz_2 [17]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78759 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [18], Q = \murax.system_gpioACtrl._zz_2 [18]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78758 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [19], Q = \murax.system_gpioACtrl._zz_2 [19]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78757 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_gpioACtrl._zz_2 [1]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78756 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [20], Q = \murax.system_gpioACtrl._zz_2 [20]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78755 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [21], Q = \murax.system_gpioACtrl._zz_2 [21]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78754 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [22], Q = \murax.system_gpioACtrl._zz_2 [22]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78753 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [23], Q = \murax.system_gpioACtrl._zz_2 [23]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78752 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [24], Q = \murax.system_gpioACtrl._zz_2 [24]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78751 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [25], Q = \murax.system_gpioACtrl._zz_2 [25]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78750 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [26], Q = \murax.system_gpioACtrl._zz_2 [26]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78749 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [27], Q = \murax.system_gpioACtrl._zz_2 [27]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78748 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [28], Q = \murax.system_gpioACtrl._zz_2 [28]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78747 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [29], Q = \murax.system_gpioACtrl._zz_2 [29]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78746 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_gpioACtrl._zz_2 [2]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78745 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [30], Q = \murax.system_gpioACtrl._zz_2 [30]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78744 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [31], Q = \murax.system_gpioACtrl._zz_2 [31]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78743 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_gpioACtrl._zz_2 [3]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78742 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_gpioACtrl._zz_2 [4]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78741 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_gpioACtrl._zz_2 [5]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78740 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_gpioACtrl._zz_2 [6]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78739 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_gpioACtrl._zz_2 [7]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78738 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_gpioACtrl._zz_2 [8]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78737 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_gpioACtrl._zz_2 [9]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78736 ($_DFF_PP0_) from module murax_symbiflow (D = \murax._zz_3, Q = \murax.system_mainBusArbiter.rspTarget).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78735 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_9 [0]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78734 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_9 [1]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78733 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_timer.timerABridge_clearsEnable).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78732 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer.timerABridge_ticksEnable [0]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78731 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer.timerABridge_ticksEnable [1]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78730 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_timer.timerBBridge_clearsEnable).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78729 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer.timerBBridge_ticksEnable [0]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78728 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer.timerBBridge_ticksEnable [1]).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78727 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.bridge_interruptCtrl_readIntEnable).
Adding EN signal on $abc$78725$auto$blifparse.cc:377:parse_blif$78726 ($_DFF_PP0_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.bridge_interruptCtrl_writeIntEnable).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73670 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5670_, Q = $abc$52236$lo0298).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73669 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5672_, Q = $abc$52236$lo0299).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73668 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5674_, Q = $abc$52236$lo0300).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73667 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5676_, Q = $abc$52236$lo0301).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73666 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5678_, Q = $abc$52236$lo0302).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73665 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5680_, Q = $abc$52236$lo0303).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73664 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5682_, Q = $abc$52236$lo0304).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73663 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5586_, Q = $abc$52236$lo0305).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73662 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5584_, Q = $abc$52236$lo0306).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73661 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5582_, Q = $abc$52236$lo0307).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73660 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5580_, Q = $abc$52236$lo0308).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73659 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5578_, Q = $abc$52236$lo0309).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73658 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5576_, Q = $abc$52236$lo0310).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73657 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5574_, Q = $abc$52236$lo0311).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73656 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5572_, Q = $abc$52236$lo0312).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73655 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5570_, Q = $abc$52236$lo0313).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73654 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5568_, Q = $abc$52236$lo0314).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73653 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5684_, Q = $abc$52236$lo0315).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73652 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5686_, Q = $abc$52236$lo0316).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73651 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5688_, Q = $abc$52236$lo0317).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73650 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5690_, Q = $abc$52236$lo0318).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73649 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5692_, Q = $abc$52236$lo0319).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73648 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5694_, Q = $abc$52236$lo0320).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73647 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5696_, Q = $abc$52236$lo0321).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73646 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5698_, Q = $abc$52236$lo0322).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73645 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5700_, Q = $abc$52236$lo0323).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73644 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5702_, Q = $abc$52236$lo0324).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73643 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5704_, Q = $abc$52236$lo0325).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73642 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5706_, Q = $abc$52236$lo0326).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73641 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5708_, Q = $abc$52236$lo0327).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73640 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7385_, Q = $abc$52236$lo0328).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73639 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7383_, Q = $abc$52236$lo0329).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73638 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \io_led [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73637 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \io_led [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73636 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \io_led [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73635 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \io_led [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73634 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \io_led [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73633 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \io_led [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73632 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \io_led [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73631 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \io_led [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73630 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \io_led [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73629 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \io_led [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73628 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \io_led [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73627 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \io_led [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73626 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \io_led [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73625 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \io_led [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73624 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \io_led [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73623 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \io_led [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73622 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [5], Q = \murax._zz_39).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73621 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_39, Q = \murax._zz_5).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73620 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [0], Q = \murax._zz_6 [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73619 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [10], Q = \murax._zz_6 [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73618 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [11], Q = \murax._zz_6 [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73617 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [12], Q = \murax._zz_6 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73616 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [13], Q = \murax._zz_6 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73615 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [14], Q = \murax._zz_6 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73614 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [15], Q = \murax._zz_6 [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73613 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [16], Q = \murax._zz_6 [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73612 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [17], Q = \murax._zz_6 [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73611 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [18], Q = \murax._zz_6 [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73610 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [19], Q = \murax._zz_6 [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73609 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [1], Q = \murax._zz_6 [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73608 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [20], Q = \murax._zz_6 [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73607 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [21], Q = \murax._zz_6 [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73606 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [22], Q = \murax._zz_6 [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73605 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [23], Q = \murax._zz_6 [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73604 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [24], Q = \murax._zz_6 [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73603 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [25], Q = \murax._zz_6 [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73602 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [26], Q = \murax._zz_6 [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73601 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [27], Q = \murax._zz_6 [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73600 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [28], Q = \murax._zz_6 [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73599 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [29], Q = \murax._zz_6 [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73598 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [2], Q = \murax._zz_6 [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73597 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2405_, Q = \murax._zz_6 [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73596 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2403_, Q = \murax._zz_6 [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73595 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [3], Q = \murax._zz_6 [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73594 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [4], Q = \murax._zz_6 [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73593 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [5], Q = \murax._zz_6 [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73592 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [6], Q = \murax._zz_6 [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73591 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [7], Q = \murax._zz_6 [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73590 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [8], Q = \murax._zz_6 [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73589 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [9], Q = \murax._zz_6 [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73588 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [0], Q = \murax._zz_7 [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73587 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2392_, Q = \murax._zz_7 [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73586 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2390_, Q = \murax._zz_7 [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73585 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2388_, Q = \murax._zz_7 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73584 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2386_, Q = \murax._zz_7 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73583 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2384_, Q = \murax._zz_7 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73582 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2382_, Q = \murax._zz_7 [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73581 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [16], Q = \murax._zz_7 [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73580 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [17], Q = \murax._zz_7 [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73579 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [18], Q = \murax._zz_7 [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73578 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [19], Q = \murax._zz_7 [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73577 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [1], Q = \murax._zz_7 [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73576 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [20], Q = \murax._zz_7 [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73575 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [21], Q = \murax._zz_7 [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73574 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [22], Q = \murax._zz_7 [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73573 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_41 [23], Q = \murax._zz_7 [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73572 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2371_, Q = \murax._zz_7 [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73571 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2369_, Q = \murax._zz_7 [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73570 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2367_, Q = \murax._zz_7 [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73569 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2364_, Q = \murax._zz_7 [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73568 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2361_, Q = \murax._zz_7 [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73567 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2358_, Q = \murax._zz_7 [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73566 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [2], Q = \murax._zz_7 [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73565 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2354_, Q = \murax._zz_7 [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73564 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2351_, Q = \murax._zz_7 [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73563 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [3], Q = \murax._zz_7 [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73562 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [4], Q = \murax._zz_7 [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73561 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [5], Q = \murax._zz_7 [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73560 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [6], Q = \murax._zz_7 [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73559 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_RS2 [7], Q = \murax._zz_7 [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73558 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2343_, Q = \murax._zz_7 [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73557 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2340_, Q = \murax._zz_7 [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73556 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [12], Q = \murax._zz_8 [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73555 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_147, Q = \murax._zz_8 [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73554 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_29, Q = \murax.system_apbBridge._zz_4).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73553 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2331_, Q = \murax.system_apbBridge._zz_5 [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73552 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2167_, Q = \murax.system_apbBridge._zz_5 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73551 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2164_, Q = \murax.system_apbBridge._zz_5 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73550 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2160_, Q = \murax.system_apbBridge._zz_5 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73549 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2171_, Q = \murax.system_apbBridge._zz_5 [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73548 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2168_, Q = \murax.system_apbBridge._zz_5 [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73547 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2157_, Q = \murax.system_apbBridge._zz_5 [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73546 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2163_, Q = \murax.system_apbBridge._zz_5 [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73545 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2154_, Q = \murax.system_apbBridge._zz_5 [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73544 ($_DFF_P_) from module murax_symbiflow (D = $abc$78725$new_n2321_, Q = \murax.system_apbBridge._zz_5 [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73543 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [2], Q = \murax.system_apbBridge._zz_5 [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73542 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [3], Q = \murax.system_apbBridge._zz_5 [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73541 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [4], Q = \murax.system_apbBridge._zz_5 [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73540 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [5], Q = \murax.system_apbBridge._zz_5 [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73539 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [6], Q = \murax.system_apbBridge._zz_5 [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73538 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge.io_simpleBus_cmd_payload_address [7], Q = \murax.system_apbBridge._zz_5 [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73537 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [10], Q = \murax.system_apbBridge._zz_6 [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73536 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [11], Q = \murax.system_apbBridge._zz_6 [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73535 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [12], Q = \murax.system_apbBridge._zz_6 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73534 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [13], Q = \murax.system_apbBridge._zz_6 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73533 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [14], Q = \murax.system_apbBridge._zz_6 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73532 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [15], Q = \murax.system_apbBridge._zz_6 [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73531 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [16], Q = \murax.system_apbBridge._zz_6 [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73530 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [17], Q = \murax.system_apbBridge._zz_6 [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73529 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [18], Q = \murax.system_apbBridge._zz_6 [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73528 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [19], Q = \murax.system_apbBridge._zz_6 [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73527 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [20], Q = \murax.system_apbBridge._zz_6 [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73526 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [21], Q = \murax.system_apbBridge._zz_6 [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73525 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [22], Q = \murax.system_apbBridge._zz_6 [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73524 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [23], Q = \murax.system_apbBridge._zz_6 [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73523 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [24], Q = \murax.system_apbBridge._zz_6 [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73522 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [25], Q = \murax.system_apbBridge._zz_6 [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73521 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [26], Q = \murax.system_apbBridge._zz_6 [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73520 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [27], Q = \murax.system_apbBridge._zz_6 [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73519 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [28], Q = \murax.system_apbBridge._zz_6 [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73518 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [29], Q = \murax.system_apbBridge._zz_6 [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73517 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [2], Q = \murax.system_apbBridge._zz_6 [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73516 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [30], Q = \murax.system_apbBridge._zz_6 [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73515 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [31], Q = \murax.system_apbBridge._zz_6 [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73514 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [3], Q = \murax.system_apbBridge._zz_6 [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73513 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [4], Q = \murax.system_apbBridge._zz_6 [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73512 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [5], Q = \murax.system_apbBridge._zz_6 [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73511 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [6], Q = \murax.system_apbBridge._zz_6 [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73510 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [7], Q = \murax.system_apbBridge._zz_6 [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73509 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [8], Q = \murax.system_apbBridge._zz_6 [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73508 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [9], Q = \murax.system_apbBridge._zz_6 [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73507 ($_DFF_P_) from module murax_symbiflow (D = $abc$45730$flatten\murax.\system_cpu.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v:2077$350_Y, Q = \murax.system_cpu.CsrPlugin_mcause_exceptionCode [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73506 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [0], Q = \murax.system_cpu.CsrPlugin_mepc [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73505 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [10], Q = \murax.system_cpu.CsrPlugin_mepc [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73504 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [11], Q = \murax.system_cpu.CsrPlugin_mepc [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73503 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [12], Q = \murax.system_cpu.CsrPlugin_mepc [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73502 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [13], Q = \murax.system_cpu.CsrPlugin_mepc [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73501 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [14], Q = \murax.system_cpu.CsrPlugin_mepc [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73500 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [15], Q = \murax.system_cpu.CsrPlugin_mepc [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73499 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [16], Q = \murax.system_cpu.CsrPlugin_mepc [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73498 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [17], Q = \murax.system_cpu.CsrPlugin_mepc [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73497 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [18], Q = \murax.system_cpu.CsrPlugin_mepc [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73496 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [19], Q = \murax.system_cpu.CsrPlugin_mepc [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73495 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [1], Q = \murax.system_cpu.CsrPlugin_mepc [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73494 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [20], Q = \murax.system_cpu.CsrPlugin_mepc [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73493 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [21], Q = \murax.system_cpu.CsrPlugin_mepc [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73492 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [22], Q = \murax.system_cpu.CsrPlugin_mepc [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73491 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [23], Q = \murax.system_cpu.CsrPlugin_mepc [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73490 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [24], Q = \murax.system_cpu.CsrPlugin_mepc [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73489 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [25], Q = \murax.system_cpu.CsrPlugin_mepc [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73488 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [26], Q = \murax.system_cpu.CsrPlugin_mepc [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73487 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [27], Q = \murax.system_cpu.CsrPlugin_mepc [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73486 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [28], Q = \murax.system_cpu.CsrPlugin_mepc [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73485 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [29], Q = \murax.system_cpu.CsrPlugin_mepc [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73484 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [2], Q = \murax.system_cpu.CsrPlugin_mepc [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73483 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [30], Q = \murax.system_cpu.CsrPlugin_mepc [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73482 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [31], Q = \murax.system_cpu.CsrPlugin_mepc [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73481 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [3], Q = \murax.system_cpu.CsrPlugin_mepc [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73480 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [4], Q = \murax.system_cpu.CsrPlugin_mepc [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73479 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [5], Q = \murax.system_cpu.CsrPlugin_mepc [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73478 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [6], Q = \murax.system_cpu.CsrPlugin_mepc [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73477 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [7], Q = \murax.system_cpu.CsrPlugin_mepc [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73476 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [8], Q = \murax.system_cpu.CsrPlugin_mepc [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73475 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [9], Q = \murax.system_cpu.CsrPlugin_mepc [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73474 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li19_li19, Q = \murax.system_cpu._zz_110).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73473 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_110, Q = \murax.system_cpu._zz_123).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73471 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [13], Q = \murax.system_cpu._zz_147).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73470 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li00_li00, Q = \murax.system_cpu._zz_198).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73469 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [10], Q = \murax.system_cpu._zz_82 [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73468 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [11], Q = \murax.system_cpu._zz_82 [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73467 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [12], Q = \murax.system_cpu._zz_82 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73466 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [13], Q = \murax.system_cpu._zz_82 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73465 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [14], Q = \murax.system_cpu._zz_82 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73464 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [25], Q = \murax.system_cpu._zz_82 [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73463 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [26], Q = \murax.system_cpu._zz_82 [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73462 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [27], Q = \murax.system_cpu._zz_82 [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73461 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [28], Q = \murax.system_cpu._zz_82 [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73460 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [29], Q = \murax.system_cpu._zz_82 [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73459 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [2], Q = \murax.system_cpu._zz_82 [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73458 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [30], Q = \murax.system_cpu._zz_82 [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73457 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [31], Q = \murax.system_cpu._zz_82 [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73456 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [3], Q = \murax.system_cpu._zz_82 [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73455 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [4], Q = \murax.system_cpu._zz_82 [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73454 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [5], Q = \murax.system_cpu._zz_82 [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73453 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [6], Q = \murax.system_cpu._zz_82 [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73452 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [7], Q = \murax.system_cpu._zz_82 [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73451 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [8], Q = \murax.system_cpu._zz_82 [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73450 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_18 [9], Q = \murax.system_cpu._zz_82 [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73449 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7351_, Q = \murax.system_cpu.decode_to_execute_ALU_BITWISE_CTRL [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73448 ($_DFF_P_) from module murax_symbiflow (D = $abc$52236$new_n6154_, Q = \murax.system_cpu.decode_to_execute_ALU_CTRL [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73447 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7346_, Q = \murax.system_cpu.decode_to_execute_BRANCH_CTRL [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73446 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7342_, Q = \murax.system_cpu.decode_to_execute_BRANCH_CTRL [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73445 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [10], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73444 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [11], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73443 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [12], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73442 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [14], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73441 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [15], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73440 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [16], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73439 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [17], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73438 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [18], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73437 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [19], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73436 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [20], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73435 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [21], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73434 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [22], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73433 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [23], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73432 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [24], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73431 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [25], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73430 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [26], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73429 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [27], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73428 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [28], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73427 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [29], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73426 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [30], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73425 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [7], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73424 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [8], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73423 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_INSTRUCTION [9], Q = \murax.system_cpu.decode_to_execute_INSTRUCTION [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73422 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7304_, Q = \murax.system_cpu.decode_to_execute_IS_CSR).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73421 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7031_, Q = \murax.system_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73420 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [0], Q = \murax.system_cpu.decode_to_execute_PC [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73419 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [10], Q = \murax.system_cpu.decode_to_execute_PC [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73418 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [11], Q = \murax.system_cpu.decode_to_execute_PC [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73417 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [12], Q = \murax.system_cpu.decode_to_execute_PC [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73416 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [13], Q = \murax.system_cpu.decode_to_execute_PC [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73415 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [14], Q = \murax.system_cpu.decode_to_execute_PC [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73414 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [15], Q = \murax.system_cpu.decode_to_execute_PC [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73413 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [16], Q = \murax.system_cpu.decode_to_execute_PC [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73412 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [17], Q = \murax.system_cpu.decode_to_execute_PC [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73411 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [18], Q = \murax.system_cpu.decode_to_execute_PC [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73410 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [19], Q = \murax.system_cpu.decode_to_execute_PC [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73409 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [1], Q = \murax.system_cpu.decode_to_execute_PC [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73408 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [20], Q = \murax.system_cpu.decode_to_execute_PC [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73407 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [21], Q = \murax.system_cpu.decode_to_execute_PC [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73406 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [22], Q = \murax.system_cpu.decode_to_execute_PC [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73405 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [23], Q = \murax.system_cpu.decode_to_execute_PC [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73404 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [24], Q = \murax.system_cpu.decode_to_execute_PC [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73403 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [25], Q = \murax.system_cpu.decode_to_execute_PC [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73402 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [26], Q = \murax.system_cpu.decode_to_execute_PC [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73401 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [27], Q = \murax.system_cpu.decode_to_execute_PC [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73400 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [28], Q = \murax.system_cpu.decode_to_execute_PC [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73399 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [29], Q = \murax.system_cpu.decode_to_execute_PC [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73398 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [2], Q = \murax.system_cpu.decode_to_execute_PC [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73397 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [30], Q = \murax.system_cpu.decode_to_execute_PC [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73396 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [31], Q = \murax.system_cpu.decode_to_execute_PC [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73395 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [3], Q = \murax.system_cpu.decode_to_execute_PC [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73394 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [4], Q = \murax.system_cpu.decode_to_execute_PC [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73393 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [5], Q = \murax.system_cpu.decode_to_execute_PC [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73392 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [6], Q = \murax.system_cpu.decode_to_execute_PC [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73391 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [7], Q = \murax.system_cpu.decode_to_execute_PC [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73390 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [8], Q = \murax.system_cpu.decode_to_execute_PC [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73389 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.fetch_to_decode_PC [9], Q = \murax.system_cpu.decode_to_execute_PC [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73388 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7259_, Q = \murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73387 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [0], Q = \murax.system_cpu.decode_to_execute_RS1 [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73386 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [10], Q = \murax.system_cpu.decode_to_execute_RS1 [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73385 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [11], Q = \murax.system_cpu.decode_to_execute_RS1 [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73384 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [12], Q = \murax.system_cpu.decode_to_execute_RS1 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73383 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [13], Q = \murax.system_cpu.decode_to_execute_RS1 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73382 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [14], Q = \murax.system_cpu.decode_to_execute_RS1 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73381 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [15], Q = \murax.system_cpu.decode_to_execute_RS1 [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73380 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [16], Q = \murax.system_cpu.decode_to_execute_RS1 [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73379 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [17], Q = \murax.system_cpu.decode_to_execute_RS1 [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73378 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [18], Q = \murax.system_cpu.decode_to_execute_RS1 [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73377 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [19], Q = \murax.system_cpu.decode_to_execute_RS1 [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73376 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [1], Q = \murax.system_cpu.decode_to_execute_RS1 [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73375 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [20], Q = \murax.system_cpu.decode_to_execute_RS1 [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73374 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [21], Q = \murax.system_cpu.decode_to_execute_RS1 [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73373 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [22], Q = \murax.system_cpu.decode_to_execute_RS1 [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73372 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [23], Q = \murax.system_cpu.decode_to_execute_RS1 [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73371 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [24], Q = \murax.system_cpu.decode_to_execute_RS1 [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73370 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [25], Q = \murax.system_cpu.decode_to_execute_RS1 [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73369 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [26], Q = \murax.system_cpu.decode_to_execute_RS1 [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73368 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [27], Q = \murax.system_cpu.decode_to_execute_RS1 [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73367 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [28], Q = \murax.system_cpu.decode_to_execute_RS1 [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73366 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [29], Q = \murax.system_cpu.decode_to_execute_RS1 [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73365 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [2], Q = \murax.system_cpu.decode_to_execute_RS1 [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73364 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [30], Q = \murax.system_cpu.decode_to_execute_RS1 [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73363 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [31], Q = \murax.system_cpu.decode_to_execute_RS1 [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73362 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [3], Q = \murax.system_cpu.decode_to_execute_RS1 [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73361 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [4], Q = \murax.system_cpu.decode_to_execute_RS1 [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73360 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [5], Q = \murax.system_cpu.decode_to_execute_RS1 [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73359 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [6], Q = \murax.system_cpu.decode_to_execute_RS1 [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73358 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [7], Q = \murax.system_cpu.decode_to_execute_RS1 [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73357 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [8], Q = \murax.system_cpu.decode_to_execute_RS1 [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73356 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_133 [9], Q = \murax.system_cpu.decode_to_execute_RS1 [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73355 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [0], Q = \murax.system_cpu.decode_to_execute_RS2 [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73354 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [10], Q = \murax.system_cpu.decode_to_execute_RS2 [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73353 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [11], Q = \murax.system_cpu.decode_to_execute_RS2 [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73352 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [12], Q = \murax.system_cpu.decode_to_execute_RS2 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73351 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [13], Q = \murax.system_cpu.decode_to_execute_RS2 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73350 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [14], Q = \murax.system_cpu.decode_to_execute_RS2 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73349 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [15], Q = \murax.system_cpu.decode_to_execute_RS2 [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73348 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [16], Q = \murax.system_cpu.decode_to_execute_RS2 [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73347 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [17], Q = \murax.system_cpu.decode_to_execute_RS2 [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73346 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [18], Q = \murax.system_cpu.decode_to_execute_RS2 [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73345 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [19], Q = \murax.system_cpu.decode_to_execute_RS2 [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73344 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [1], Q = \murax.system_cpu.decode_to_execute_RS2 [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73343 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [20], Q = \murax.system_cpu.decode_to_execute_RS2 [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73342 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [21], Q = \murax.system_cpu.decode_to_execute_RS2 [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73341 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [22], Q = \murax.system_cpu.decode_to_execute_RS2 [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73340 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [23], Q = \murax.system_cpu.decode_to_execute_RS2 [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73339 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [24], Q = \murax.system_cpu.decode_to_execute_RS2 [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73338 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [25], Q = \murax.system_cpu.decode_to_execute_RS2 [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73337 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [26], Q = \murax.system_cpu.decode_to_execute_RS2 [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73336 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [27], Q = \murax.system_cpu.decode_to_execute_RS2 [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73335 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [28], Q = \murax.system_cpu.decode_to_execute_RS2 [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73334 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [29], Q = \murax.system_cpu.decode_to_execute_RS2 [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73333 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [2], Q = \murax.system_cpu.decode_to_execute_RS2 [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73332 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [30], Q = \murax.system_cpu.decode_to_execute_RS2 [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73331 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [31], Q = \murax.system_cpu.decode_to_execute_RS2 [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73330 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [3], Q = \murax.system_cpu.decode_to_execute_RS2 [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73329 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [4], Q = \murax.system_cpu.decode_to_execute_RS2 [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73328 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [5], Q = \murax.system_cpu.decode_to_execute_RS2 [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73327 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [6], Q = \murax.system_cpu.decode_to_execute_RS2 [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73326 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [7], Q = \murax.system_cpu.decode_to_execute_RS2 [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73325 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [8], Q = \murax.system_cpu.decode_to_execute_RS2 [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73324 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_134 [9], Q = \murax.system_cpu.decode_to_execute_RS2 [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73323 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7148_, Q = \murax.system_cpu.decode_to_execute_SRC2 [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73322 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7143_, Q = \murax.system_cpu.decode_to_execute_SRC2 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73321 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7138_, Q = \murax.system_cpu.decode_to_execute_SRC2 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73320 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7133_, Q = \murax.system_cpu.decode_to_execute_SRC2 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73319 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7128_, Q = \murax.system_cpu.decode_to_execute_SRC2 [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73318 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7123_, Q = \murax.system_cpu.decode_to_execute_SRC2 [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73317 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7118_, Q = \murax.system_cpu.decode_to_execute_SRC2 [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73316 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7113_, Q = \murax.system_cpu.decode_to_execute_SRC2 [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73315 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7108_, Q = \murax.system_cpu.decode_to_execute_SRC2 [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73314 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7103_, Q = \murax.system_cpu.decode_to_execute_SRC2 [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73313 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7095_, Q = \murax.system_cpu.decode_to_execute_SRC2 [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73312 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7090_, Q = \murax.system_cpu.decode_to_execute_SRC2 [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73311 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7085_, Q = \murax.system_cpu.decode_to_execute_SRC2 [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73310 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7080_, Q = \murax.system_cpu.decode_to_execute_SRC2 [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73309 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7075_, Q = \murax.system_cpu.decode_to_execute_SRC2 [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73308 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7070_, Q = \murax.system_cpu.decode_to_execute_SRC2 [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73307 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7065_, Q = \murax.system_cpu.decode_to_execute_SRC2 [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73306 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7060_, Q = \murax.system_cpu.decode_to_execute_SRC2 [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73305 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7055_, Q = \murax.system_cpu.decode_to_execute_SRC2 [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73304 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7050_, Q = \murax.system_cpu.decode_to_execute_SRC2 [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73303 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7045_, Q = \murax.system_cpu.decode_to_execute_SRC2 [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73302 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7040_, Q = \murax.system_cpu.decode_to_execute_SRC2 [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73301 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7028_, Q = \murax.system_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73300 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$new_n5592_, Q = \murax.system_cpu.execute_CsrPlugin_readDataRegValid).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73299 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n5548_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73298 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7023_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73297 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7021_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73296 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7019_, Q = \murax.system_cpu.execute_LightShifterPlugin_amplitudeReg [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73294 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n7007_, Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73293 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [10], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73292 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [11], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73291 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [12], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73290 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [13], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73289 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [14], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73288 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [15], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73287 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [16], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73286 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [17], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73285 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [18], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73284 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [19], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73283 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [1], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73282 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [20], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73281 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [21], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73280 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [22], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73279 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [23], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73278 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [24], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73277 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [25], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73276 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [26], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73275 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [27], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73274 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [28], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73273 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [29], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73272 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [2], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73271 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n6983_, Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73270 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n6980_, Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73269 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [3], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73268 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [4], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73267 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [5], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73266 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [6], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73265 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [7], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73264 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [8], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73263 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.execute_BranchPlugin_branchAdder [9], Q = \murax.system_cpu.execute_to_memory_BRANCH_CALC [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73262 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [10], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73261 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [11], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73260 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [12], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73259 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu._zz_147, Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73258 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [14], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73257 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_39, Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73256 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [7], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73255 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [8], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73254 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_INSTRUCTION [9], Q = \murax.system_cpu.execute_to_memory_INSTRUCTION [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73253 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [0], Q = \murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73252 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_40 [1], Q = \murax.system_cpu.execute_to_memory_MEMORY_ADDRESS_LOW [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73251 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_MEMORY_ENABLE, Q = \murax.system_cpu.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73248 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n6916_, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_DATA [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73237 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.decode_to_execute_REGFILE_WRITE_VALID, Q = \murax.system_cpu.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73236 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li08_li08, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73235 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li09_li09, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73234 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li10_li10, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73233 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li11_li11, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73232 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li12_li12, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73231 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1008_li1008, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73230 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1009_li1009, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73229 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1010_li1010, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73228 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1011_li1011, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73227 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1012_li1012, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73226 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1013_li1013, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73225 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1014_li1014, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73224 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1015_li1015, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73223 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1016_li1016, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73222 ($_DFF_P_) from module murax_symbiflow (D = $abc$62562$li1017_li1017, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73221 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li13_li13, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73220 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li14_li14, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73219 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li15_li15, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73218 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li16_li16, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73217 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li17_li17, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73216 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li18_li18, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73215 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li01_li01, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73214 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li02_li02, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73213 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li03_li03, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73212 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li04_li04, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73211 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li05_li05, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73210 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li06_li06, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73209 ($_DFF_P_) from module murax_symbiflow (D = $abc$47384$li07_li07, Q = \murax.system_cpu.fetch_to_decode_INSTRUCTION [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73208 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [0], Q = \murax.system_cpu.fetch_to_decode_PC [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73207 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [10], Q = \murax.system_cpu.fetch_to_decode_PC [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73206 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [11], Q = \murax.system_cpu.fetch_to_decode_PC [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73205 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [12], Q = \murax.system_cpu.fetch_to_decode_PC [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73204 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [13], Q = \murax.system_cpu.fetch_to_decode_PC [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73203 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [14], Q = \murax.system_cpu.fetch_to_decode_PC [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73202 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [15], Q = \murax.system_cpu.fetch_to_decode_PC [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73201 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [16], Q = \murax.system_cpu.fetch_to_decode_PC [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73200 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [17], Q = \murax.system_cpu.fetch_to_decode_PC [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73199 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [18], Q = \murax.system_cpu.fetch_to_decode_PC [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73198 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [19], Q = \murax.system_cpu.fetch_to_decode_PC [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73197 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [1], Q = \murax.system_cpu.fetch_to_decode_PC [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73196 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [20], Q = \murax.system_cpu.fetch_to_decode_PC [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73195 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [21], Q = \murax.system_cpu.fetch_to_decode_PC [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73194 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [22], Q = \murax.system_cpu.fetch_to_decode_PC [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73193 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [23], Q = \murax.system_cpu.fetch_to_decode_PC [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73192 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [24], Q = \murax.system_cpu.fetch_to_decode_PC [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73191 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [25], Q = \murax.system_cpu.fetch_to_decode_PC [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73190 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [26], Q = \murax.system_cpu.fetch_to_decode_PC [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73189 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [27], Q = \murax.system_cpu.fetch_to_decode_PC [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73188 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [28], Q = \murax.system_cpu.fetch_to_decode_PC [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73187 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [29], Q = \murax.system_cpu.fetch_to_decode_PC [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73186 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [2], Q = \murax.system_cpu.fetch_to_decode_PC [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73185 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [30], Q = \murax.system_cpu.fetch_to_decode_PC [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73184 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [31], Q = \murax.system_cpu.fetch_to_decode_PC [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73183 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [3], Q = \murax.system_cpu.fetch_to_decode_PC [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73182 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [4], Q = \murax.system_cpu.fetch_to_decode_PC [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73181 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [5], Q = \murax.system_cpu.fetch_to_decode_PC [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73180 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [6], Q = \murax.system_cpu.fetch_to_decode_PC [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73179 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [7], Q = \murax.system_cpu.fetch_to_decode_PC [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73178 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [8], Q = \murax.system_cpu.fetch_to_decode_PC [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73177 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_to_fetch_PC [9], Q = \murax.system_cpu.fetch_to_decode_PC [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73176 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [0], Q = \murax.system_cpu.prefetch_to_fetch_PC [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73175 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [10], Q = \murax.system_cpu.prefetch_to_fetch_PC [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73174 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [11], Q = \murax.system_cpu.prefetch_to_fetch_PC [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73173 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [12], Q = \murax.system_cpu.prefetch_to_fetch_PC [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73172 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [13], Q = \murax.system_cpu.prefetch_to_fetch_PC [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73171 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [14], Q = \murax.system_cpu.prefetch_to_fetch_PC [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73170 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [15], Q = \murax.system_cpu.prefetch_to_fetch_PC [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73169 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [16], Q = \murax.system_cpu.prefetch_to_fetch_PC [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73168 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [17], Q = \murax.system_cpu.prefetch_to_fetch_PC [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73167 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [18], Q = \murax.system_cpu.prefetch_to_fetch_PC [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73166 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [19], Q = \murax.system_cpu.prefetch_to_fetch_PC [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73165 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcPlus4 [1], Q = \murax.system_cpu.prefetch_to_fetch_PC [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73164 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [20], Q = \murax.system_cpu.prefetch_to_fetch_PC [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73163 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [21], Q = \murax.system_cpu.prefetch_to_fetch_PC [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73162 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [22], Q = \murax.system_cpu.prefetch_to_fetch_PC [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73161 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [23], Q = \murax.system_cpu.prefetch_to_fetch_PC [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73160 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [24], Q = \murax.system_cpu.prefetch_to_fetch_PC [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73159 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [25], Q = \murax.system_cpu.prefetch_to_fetch_PC [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73158 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [26], Q = \murax.system_cpu.prefetch_to_fetch_PC [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73157 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [27], Q = \murax.system_cpu.prefetch_to_fetch_PC [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73156 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [28], Q = \murax.system_cpu.prefetch_to_fetch_PC [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73155 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [29], Q = \murax.system_cpu.prefetch_to_fetch_PC [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73154 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [2], Q = \murax.system_cpu.prefetch_to_fetch_PC [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73153 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [30], Q = \murax.system_cpu.prefetch_to_fetch_PC [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73152 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [31], Q = \murax.system_cpu.prefetch_to_fetch_PC [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73151 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [3], Q = \murax.system_cpu.prefetch_to_fetch_PC [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73150 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [4], Q = \murax.system_cpu.prefetch_to_fetch_PC [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73149 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [5], Q = \murax.system_cpu.prefetch_to_fetch_PC [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73148 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [6], Q = \murax.system_cpu.prefetch_to_fetch_PC [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73147 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [7], Q = \murax.system_cpu.prefetch_to_fetch_PC [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73146 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [8], Q = \murax.system_cpu.prefetch_to_fetch_PC [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73145 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_cpu.prefetch_PcManagerSimplePlugin_pcReg [9], Q = \murax.system_cpu.prefetch_to_fetch_PC [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73144 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [16], Q = \murax.system_gpioACtrl._zz_1 [16]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73143 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [17], Q = \murax.system_gpioACtrl._zz_1 [17]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73142 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [18], Q = \murax.system_gpioACtrl._zz_1 [18]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73141 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [19], Q = \murax.system_gpioACtrl._zz_1 [19]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73140 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [20], Q = \murax.system_gpioACtrl._zz_1 [20]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73139 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [21], Q = \murax.system_gpioACtrl._zz_1 [21]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73138 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [22], Q = \murax.system_gpioACtrl._zz_1 [22]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73137 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [23], Q = \murax.system_gpioACtrl._zz_1 [23]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73136 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [24], Q = \murax.system_gpioACtrl._zz_1 [24]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73135 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [25], Q = \murax.system_gpioACtrl._zz_1 [25]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73134 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [26], Q = \murax.system_gpioACtrl._zz_1 [26]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73133 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [27], Q = \murax.system_gpioACtrl._zz_1 [27]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73132 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [28], Q = \murax.system_gpioACtrl._zz_1 [28]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73131 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [29], Q = \murax.system_gpioACtrl._zz_1 [29]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73130 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [30], Q = \murax.system_gpioACtrl._zz_1 [30]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73129 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [31], Q = \murax.system_gpioACtrl._zz_1 [31]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73128 ($_DFF_P_) from module murax_symbiflow (D = $abc$72819$new_n6625_, Q = \murax.system_mainBusDecoder_logic_rspSourceId).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73127 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_1 [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73126 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_timer._zz_1 [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73125 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_timer._zz_1 [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73124 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_timer._zz_1 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73123 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_timer._zz_1 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73122 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_timer._zz_1 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73121 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_timer._zz_1 [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73120 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_1 [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73119 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_timer._zz_1 [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73118 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_timer._zz_1 [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73117 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_timer._zz_1 [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73116 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_timer._zz_1 [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73115 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_timer._zz_1 [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73114 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_timer._zz_1 [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73113 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_timer._zz_1 [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73112 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_timer._zz_1 [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73111 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_3 [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73110 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_timer._zz_3 [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73109 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_timer._zz_3 [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73108 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_timer._zz_3 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73107 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_timer._zz_3 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73106 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_timer._zz_3 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73105 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_timer._zz_3 [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73104 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_3 [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73103 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_timer._zz_3 [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73102 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_timer._zz_3 [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73101 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_timer._zz_3 [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73100 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_timer._zz_3 [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73099 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_timer._zz_3 [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73098 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_timer._zz_3 [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73097 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_timer._zz_3 [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73096 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_timer._zz_3 [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73095 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_timer._zz_6 [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73094 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [10], Q = \murax.system_timer._zz_6 [10]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73093 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [11], Q = \murax.system_timer._zz_6 [11]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73092 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [12], Q = \murax.system_timer._zz_6 [12]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73091 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [13], Q = \murax.system_timer._zz_6 [13]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73090 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [14], Q = \murax.system_timer._zz_6 [14]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73089 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [15], Q = \murax.system_timer._zz_6 [15]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73088 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_timer._zz_6 [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73087 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_timer._zz_6 [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73086 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_timer._zz_6 [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73085 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_timer._zz_6 [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73084 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_timer._zz_6 [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73083 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_timer._zz_6 [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73082 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_timer._zz_6 [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73081 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [8], Q = \murax.system_timer._zz_6 [8]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73080 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [9], Q = \murax.system_timer._zz_6 [9]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73079 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [0], Q = \murax.system_uartCtrl._zz_21).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73078 ($_DFF_P_) from module murax_symbiflow (D = \murax._zz_7 [1], Q = \murax.system_uartCtrl._zz_22).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73077 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73076 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73075 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73074 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73073 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73072 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73071 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73070 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[0] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73069 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73068 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73067 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73066 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73065 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73064 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73063 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73062 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[10] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73061 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73060 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73059 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73058 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73057 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73056 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73055 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73054 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[11] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73053 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73052 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73051 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73050 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73049 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73048 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73047 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73046 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[12] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73045 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73044 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73043 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73042 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73041 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73040 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73039 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73038 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[13] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73037 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73036 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73035 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73034 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73033 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73032 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73031 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73030 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[14] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73029 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73028 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73027 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73026 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73025 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73024 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73023 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73022 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[15] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73021 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73020 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73019 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73018 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73017 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73016 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73015 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73014 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[1] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73013 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73012 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73011 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73010 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73009 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73008 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73007 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73006 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[2] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73005 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73004 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73003 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73002 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73001 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$73000 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72999 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72998 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[3] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72997 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72996 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72995 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72994 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72993 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72992 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72991 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72990 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[4] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72989 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72988 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72987 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72986 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72985 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72984 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72983 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72982 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[5] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72981 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72980 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72979 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72978 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72977 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72976 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72975 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72974 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[6] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72973 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72972 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72971 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72970 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72969 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72968 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72967 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72966 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[7] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72965 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72964 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72963 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72962 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72961 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72960 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72959 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72958 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[8] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72957 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_21, Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72956 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl._zz_22, Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72955 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [2], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72954 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [3], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72953 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [4], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72952 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [5], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72951 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [6], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72950 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_apbBridge._zz_6 [7], Q = \murax.system_uartCtrl.streamFifo_2.ram[9] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72949 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72948 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72947 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72946 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72945 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72944 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72943 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72942 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[0] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72941 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72940 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72939 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72938 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72937 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72936 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72935 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72934 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[10] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72933 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72932 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72931 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72930 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72929 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72928 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72927 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72926 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[11] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72925 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72924 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72923 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72922 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72921 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72920 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72919 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72918 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[12] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72917 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72916 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72915 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72914 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72913 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72912 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72911 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72910 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[13] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72909 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72908 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72907 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72906 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72905 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72904 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72903 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72902 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[14] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72901 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72900 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72899 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72898 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72897 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72896 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72895 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72894 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[15] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72893 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72892 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72891 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72890 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72889 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72888 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72887 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72886 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[1] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72885 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72884 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72883 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72882 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72881 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72880 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72879 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72878 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[2] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72877 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72876 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72875 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72874 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72873 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72872 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72871 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72870 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[3] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72869 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72868 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72867 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72866 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72865 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72864 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72863 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72862 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[4] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72861 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72860 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72859 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72858 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72857 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72856 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72855 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72854 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[5] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72853 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72852 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72851 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72850 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72849 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72848 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72847 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72846 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[6] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72845 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72844 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72843 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72842 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72841 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72840 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72839 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72838 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[7] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72837 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72836 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72835 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72834 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72833 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72832 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72831 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72830 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[8] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72829 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72828 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [1], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [1]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72827 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [2], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [2]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72826 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [3], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [3]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72825 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [4]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72824 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [5], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [5]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72823 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [6], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [6]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72822 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [7], Q = \murax.system_uartCtrl.streamFifo_3.ram[9] [7]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72821 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.sampler_value, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [0]).
Adding EN signal on $abc$72819$auto$blifparse.cc:377:parse_blif$72820 ($_DFF_P_) from module murax_symbiflow (D = \murax.system_uartCtrl.uartCtrl_1.rx.sampler_value, Q = \murax.system_uartCtrl.uartCtrl_1.rx.stateMachine_shifter [4]).
[#visit=1288, #solve=0, #remove=0, time=0.05 sec.]

5.391. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.392. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 891 unused cells and 891 unused wires.
<suppressed ~892 debug messages>

5.393. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

5.394. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

5.395. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.396. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.397. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.398. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.399. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.400. Executing OPT_SHARE pass.

5.401. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.05 sec.]

5.402. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.403. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.404. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.405. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.406. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.407. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.408. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.409. Executing OPT_SHARE pass.

5.410. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.04 sec.]

5.411. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.412. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.413. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.414. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.415. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.416. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.417. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.418. Executing OPT_SHARE pass.

5.419. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.05 sec.]

5.420. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=624, #remove=0, time=0.10 sec.]

5.421. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.422. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.423. Executing BMUXMAP pass.

5.424. Executing DEMUXMAP pass.

5.425. Executing SPLITNETS pass (splitting up multi-bit signals).

5.426. Executing ABC pass (technology mapping using ABC).

5.426.1. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Extracted 3285 gates and 4629 wires to a netlist network with 1344 inputs and 785 outputs (dfl=1).

5.426.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 1344  #Luts =  1266  Max Lvl =   7  Avg Lvl =   2.57  [   0.14 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 1344  #Luts =  1350  Max Lvl =   5  Avg Lvl =   2.29  [   2.00 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 1344  #Luts =  1210  Max Lvl =   5  Avg Lvl =   2.82  [   2.25 sec. at Pass 2]{map}[6]
DE:   #PIs = 1344  #Luts =  1202  Max Lvl =   5  Avg Lvl =   2.38  [   2.22 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 1344  #Luts =  1201  Max Lvl =   5  Avg Lvl =   2.35  [   2.37 sec. at Pass 4]{map}[16]
DE:   #PIs = 1344  #Luts =  1195  Max Lvl =   5  Avg Lvl =   2.36  [   2.38 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 1344  #Luts =  1191  Max Lvl =   5  Avg Lvl =   2.35  [   2.36 sec. at Pass 6]{map}[16]
DE:   #PIs = 1344  #Luts =  1191  Max Lvl =   5  Avg Lvl =   2.35  [   2.27 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 1344  #Luts =  1191  Max Lvl =   5  Avg Lvl =   2.35  [   2.50 sec. at Pass 8]{map}[16]
DE:   #PIs = 1344  #Luts =  1190  Max Lvl =   5  Avg Lvl =   2.71  [   2.36 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 1344  #Luts =  1190  Max Lvl =   5  Avg Lvl =   2.71  [   2.46 sec. at Pass 10]{map}[16]
DE:   #PIs = 1344  #Luts =  1190  Max Lvl =   5  Avg Lvl =   2.71  [   2.42 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 1344  #Luts =  1187  Max Lvl =   5  Avg Lvl =   2.37  [   2.46 sec. at Pass 12]{map}[16]
DE:   #PIs = 1344  #Luts =  1186  Max Lvl =   5  Avg Lvl =   2.36  [   2.53 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 1344  #Luts =  1185  Max Lvl =   5  Avg Lvl =   2.32  [   2.54 sec. at Pass 14]{map}[16]
DE:   #PIs = 1344  #Luts =  1178  Max Lvl =   5  Avg Lvl =   2.35  [   2.56 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 1344  #Luts =  1178  Max Lvl =   5  Avg Lvl =   2.35  [   2.55 sec. at Pass 16]{map}[16]
DE:   #PIs = 1344  #Luts =  1178  Max Lvl =   5  Avg Lvl =   2.35  [   2.81 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 1344  #Luts =  1178  Max Lvl =   5  Avg Lvl =   2.35  [   2.41 sec. at Pass 18]{map}[16]
DE:   #PIs = 1344  #Luts =  1178  Max Lvl =   5  Avg Lvl =   2.35  [   1.73 sec. at Pass 19]{pushMap}[16]
DE:   #PIs = 1344  #Luts =  1178  Max Lvl =   5  Avg Lvl =   2.35  [   1.80 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1344  #Luts =  1178  Max Lvl =   5  Avg Lvl =   2.35  [   1.81 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1344  #Luts =  1178  Max Lvl =   5  Avg Lvl =   2.35  [   1.02 sec. at Pass 21]{finalMap}[16]
DE:   
DE:   total time =   49.99 sec.
[Time = 52.14 sec.]

5.427. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.428. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.429. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.430. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.431. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.432. Executing OPT_SHARE pass.

5.433. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.03 sec.]

5.434. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 4526 unused wires.
<suppressed ~109 debug messages>

5.435. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.436. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

5.437. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.438. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.439. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.440. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.441. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.442. Executing OPT_SHARE pass.

5.443. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.03 sec.]

5.444. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.445. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.446. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.447. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.448. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.449. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.450. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.451. Executing OPT_SHARE pass.

5.452. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1302, #solve=0, #remove=0, time=0.03 sec.]

5.453. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$22520$auto$blifparse.cc:377:parse_blif$22614 ($_DFF_PP0_) from module murax_symbiflow.
[#visit=1302, #solve=624, #remove=1, time=0.27 sec.]

5.454. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

5.455. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.456. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.457. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.458. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.459. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.460. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.461. Executing OPT_SHARE pass.

5.462. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1301, #solve=0, #remove=0, time=0.02 sec.]

5.463. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..

5.464. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.465. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.466. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.467. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.468. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.469. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.470. Executing OPT_SHARE pass.

5.471. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1301, #solve=0, #remove=0, time=0.02 sec.]

5.472. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$22520$auto$blifparse.cc:377:parse_blif$22613 ($_DFF_PP0_) from module murax_symbiflow.
[#visit=1301, #solve=623, #remove=1, time=0.26 sec.]

5.473. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

5.474. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.475. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1776
   Number of wire bits:          10156
   Number of public wires:         913
   Number of public wire bits:    8901
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2542
     $_DFFE_PN_                    609
     $_DFFE_PP0N_                    2
     $_DFFE_PP0P_                   94
     $_DFFE_PP_                    328
     $_DFF_PP0_                    108
     $_DFF_PP1_                      1
     $_DFF_P_                      158
     $lut                         1173
     $print                          2
     CARRY                          64
     TDP_RAM18KX2                    2
     TDP_RAM36K                      1

5.476. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.477. Executing RS_DFFSR_CONV pass.

5.478. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1776
   Number of wire bits:          10156
   Number of public wires:         913
   Number of public wire bits:    8901
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2542
     $_DFFE_PP0N_                  611
     $_DFFE_PP0P_                  422
     $_DFF_PP0_                    108
     $_DFF_PP1_                      1
     $_DFF_P_                      158
     $lut                         1173
     $print                          2
     CARRY                          64
     TDP_RAM18KX2                    2
     TDP_RAM36K                      1

5.479. Executing TECHMAP pass (map to technology primitives).

5.479.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.479.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

5.479.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~4350 debug messages>

5.480. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~31226 debug messages>

5.481. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.482. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.483. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~17937 debug messages>
Removed a total of 5979 cells.

5.484. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.09 sec.]

5.485. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 10349 unused wires.
<suppressed ~1 debug messages>

5.486. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.
<suppressed ~1251 debug messages>

5.487. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

5.488. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.489. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.490. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.491. Executing OPT_SHARE pass.

5.492. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.08 sec.]

5.493. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 125 unused wires.
<suppressed ~1 debug messages>

5.494. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.495. Executing TECHMAP pass (map to technology primitives).

5.495.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.495.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

5.496. Executing ABC pass (technology mapping using ABC).

5.496.1. Extracting gate netlist of module `\murax_symbiflow' to `<abc-temp-dir>/input.blif'..
Extracted 5057 gates and 6402 wires to a netlist network with 1343 inputs and 783 outputs (dfl=1).

5.496.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 1343  #Luts =  1185  Max Lvl =   5  Avg Lvl =   2.32  [   0.14 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 1343  #Luts =  1183  Max Lvl =   5  Avg Lvl =   2.56  [   2.00 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 1343  #Luts =  1371  Max Lvl =   4  Avg Lvl =   2.52  [   2.15 sec. at Pass 2]{map}[6]
DE:   #PIs = 1343  #Luts =  1347  Max Lvl =   4  Avg Lvl =   2.14  [   2.22 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 1343  #Luts =  1343  Max Lvl =   4  Avg Lvl =   2.16  [   2.33 sec. at Pass 4]{map}[16]
DE:   #PIs = 1343  #Luts =  1338  Max Lvl =   4  Avg Lvl =   2.13  [   2.21 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 1343  #Luts =  1334  Max Lvl =   4  Avg Lvl =   2.17  [   2.08 sec. at Pass 6]{map}[16]
DE:   #PIs = 1343  #Luts =  1332  Max Lvl =   4  Avg Lvl =   2.13  [   2.13 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 1343  #Luts =  1332  Max Lvl =   4  Avg Lvl =   2.13  [   2.23 sec. at Pass 8]{map}[16]
DE:   #PIs = 1343  #Luts =  1332  Max Lvl =   4  Avg Lvl =   2.13  [   2.03 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 1343  #Luts =  1332  Max Lvl =   4  Avg Lvl =   2.13  [   2.18 sec. at Pass 10]{map}[16]
DE:   #PIs = 1343  #Luts =  1322  Max Lvl =   4  Avg Lvl =   2.16  [   1.75 sec. at Pass 11]{pushMap}[16]
DE:   #PIs = 1343  #Luts =  1321  Max Lvl =   4  Avg Lvl =   2.17  [   1.77 sec. at Pass 12]{pushMap}[16]
DE:   #PIs = 1343  #Luts =  1299  Max Lvl =   4  Avg Lvl =   2.16  [   1.71 sec. at Pass 12]{pushMap}[16]
DE:   #PIs = 1343  #Luts =  1295  Max Lvl =   4  Avg Lvl =   2.51  [   2.10 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 1343  #Luts =  1271  Max Lvl =   4  Avg Lvl =   2.17  [   2.12 sec. at Pass 14]{map}[16]
DE:   #PIs = 1343  #Luts =  1260  Max Lvl =   4  Avg Lvl =   2.18  [   2.08 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 1343  #Luts =  1260  Max Lvl =   4  Avg Lvl =   2.18  [   2.08 sec. at Pass 16]{map}[16]
DE:   #PIs = 1343  #Luts =  1260  Max Lvl =   4  Avg Lvl =   2.18  [   2.03 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 1343  #Luts =  1260  Max Lvl =   4  Avg Lvl =   2.18  [   2.05 sec. at Pass 18]{map}[16]
DE:   #PIs = 1343  #Luts =  1260  Max Lvl =   4  Avg Lvl =   2.18  [   1.77 sec. at Pass 19]{pushMap}[16]
DE:   #PIs = 1343  #Luts =  1260  Max Lvl =   4  Avg Lvl =   2.18  [   1.69 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1343  #Luts =  1260  Max Lvl =   4  Avg Lvl =   2.18  [   1.68 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1343  #Luts =  1260  Max Lvl =   4  Avg Lvl =   2.18  [   1.29 sec. at Pass 21]{finalMap}[16]
DE:   
DE:   total time =   45.89 sec.
[Time = 48.04 sec.]

5.497. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

5.498. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.499. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \murax_symbiflow..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.500. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \murax_symbiflow.
Performed a total of 0 changes.

5.501. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\murax_symbiflow'.
Removed a total of 0 cells.

5.502. Executing OPT_SHARE pass.

5.503. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.03 sec.]

5.504. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 5407 unused wires.
<suppressed ~5 debug messages>

5.505. Executing OPT_EXPR pass (perform const folding).
Optimizing module murax_symbiflow.

RUN-OPT ITERATIONS DONE : 1

5.506. Executing HIERARCHY pass (managing design hierarchy).

5.506.1. Analyzing design hierarchy..
Top module:  \murax_symbiflow

5.506.2. Analyzing design hierarchy..
Top module:  \murax_symbiflow
Removed 0 unused modules.
Module murax_symbiflow directly or indirectly displays text -> setting "keep" attribute.
Warning: Resizing cell port murax_symbiflow.bram_murax.system_ram.ram_symbol1.0.0_murax.system_ram.ram_symbol0.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port murax_symbiflow.bram_murax.system_ram.ram_symbol1.0.0_murax.system_ram.ram_symbol0.0.0.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port murax_symbiflow.bram_murax.system_ram.ram_symbol1.0.0_murax.system_ram.ram_symbol0.0.0.BE_B1 from 1 bits to 2 bits.
Warning: Resizing cell port murax_symbiflow.bram_murax.system_ram.ram_symbol1.0.0_murax.system_ram.ram_symbol0.0.0.BE_B2 from 1 bits to 2 bits.
Warning: Resizing cell port murax_symbiflow.bram_murax.system_ram.ram_symbol3.0.0_murax.system_ram.ram_symbol2.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port murax_symbiflow.bram_murax.system_ram.ram_symbol3.0.0_murax.system_ram.ram_symbol2.0.0.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port murax_symbiflow.bram_murax.system_ram.ram_symbol3.0.0_murax.system_ram.ram_symbol2.0.0.BE_B1 from 1 bits to 2 bits.
Warning: Resizing cell port murax_symbiflow.bram_murax.system_ram.ram_symbol3.0.0_murax.system_ram.ram_symbol2.0.0.BE_B2 from 1 bits to 2 bits.

5.507. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 694 unused wires.
<suppressed ~694 debug messages>

5.508. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

5.509. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-278.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.1-299.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.1-317.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:327.1-339.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:349.1-368.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:378.1-384.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:394.1-400.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:410.1-416.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:426.1-432.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:442.1-448.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:458.1-464.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:474.1-488.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:498.1-512.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:522.1-535.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:545.1-558.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:568.1-576.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:586.1-598.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:608.1-617.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:627.1-644.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:654.1-669.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:679.1-693.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:703.1-720.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.1-769.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.1-818.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.1-834.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.1-850.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:860.1-868.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:878.1-886.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:896.1-949.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:959.1-988.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.1-1010.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1032.1-1038.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.1-1052.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.1-1082.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1087.1-1137.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1142.1-1176.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1181.1-1227.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

5.510. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on murax_symbiflow.io_mainClk[0].

5.511. Executing TECHMAP pass (map to technology primitives).

5.511.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

5.511.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

5.512. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

5.513. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port murax_symbiflow.io_led using rs__O_BUF.
Mapping port murax_symbiflow.io_mainClk using rs__I_BUF.
Mapping port murax_symbiflow.io_uart_rxd using rs__I_BUF.
Mapping port murax_symbiflow.io_uart_txd using rs__O_BUF.
Mapping port murax_symbiflow.sw using rs__I_BUF.

5.514. Executing TECHMAP pass (map to technology primitives).

5.514.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

5.514.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~41 debug messages>

5.515. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1278
   Number of wire bits:           3420
   Number of public wires:         215
   Number of public wire bits:    1935
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2665
     $lut                         1260
     $print                          2
     CARRY                          64
     CLK_BUF                         1
     DFFRE                        1300
     I_BUF                          18
     O_BUF                          17
     TDP_RAM18KX2                    2
     TDP_RAM36K                      1

5.516. Executing TECHMAP pass (map to technology primitives).

5.516.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.516.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5020 debug messages>

5.517. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \murax_symbiflow..
Removed 0 unused cells and 2627 unused wires.
<suppressed ~1 debug messages>

5.518. Executing SPLITNETS pass (splitting up multi-bit signals).

5.519. Executing HIERARCHY pass (managing design hierarchy).

5.519.1. Analyzing design hierarchy..
Top module:  \murax_symbiflow

5.519.2. Analyzing design hierarchy..
Top module:  \murax_symbiflow
Removed 0 unused modules.
Module murax_symbiflow directly or indirectly displays text -> setting "keep" attribute.

Dumping port properties into 'netlist_info.json' file.

5.520. Printing statistics.

=== murax_symbiflow ===

   Number of wires:               1171
   Number of wire bits:           3298
   Number of public wires:         215
   Number of public wire bits:    1935
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2665
     $print                          2
     CARRY                          64
     CLK_BUF                         1
     DFFRE                        1300
     I_BUF                          18
     LUT1                           20
     LUT2                           61
     LUT3                          211
     LUT4                          209
     LUT5                          368
     LUT6                          391
     O_BUF                          17
     TDP_RAM18KX2                    2
     TDP_RAM36K                      1

   Number of LUTs:                1260
   Number of REGs:                1300
   Number of CARRY ADDERs:          64
   Number of CARRY CHAINs:           2 (2x32)

6. Executing Verilog backend.
Dumping module `\murax_symbiflow'.

6.1. Executing BLIF backend.

6.2. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_murax_symbiflow.
<suppressed ~1 debug messages>

6.3. Executing Verilog backend.
Dumping module `\murax_symbiflow'.

6.3.1. Executing BLIF backend.
Run Script

6.3.2. Executing Verilog backend.
Dumping module `\murax_symbiflow'.

6.3.2.1. Executing BLIF backend.

6.3.2.2. Executing Verilog backend.
Dumping module `\fabric_murax_symbiflow'.

6.3.2.2.1. Executing BLIF backend.

Warnings: 29 unique messages, 30 total
End of script. Logfile hash: 08868c5bbf, CPU: user 42.86s system 1.87s, MEM: 155.96 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 97% 10x abc (1252 sec), 0% 108x opt_expr (11 sec), ...
INFO: SYN: Design murax is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: murax
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/synthesis/fabric_murax_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/packing/fabric_murax_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report murax_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top murax_symbiflow --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/packing/fabric_murax_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/placement/fabric_murax_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/routing/fabric_murax_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/synthesis/fabric_murax_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/packing/fabric_murax_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report murax_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top murax_symbiflow --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/packing/fabric_murax_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/placement/fabric_murax_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/routing/fabric_murax_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_murax_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 21.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/packing/fabric_murax_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/placement/fabric_murax_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/routing/fabric_murax_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/impl_1_1_1/packing/fabric_murax_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 21.6 MiB, delta_rss +0.0 MiB)
Error 1: 
Type: Blif file
File: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/synthesis/fabric_murax_post_synth.eblif
Line: 18493
Message: Failed to find matching architecture model for '$print'

Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/synthesis/fabric_murax_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.11 seconds (max_rss 24.6 MiB, delta_rss +3.0 MiB)
The entire flow of VPR took 0.22 seconds (max_rss 24.6 MiB)
ERROR: PAC: Design murax packing failed
Design murax packing failed
    while executing
"packing"
    (file "raptor_tcl.tcl" line 11)
