Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=H:/DSD_DE0/DSD/ --output-directory=H:/DSD_DE0/DSD/first_nios2_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:H:/DSD_DE0/DSD/first_nios2_system.sopcinfo --report-file=html:H:/DSD_DE0/DSD/first_nios2_system.html --report-file=qip:H:/DSD_DE0/DSD/first_nios2_system/synthesis/first_nios2_system.qip --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP2C70F896C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=H:/DSD_DE0/DSD/first_nios2_system.qsys
Progress: Loading DSD/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.0]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 12.0]
Progress: Parameterizing module led_pio
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.0]
Progress: Parameterizing module sdram_0
Progress: Adding altpll_0 [altpll 12.0]
Progress: Parameterizing module altpll_0
Progress: Adding fp_cust_insn_0 [fp_cust_insn 1.0]
Progress: Parameterizing module fp_cust_insn_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.sysid: System ID will no longer be automatically assigned.
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: first_nios2_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: first_nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: first_nios2_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 25 connections
Info: merlin_custom_instruction_transform: After transform: 12 modules, 28 connections
Info: merlin_translator_transform: After transform: 20 modules, 52 connections
Info: merlin_domain_transform: After transform: 35 modules, 130 connections
Info: merlin_router_transform: After transform: 43 modules, 154 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 158 connections
Info: merlin_burst_transform: After transform: 45 modules, 161 connections
Info: reset_adaptation_transform: After transform: 46 modules, 163 connections
Info: merlin_network_to_switch_transform: After transform: 61 modules, 195 connections
Info: merlin_width_transform: After transform: 63 modules, 201 connections
Info: limiter_update_transform: After transform: 63 modules, 202 connections
Info: merlin_interrupt_mapper_transform: After transform: 64 modules, 205 connections
Warning: system: "No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: system: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: system: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Error: Generation stopped, 59 or more modules remaining
Info: first_nios2_system: Done first_nios2_system" with 34 modules, 1 files, 304991 bytes
Error: ip-generate failed with exit code 1: 1 Error, 7 Warnings
Info: Stopping: Create HDL design files for synthesis
