

================================================================
== Vitis HLS Report for 'mvt_Pipeline_lp3'
================================================================
* Date:           Fri Feb 21 05:29:42 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.248 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2344|     2344|  11.720 us|  11.720 us|  2344|  2344|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3     |     2342|     2342|       327|         32|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      309|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1351|    -|
|Register             |        -|     -|     6503|     1664|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     6503|     3324|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_1281_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln31_10_fu_1689_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln31_11_fu_1711_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln31_12_fu_1733_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln31_13_fu_1755_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln31_14_fu_1777_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln31_1_fu_1386_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln31_2_fu_1409_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln31_3_fu_1466_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln31_4_fu_1489_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln31_5_fu_1511_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln31_6_fu_1533_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln31_7_fu_1622_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln31_8_fu_1645_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln31_9_fu_1667_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln31_fu_1344_p2     |         +|   0|  0|  16|           9|           9|
    |icmp_ln29_fu_1275_p2    |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln31_fu_1293_p2     |       xor|   0|  0|   8|           7|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 309|         191|         188|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  152|         33|    1|         33|
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg  |    9|          2|    1|          2|
    |ap_sig_allocacmp_i                |    9|          2|    7|         14|
    |buff_A_address0                   |  152|         33|   12|        396|
    |buff_A_address1                   |  152|         33|   12|        396|
    |buff_x2_address0                  |   14|          3|    6|         18|
    |grp_fu_1154_p0                    |   43|          8|   32|        256|
    |grp_fu_1154_p1                    |  152|         33|   32|       1056|
    |grp_fu_1158_p0                    |   43|          8|   32|        256|
    |grp_fu_1158_p1                    |  152|         33|   32|       1056|
    |grp_fu_1162_p0                    |   26|          5|   32|        160|
    |grp_fu_1162_p1                    |  152|         33|   32|       1056|
    |grp_fu_1166_p0                    |   26|          5|   32|        160|
    |grp_fu_1166_p1                    |  152|         33|   32|       1056|
    |i_2_fu_232                        |    9|          2|    7|         14|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             | 1351|        290|  314|       5953|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add1_61_reg_3038                  |  32|   0|   32|          0|
    |add_ln31_1_reg_2367               |  10|   0|   10|          0|
    |add_ln31_2_reg_2389               |  10|   0|   10|          0|
    |add_ln31_3_reg_2467               |  11|   0|   11|          0|
    |add_ln31_4_reg_2497               |  11|   0|   11|          0|
    |add_ln31_5_reg_2527               |  11|   0|   11|          0|
    |add_ln31_6_reg_2557               |  11|   0|   11|          0|
    |add_ln31_reg_2329                 |   9|   0|    9|          0|
    |ap_CS_fsm                         |  32|   0|   32|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |buff_x2_addr_reg_2289             |   6|   0|    6|          0|
    |buff_x2_load_reg_2312             |  32|   0|   32|          0|
    |i_2_fu_232                        |   7|   0|    7|          0|
    |i_reg_2242                        |   7|   0|    7|          0|
    |icmp_ln29_reg_2266                |   1|   0|    1|          0|
    |mul1_10_reg_2542                  |  32|   0|   32|          0|
    |mul1_10_reg_2542_pp0_iter1_reg    |  32|   0|   32|          0|
    |mul1_11_reg_2567                  |  32|   0|   32|          0|
    |mul1_11_reg_2567_pp0_iter1_reg    |  32|   0|   32|          0|
    |mul1_12_reg_2572                  |  32|   0|   32|          0|
    |mul1_12_reg_2572_pp0_iter1_reg    |  32|   0|   32|          0|
    |mul1_13_reg_2587                  |  32|   0|   32|          0|
    |mul1_14_reg_2592                  |  32|   0|   32|          0|
    |mul1_15_reg_2607                  |  32|   0|   32|          0|
    |mul1_16_reg_2612                  |  32|   0|   32|          0|
    |mul1_17_reg_2627                  |  32|   0|   32|          0|
    |mul1_18_reg_2632                  |  32|   0|   32|          0|
    |mul1_19_reg_2647                  |  32|   0|   32|          0|
    |mul1_1_reg_2405                   |  32|   0|   32|          0|
    |mul1_20_reg_2652                  |  32|   0|   32|          0|
    |mul1_21_reg_2678                  |  32|   0|   32|          0|
    |mul1_22_reg_2683                  |  32|   0|   32|          0|
    |mul1_23_reg_2698                  |  32|   0|   32|          0|
    |mul1_24_reg_2703                  |  32|   0|   32|          0|
    |mul1_25_reg_2718                  |  32|   0|   32|          0|
    |mul1_26_reg_2723                  |  32|   0|   32|          0|
    |mul1_27_reg_2738                  |  32|   0|   32|          0|
    |mul1_28_reg_2743                  |  32|   0|   32|          0|
    |mul1_29_reg_2758                  |  32|   0|   32|          0|
    |mul1_2_reg_2420                   |  32|   0|   32|          0|
    |mul1_30_reg_2763                  |  32|   0|   32|          0|
    |mul1_31_reg_2778                  |  32|   0|   32|          0|
    |mul1_32_reg_2783                  |  32|   0|   32|          0|
    |mul1_33_reg_2798                  |  32|   0|   32|          0|
    |mul1_34_reg_2803                  |  32|   0|   32|          0|
    |mul1_35_reg_2818                  |  32|   0|   32|          0|
    |mul1_36_reg_2823                  |  32|   0|   32|          0|
    |mul1_37_reg_2838                  |  32|   0|   32|          0|
    |mul1_38_reg_2843                  |  32|   0|   32|          0|
    |mul1_39_reg_2858                  |  32|   0|   32|          0|
    |mul1_3_reg_2425                   |  32|   0|   32|          0|
    |mul1_40_reg_2863                  |  32|   0|   32|          0|
    |mul1_41_reg_2878                  |  32|   0|   32|          0|
    |mul1_42_reg_2883                  |  32|   0|   32|          0|
    |mul1_43_reg_2898                  |  32|   0|   32|          0|
    |mul1_44_reg_2903                  |  32|   0|   32|          0|
    |mul1_45_reg_2918                  |  32|   0|   32|          0|
    |mul1_46_reg_2923                  |  32|   0|   32|          0|
    |mul1_47_reg_2938                  |  32|   0|   32|          0|
    |mul1_48_reg_2943                  |  32|   0|   32|          0|
    |mul1_49_reg_2958                  |  32|   0|   32|          0|
    |mul1_4_reg_2440                   |  32|   0|   32|          0|
    |mul1_50_reg_2963                  |  32|   0|   32|          0|
    |mul1_51_reg_2978                  |  32|   0|   32|          0|
    |mul1_52_reg_2983                  |  32|   0|   32|          0|
    |mul1_53_reg_2988                  |  32|   0|   32|          0|
    |mul1_54_reg_2993                  |  32|   0|   32|          0|
    |mul1_55_reg_2998                  |  32|   0|   32|          0|
    |mul1_56_reg_3003                  |  32|   0|   32|          0|
    |mul1_57_reg_3008                  |  32|   0|   32|          0|
    |mul1_58_reg_3013                  |  32|   0|   32|          0|
    |mul1_59_reg_3018                  |  32|   0|   32|          0|
    |mul1_5_reg_2445                   |  32|   0|   32|          0|
    |mul1_60_reg_3023                  |  32|   0|   32|          0|
    |mul1_61_reg_3028                  |  32|   0|   32|          0|
    |mul1_62_reg_3033                  |  32|   0|   32|          0|
    |mul1_6_reg_2477                   |  32|   0|   32|          0|
    |mul1_7_reg_2482                   |  32|   0|   32|          0|
    |mul1_7_reg_2482_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul1_8_reg_2507                   |  32|   0|   32|          0|
    |mul1_8_reg_2507_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul1_9_reg_2512                   |  32|   0|   32|          0|
    |mul1_9_reg_2512_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul1_reg_2400                     |  32|   0|   32|          0|
    |mul1_s_reg_2537                   |  32|   0|   32|          0|
    |mul1_s_reg_2537_pp0_iter1_reg     |  32|   0|   32|          0|
    |reg_1170                          |  32|   0|   32|          0|
    |reg_1175                          |  32|   0|   32|          0|
    |reg_1180                          |  32|   0|   32|          0|
    |reg_1185                          |  32|   0|   32|          0|
    |reg_1190                          |  32|   0|   32|          0|
    |reg_1195                          |  32|   0|   32|          0|
    |reg_1200                          |  32|   0|   32|          0|
    |reg_1205                          |  32|   0|   32|          0|
    |reg_1210                          |  32|   0|   32|          0|
    |reg_1215                          |  32|   0|   32|          0|
    |reg_1220                          |  32|   0|   32|          0|
    |reg_1225                          |  32|   0|   32|          0|
    |reg_1230                          |  32|   0|   32|          0|
    |reg_1235                          |  32|   0|   32|          0|
    |reg_1241                          |  32|   0|   32|          0|
    |reg_1246                          |  32|   0|   32|          0|
    |reg_1251                          |  32|   0|   32|          0|
    |reg_1257                          |  32|   0|   32|          0|
    |reg_1262                          |  32|   0|   32|          0|
    |tmp_128_cast_reg_2294             |   7|   0|    8|          1|
    |tmp_129_cast_reg_2317             |   7|   0|    9|          2|
    |tmp_131_cast_reg_2356             |   7|   0|   10|          3|
    |tmp_132_cast_reg_2378             |   7|   0|   10|          3|
    |tmp_135_cast_reg_2457             |   7|   0|   11|          4|
    |tmp_136_cast_reg_2487             |   7|   0|   11|          4|
    |tmp_137_cast_reg_2517             |   7|   0|   11|          4|
    |tmp_138_cast_reg_2547             |   7|   0|   11|          4|
    |xor_ln31_reg_2275                 |   7|   0|    7|          0|
    |zext_ln31_2_reg_2351              |   7|   0|   10|          3|
    |zext_ln31_3_reg_2450              |   7|   0|   11|          4|
    |zext_ln31_reg_2657                |   7|   0|   12|          5|
    |buff_x2_addr_reg_2289             |  64|  32|    6|          0|
    |icmp_ln29_reg_2266                |  64|  32|    1|          0|
    |mul1_13_reg_2587                  |  64|  32|   32|          0|
    |mul1_14_reg_2592                  |  64|  32|   32|          0|
    |mul1_15_reg_2607                  |  64|  32|   32|          0|
    |mul1_16_reg_2612                  |  64|  32|   32|          0|
    |mul1_17_reg_2627                  |  64|  32|   32|          0|
    |mul1_18_reg_2632                  |  64|  32|   32|          0|
    |mul1_19_reg_2647                  |  64|  32|   32|          0|
    |mul1_20_reg_2652                  |  64|  32|   32|          0|
    |mul1_21_reg_2678                  |  64|  32|   32|          0|
    |mul1_22_reg_2683                  |  64|  32|   32|          0|
    |mul1_23_reg_2698                  |  64|  32|   32|          0|
    |mul1_24_reg_2703                  |  64|  32|   32|          0|
    |mul1_25_reg_2718                  |  64|  32|   32|          0|
    |mul1_26_reg_2723                  |  64|  32|   32|          0|
    |mul1_27_reg_2738                  |  64|  32|   32|          0|
    |mul1_28_reg_2743                  |  64|  32|   32|          0|
    |mul1_29_reg_2758                  |  64|  32|   32|          0|
    |mul1_30_reg_2763                  |  64|  32|   32|          0|
    |mul1_31_reg_2778                  |  64|  32|   32|          0|
    |mul1_32_reg_2783                  |  64|  32|   32|          0|
    |mul1_33_reg_2798                  |  64|  32|   32|          0|
    |mul1_34_reg_2803                  |  64|  32|   32|          0|
    |mul1_35_reg_2818                  |  64|  32|   32|          0|
    |mul1_36_reg_2823                  |  64|  32|   32|          0|
    |mul1_37_reg_2838                  |  64|  32|   32|          0|
    |mul1_38_reg_2843                  |  64|  32|   32|          0|
    |mul1_39_reg_2858                  |  64|  32|   32|          0|
    |mul1_40_reg_2863                  |  64|  32|   32|          0|
    |mul1_41_reg_2878                  |  64|  32|   32|          0|
    |mul1_42_reg_2883                  |  64|  32|   32|          0|
    |mul1_43_reg_2898                  |  64|  32|   32|          0|
    |mul1_44_reg_2903                  |  64|  32|   32|          0|
    |mul1_45_reg_2918                  |  64|  32|   32|          0|
    |mul1_46_reg_2923                  |  64|  32|   32|          0|
    |mul1_47_reg_2938                  |  64|  32|   32|          0|
    |mul1_48_reg_2943                  |  64|  32|   32|          0|
    |mul1_49_reg_2958                  |  64|  32|   32|          0|
    |mul1_50_reg_2963                  |  64|  32|   32|          0|
    |mul1_51_reg_2978                  |  64|  32|   32|          0|
    |mul1_52_reg_2983                  |  64|  32|   32|          0|
    |mul1_53_reg_2988                  |  64|  32|   32|          0|
    |mul1_54_reg_2993                  |  64|  32|   32|          0|
    |mul1_55_reg_2998                  |  64|  32|   32|          0|
    |mul1_56_reg_3003                  |  64|  32|   32|          0|
    |mul1_57_reg_3008                  |  64|  32|   32|          0|
    |mul1_58_reg_3013                  |  64|  32|   32|          0|
    |mul1_59_reg_3018                  |  64|  32|   32|          0|
    |mul1_60_reg_3023                  |  64|  32|   32|          0|
    |mul1_61_reg_3028                  |  64|  32|   32|          0|
    |mul1_62_reg_3033                  |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |6503|1664| 4819|         37|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2686_p_din0    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2686_p_din1    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2686_p_opcode  |  out|    2|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2686_p_dout0   |   in|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2686_p_ce      |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2690_p_din0    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2690_p_din1    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2690_p_opcode  |  out|    2|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2690_p_dout0   |   in|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2690_p_ce      |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2694_p_din0    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2694_p_din1    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2694_p_dout0   |   in|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2694_p_ce      |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2698_p_din0    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2698_p_din1    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2698_p_dout0   |   in|   32|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|grp_fu_2698_p_ce      |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp3|  return value|
|buff_A_address0       |  out|   12|   ap_memory|            buff_A|         array|
|buff_A_ce0            |  out|    1|   ap_memory|            buff_A|         array|
|buff_A_q0             |   in|   32|   ap_memory|            buff_A|         array|
|buff_A_address1       |  out|   12|   ap_memory|            buff_A|         array|
|buff_A_ce1            |  out|    1|   ap_memory|            buff_A|         array|
|buff_A_q1             |   in|   32|   ap_memory|            buff_A|         array|
|buff_x2_address0      |  out|    6|   ap_memory|           buff_x2|         array|
|buff_x2_ce0           |  out|    1|   ap_memory|           buff_x2|         array|
|buff_x2_we0           |  out|    1|   ap_memory|           buff_x2|         array|
|buff_x2_d0            |  out|   32|   ap_memory|           buff_x2|         array|
|buff_x2_q0            |   in|   32|   ap_memory|           buff_x2|         array|
|buff_y2_load          |   in|   32|     ap_none|      buff_y2_load|        scalar|
|buff_y2_load_1        |   in|   32|     ap_none|    buff_y2_load_1|        scalar|
|buff_y2_load_2        |   in|   32|     ap_none|    buff_y2_load_2|        scalar|
|buff_y2_load_3        |   in|   32|     ap_none|    buff_y2_load_3|        scalar|
|buff_y2_load_4        |   in|   32|     ap_none|    buff_y2_load_4|        scalar|
|buff_y2_load_5        |   in|   32|     ap_none|    buff_y2_load_5|        scalar|
|buff_y2_load_6        |   in|   32|     ap_none|    buff_y2_load_6|        scalar|
|buff_y2_load_7        |   in|   32|     ap_none|    buff_y2_load_7|        scalar|
|buff_y2_load_8        |   in|   32|     ap_none|    buff_y2_load_8|        scalar|
|buff_y2_load_9        |   in|   32|     ap_none|    buff_y2_load_9|        scalar|
|buff_y2_load_10       |   in|   32|     ap_none|   buff_y2_load_10|        scalar|
|buff_y2_load_11       |   in|   32|     ap_none|   buff_y2_load_11|        scalar|
|buff_y2_load_12       |   in|   32|     ap_none|   buff_y2_load_12|        scalar|
|buff_y2_load_13       |   in|   32|     ap_none|   buff_y2_load_13|        scalar|
|buff_y2_load_14       |   in|   32|     ap_none|   buff_y2_load_14|        scalar|
|buff_y2_load_15       |   in|   32|     ap_none|   buff_y2_load_15|        scalar|
|buff_y2_load_16       |   in|   32|     ap_none|   buff_y2_load_16|        scalar|
|buff_y2_load_17       |   in|   32|     ap_none|   buff_y2_load_17|        scalar|
|buff_y2_load_18       |   in|   32|     ap_none|   buff_y2_load_18|        scalar|
|buff_y2_load_19       |   in|   32|     ap_none|   buff_y2_load_19|        scalar|
|buff_y2_load_20       |   in|   32|     ap_none|   buff_y2_load_20|        scalar|
|buff_y2_load_21       |   in|   32|     ap_none|   buff_y2_load_21|        scalar|
|buff_y2_load_22       |   in|   32|     ap_none|   buff_y2_load_22|        scalar|
|buff_y2_load_23       |   in|   32|     ap_none|   buff_y2_load_23|        scalar|
|buff_y2_load_24       |   in|   32|     ap_none|   buff_y2_load_24|        scalar|
|buff_y2_load_25       |   in|   32|     ap_none|   buff_y2_load_25|        scalar|
|buff_y2_load_26       |   in|   32|     ap_none|   buff_y2_load_26|        scalar|
|buff_y2_load_27       |   in|   32|     ap_none|   buff_y2_load_27|        scalar|
|buff_y2_load_28       |   in|   32|     ap_none|   buff_y2_load_28|        scalar|
|buff_y2_load_29       |   in|   32|     ap_none|   buff_y2_load_29|        scalar|
|buff_y2_load_30       |   in|   32|     ap_none|   buff_y2_load_30|        scalar|
|buff_y2_load_31       |   in|   32|     ap_none|   buff_y2_load_31|        scalar|
|buff_y2_load_32       |   in|   32|     ap_none|   buff_y2_load_32|        scalar|
|buff_y2_load_33       |   in|   32|     ap_none|   buff_y2_load_33|        scalar|
|buff_y2_load_34       |   in|   32|     ap_none|   buff_y2_load_34|        scalar|
|buff_y2_load_35       |   in|   32|     ap_none|   buff_y2_load_35|        scalar|
|buff_y2_load_36       |   in|   32|     ap_none|   buff_y2_load_36|        scalar|
|buff_y2_load_37       |   in|   32|     ap_none|   buff_y2_load_37|        scalar|
|buff_y2_load_38       |   in|   32|     ap_none|   buff_y2_load_38|        scalar|
|buff_y2_load_39       |   in|   32|     ap_none|   buff_y2_load_39|        scalar|
|buff_y2_load_40       |   in|   32|     ap_none|   buff_y2_load_40|        scalar|
|buff_y2_load_41       |   in|   32|     ap_none|   buff_y2_load_41|        scalar|
|buff_y2_load_42       |   in|   32|     ap_none|   buff_y2_load_42|        scalar|
|buff_y2_load_43       |   in|   32|     ap_none|   buff_y2_load_43|        scalar|
|buff_y2_load_44       |   in|   32|     ap_none|   buff_y2_load_44|        scalar|
|buff_y2_load_45       |   in|   32|     ap_none|   buff_y2_load_45|        scalar|
|buff_y2_load_46       |   in|   32|     ap_none|   buff_y2_load_46|        scalar|
|buff_y2_load_47       |   in|   32|     ap_none|   buff_y2_load_47|        scalar|
|buff_y2_load_48       |   in|   32|     ap_none|   buff_y2_load_48|        scalar|
|buff_y2_load_49       |   in|   32|     ap_none|   buff_y2_load_49|        scalar|
|buff_y2_load_50       |   in|   32|     ap_none|   buff_y2_load_50|        scalar|
|buff_y2_load_51       |   in|   32|     ap_none|   buff_y2_load_51|        scalar|
|buff_y2_load_52       |   in|   32|     ap_none|   buff_y2_load_52|        scalar|
|buff_y2_load_53       |   in|   32|     ap_none|   buff_y2_load_53|        scalar|
|buff_y2_load_54       |   in|   32|     ap_none|   buff_y2_load_54|        scalar|
|buff_y2_load_55       |   in|   32|     ap_none|   buff_y2_load_55|        scalar|
|buff_y2_load_56       |   in|   32|     ap_none|   buff_y2_load_56|        scalar|
|buff_y2_load_57       |   in|   32|     ap_none|   buff_y2_load_57|        scalar|
|buff_y2_load_58       |   in|   32|     ap_none|   buff_y2_load_58|        scalar|
|buff_y2_load_59       |   in|   32|     ap_none|   buff_y2_load_59|        scalar|
|buff_y2_load_60       |   in|   32|     ap_none|   buff_y2_load_60|        scalar|
|buff_y2_load_61       |   in|   32|     ap_none|   buff_y2_load_61|        scalar|
|buff_y2_load_62       |   in|   32|     ap_none|   buff_y2_load_62|        scalar|
|buff_y2_load_63       |   in|   32|     ap_none|   buff_y2_load_63|        scalar|
+----------------------+-----+-----+------------+------------------+--------------+

