// Seed: 3268416068
`define pp_11 0
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
    , id_11,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    output id_10
);
  tri1 id_12;
  assign id_9 = 1;
  assign id_12[(1)] = id_8;
  logic id_13;
  type_21(
      !1, id_2, id_5, 1
  ); type_22(
      id_8, id_3
  );
endmodule
