{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590278091349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590278091351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 01:54:51 2020 " "Processing started: Sun May 24 01:54:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590278091351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590278091351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PORT_LAB5 -c PORT_LAB5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PORT_LAB5 -c PORT_LAB5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590278091352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1590278091767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/DC4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/DC4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DC4_16-rtl " "Found design unit 1: DC4_16-rtl" {  } { { "Moduli/DC4_16.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/DC4_16.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092275 ""} { "Info" "ISGN_ENTITY_NAME" "1 DC4_16 " "Found entity 1: DC4_16" {  } { { "Moduli/DC4_16.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/DC4_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/ALU8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/ALU8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU8-rtl " "Found design unit 1: ALU8-rtl" {  } { { "Moduli/ALU8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/ALU8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092276 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU8 " "Found entity 1: ALU8" {  } { { "Moduli/ALU8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/ALU8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/MEM_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/MEM_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_16_8-rtl " "Found design unit 1: MEM_16_8-rtl" {  } { { "Moduli/MEM_16_8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/MEM_16_8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092277 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_16_8 " "Found entity 1: MEM_16_8" {  } { { "Moduli/MEM_16_8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/MEM_16_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/SevenSegmentInterfaceDEC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/SevenSegmentInterfaceDEC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentInterfaceDEC-rtl " "Found design unit 1: SevenSegmentInterfaceDEC-rtl" {  } { { "Moduli/SevenSegmentInterfaceDEC.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SevenSegmentInterfaceDEC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092278 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentInterfaceDEC " "Found entity 1: SevenSegmentInterfaceDEC" {  } { { "Moduli/SevenSegmentInterfaceDEC.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SevenSegmentInterfaceDEC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/RisingEdge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/RisingEdge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RisingEdge-rtl " "Found design unit 1: RisingEdge-rtl" {  } { { "Moduli/RisingEdge.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/RisingEdge.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092279 ""} { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge " "Found entity 1: RisingEdge" {  } { { "Moduli/RisingEdge.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/RisingEdge.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/REG8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/REG8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-rtl " "Found design unit 1: REG8-rtl" {  } { { "Moduli/REG8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/REG8.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092280 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "Moduli/REG8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/REG8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/REG5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/REG5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG5-rtl " "Found design unit 1: REG5-rtl" {  } { { "Moduli/REG5.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/REG5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092281 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG5 " "Found entity 1: REG5" {  } { { "Moduli/REG5.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/REG5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/REG3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/REG3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG3-rtl " "Found design unit 1: REG3-rtl" {  } { { "Moduli/REG3.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/REG3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092282 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG3 " "Found entity 1: REG3" {  } { { "Moduli/REG3.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/REG3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/RandomGenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/RandomGenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomGenerator-rtl " "Found design unit 1: RandomGenerator-rtl" {  } { { "Moduli/RandomGenerator.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/RandomGenerator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092282 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomGenerator " "Found entity 1: RandomGenerator" {  } { { "Moduli/RandomGenerator.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/RandomGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/MX4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/MX4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MX4_1-rtl " "Found design unit 1: MX4_1-rtl" {  } { { "Moduli/MX4_1.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/MX4_1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092283 ""} { "Info" "ISGN_ENTITY_NAME" "1 MX4_1 " "Found entity 1: MX4_1" {  } { { "Moduli/MX4_1.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/MX4_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/MX2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/MX2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MX2_1-rtl " "Found design unit 1: MX2_1-rtl" {  } { { "Moduli/MX2_1.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/MX2_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092284 ""} { "Info" "ISGN_ENTITY_NAME" "1 MX2_1 " "Found entity 1: MX2_1" {  } { { "Moduli/MX2_1.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/MX2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/DC2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/DC2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DC2_4-rtl " "Found design unit 1: DC2_4-rtl" {  } { { "Moduli/DC2_4.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/DC2_4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092285 ""} { "Info" "ISGN_ENTITY_NAME" "1 DC2_4 " "Found entity 1: DC2_4" {  } { { "Moduli/DC2_4.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/DC2_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/CMP5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/CMP5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMP5-rtl " "Found design unit 1: CMP5-rtl" {  } { { "Moduli/CMP5.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/CMP5.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092286 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMP5 " "Found entity 1: CMP5" {  } { { "Moduli/CMP5.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/CMP5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/Chips.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Moduli/Chips.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Chips " "Found entity 1: Chips" {  } { { "Moduli/Chips.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Chips.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/CD4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/CD4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CD4_2-rtl " "Found design unit 1: CD4_2-rtl" {  } { { "Moduli/CD4_2.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/CD4_2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092288 ""} { "Info" "ISGN_ENTITY_NAME" "1 CD4_2 " "Found entity 1: CD4_2" {  } { { "Moduli/CD4_2.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/CD4_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/Binary2BCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/Binary2BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary2BCD-Behavioral " "Found design unit 1: Binary2BCD-Behavioral" {  } { { "Moduli/Binary2BCD.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Binary2BCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092289 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "Moduli/Binary2BCD.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Binary2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/ADD8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/ADD8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD8-rtl " "Found design unit 1: ADD8-rtl" {  } { { "Moduli/ADD8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/ADD8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092290 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD8 " "Found entity 1: ADD8" {  } { { "Moduli/ADD8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/ADD8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PORT_LAB5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PORT_LAB5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PORT_LAB5 " "Found entity 1: PORT_LAB5" {  } { { "PORT_LAB5.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/SUB8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/SUB8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB8-rtl " "Found design unit 1: SUB8-rtl" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092292 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB8 " "Found entity 1: SUB8" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/Timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Moduli/Timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Moduli/Timer.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/Number.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/Number.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Number-rtl " "Found design unit 1: Number-rtl" {  } { { "Moduli/Number.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Number.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092294 ""} { "Info" "ISGN_ENTITY_NAME" "1 Number " "Found entity 1: Number" {  } { { "Moduli/Number.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Number.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/REG4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/REG4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG4-rtl " "Found design unit 1: REG4-rtl" {  } { { "Moduli/REG4.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/REG4.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092296 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG4 " "Found entity 1: REG4" {  } { { "Moduli/REG4.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/REG4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/AddrMod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/AddrMod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddrMod-rtl " "Found design unit 1: AddrMod-rtl" {  } { { "Moduli/AddrMod.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/AddrMod.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092297 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddrMod " "Found entity 1: AddrMod" {  } { { "Moduli/AddrMod.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/AddrMod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MeanGain_operaciona_jedinica.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MeanGain_operaciona_jedinica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MeanGain_operaciona_jedinica " "Found entity 1: MeanGain_operaciona_jedinica" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MeanGain_upravljacka_jedinica.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MeanGain_upravljacka_jedinica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MeanGain_upravljacka_jedinica " "Found entity 1: MeanGain_upravljacka_jedinica" {  } { { "MeanGain_upravljacka_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_upravljacka_jedinica.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MeanGain.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MeanGain.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MeanGain " "Found entity 1: MeanGain" {  } { { "MeanGain.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Moduli/FallingEdge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Moduli/FallingEdge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FallingEdge-rtl " "Found design unit 1: FallingEdge-rtl" {  } { { "Moduli/FallingEdge.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/FallingEdge.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092301 ""} { "Info" "ISGN_ENTITY_NAME" "1 FallingEdge " "Found entity 1: FallingEdge" {  } { { "Moduli/FallingEdge.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/FallingEdge.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590278092301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590278092301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PORT_LAB5 " "Elaborating entity \"PORT_LAB5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1590278092402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentInterfaceDEC SevenSegmentInterfaceDEC:inst11 " "Elaborating entity \"SevenSegmentInterfaceDEC\" for hierarchy \"SevenSegmentInterfaceDEC:inst11\"" {  } { { "PORT_LAB5.bdf" "inst11" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 688 1328 1464 872 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD Binary2BCD:inst15 " "Elaborating entity \"Binary2BCD\" for hierarchy \"Binary2BCD:inst15\"" {  } { { "PORT_LAB5.bdf" "inst15" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 864 1000 1216 976 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chips Chips:inst13 " "Elaborating entity \"Chips\" for hierarchy \"Chips:inst13\"" {  } { { "PORT_LAB5.bdf" "inst13" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 848 744 952 1008 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 Chips:inst13\|REG8:inst6 " "Elaborating entity \"REG8\" for hierarchy \"Chips:inst13\|REG8:inst6\"" {  } { { "Moduli/Chips.bdf" "inst6" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Chips.bdf" { { 368 432 616 576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MX2_1 Chips:inst13\|MX2_1:inst3 " "Elaborating entity \"MX2_1\" for hierarchy \"Chips:inst13\|MX2_1:inst3\"" {  } { { "Moduli/Chips.bdf" "inst3" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Chips.bdf" { { 424 936 1096 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD8 Chips:inst13\|ADD8:inst7 " "Elaborating entity \"ADD8\" for hierarchy \"Chips:inst13\|ADD8:inst7\"" {  } { { "Moduli/Chips.bdf" "inst7" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Chips.bdf" { { 280 704 856 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB8 Chips:inst13\|SUB8:inst2 " "Elaborating entity \"SUB8\" for hierarchy \"Chips:inst13\|SUB8:inst2\"" {  } { { "Moduli/Chips.bdf" "inst2" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Chips.bdf" { { 120 560 712 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092427 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "varF SUB8.vhd(22) " "VHDL Process Statement warning at SUB8.vhd(22): inferring latch(es) for signal or variable \"varF\", which holds its previous value in one or more paths through the process" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590278092428 "|PORT_LAB5|Chips:inst13|SUB8:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varF\[0\] SUB8.vhd(27) " "Inferred latch for \"varF\[0\]\" at SUB8.vhd(27)" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590278092428 "|PORT_LAB5|Chips:inst13|SUB8:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varF\[1\] SUB8.vhd(27) " "Inferred latch for \"varF\[1\]\" at SUB8.vhd(27)" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590278092428 "|PORT_LAB5|Chips:inst13|SUB8:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varF\[2\] SUB8.vhd(27) " "Inferred latch for \"varF\[2\]\" at SUB8.vhd(27)" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590278092428 "|PORT_LAB5|Chips:inst13|SUB8:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varF\[3\] SUB8.vhd(27) " "Inferred latch for \"varF\[3\]\" at SUB8.vhd(27)" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590278092428 "|PORT_LAB5|Chips:inst13|SUB8:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varF\[4\] SUB8.vhd(27) " "Inferred latch for \"varF\[4\]\" at SUB8.vhd(27)" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590278092428 "|PORT_LAB5|Chips:inst13|SUB8:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varF\[5\] SUB8.vhd(27) " "Inferred latch for \"varF\[5\]\" at SUB8.vhd(27)" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590278092428 "|PORT_LAB5|Chips:inst13|SUB8:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varF\[6\] SUB8.vhd(27) " "Inferred latch for \"varF\[6\]\" at SUB8.vhd(27)" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590278092428 "|PORT_LAB5|Chips:inst13|SUB8:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varF\[7\] SUB8.vhd(27) " "Inferred latch for \"varF\[7\]\" at SUB8.vhd(27)" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590278092428 "|PORT_LAB5|Chips:inst13|SUB8:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "varF\[8\] SUB8.vhd(27) " "Inferred latch for \"varF\[8\]\" at SUB8.vhd(27)" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590278092428 "|PORT_LAB5|Chips:inst13|SUB8:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FallingEdge FallingEdge:inst44 " "Elaborating entity \"FallingEdge\" for hierarchy \"FallingEdge:inst44\"" {  } { { "PORT_LAB5.bdf" "inst44" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 128 576 720 208 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst16 " "Elaborating entity \"Timer\" for hierarchy \"Timer:inst16\"" {  } { { "PORT_LAB5.bdf" "inst16" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 232 312 504 328 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG3 Timer:inst16\|REG3:inst7 " "Elaborating entity \"REG3\" for hierarchy \"Timer:inst16\|REG3:inst7\"" {  } { { "Moduli/Timer.bdf" "inst7" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Timer.bdf" { { 416 112 296 624 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge Timer:inst16\|RisingEdge:inst " "Elaborating entity \"RisingEdge\" for hierarchy \"Timer:inst16\|RisingEdge:inst\"" {  } { { "Moduli/Timer.bdf" "inst" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Timer.bdf" { { 200 440 584 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomGenerator Timer:inst16\|RandomGenerator:inst1 " "Elaborating entity \"RandomGenerator\" for hierarchy \"Timer:inst16\|RandomGenerator:inst1\"" {  } { { "Moduli/Timer.bdf" "inst1" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/Timer.bdf" { { 200 720 856 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP5 CMP5:inst25 " "Elaborating entity \"CMP5\" for hierarchy \"CMP5:inst25\"" {  } { { "PORT_LAB5.bdf" "inst25" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 632 1008 1160 744 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MX4_1 MX4_1:inst22 " "Elaborating entity \"MX4_1\" for hierarchy \"MX4_1:inst22\"" {  } { { "PORT_LAB5.bdf" "inst22" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 744 512 672 920 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD4_2 CD4_2:inst19 " "Elaborating entity \"CD4_2\" for hierarchy \"CD4_2:inst19\"" {  } { { "PORT_LAB5.bdf" "inst19" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 808 296 384 920 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Number Number:inst9 " "Elaborating entity \"Number\" for hierarchy \"Number:inst9\"" {  } { { "PORT_LAB5.bdf" "inst9" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 544 568 728 672 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MeanGain MeanGain:inst5 " "Elaborating entity \"MeanGain\" for hierarchy \"MeanGain:inst5\"" {  } { { "PORT_LAB5.bdf" "inst5" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 240 1000 1160 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MeanGain_operaciona_jedinica MeanGain:inst5\|MeanGain_operaciona_jedinica:inst " "Elaborating entity \"MeanGain_operaciona_jedinica\" for hierarchy \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\"" {  } { { "MeanGain.bdf" "inst" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain.bdf" { { 120 664 840 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU8 MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|ALU8:inst12 " "Elaborating entity \"ALU8\" for hierarchy \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|ALU8:inst12\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "inst12" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 560 432 608 656 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_16_8 MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|MEM_16_8:inst2 " "Elaborating entity \"MEM_16_8\" for hierarchy \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|MEM_16_8:inst2\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "inst2" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { -40 168 328 104 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG5 MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG5:inst3 " "Elaborating entity \"REG5\" for hierarchy \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG5:inst3\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "inst3" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 456 -240 -56 664 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddrMod MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|AddrMod:inst1 " "Elaborating entity \"AddrMod\" for hierarchy \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|AddrMod:inst1\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "inst1" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 288 -352 -192 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MeanGain_upravljacka_jedinica MeanGain:inst5\|MeanGain_upravljacka_jedinica:inst1 " "Elaborating entity \"MeanGain_upravljacka_jedinica\" for hierarchy \"MeanGain:inst5\|MeanGain_upravljacka_jedinica:inst1\"" {  } { { "MeanGain.bdf" "inst1" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain.bdf" { { 152 376 552 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC4_16 MeanGain:inst5\|MeanGain_upravljacka_jedinica:inst1\|DC4_16:inst " "Elaborating entity \"DC4_16\" for hierarchy \"MeanGain:inst5\|MeanGain_upravljacka_jedinica:inst1\|DC4_16:inst\"" {  } { { "MeanGain_upravljacka_jedinica.bdf" "inst" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_upravljacka_jedinica.bdf" { { 168 416 552 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278092475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Chips:inst13\|SUB8:inst2\|varF\[2\] " "LATCH primitive \"Chips:inst13\|SUB8:inst2\|varF\[2\]\" is permanently enabled" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590278092591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Chips:inst13\|SUB8:inst2\|varF\[1\] " "LATCH primitive \"Chips:inst13\|SUB8:inst2\|varF\[1\]\" is permanently enabled" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590278092591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Chips:inst13\|SUB8:inst2\|varF\[0\] " "LATCH primitive \"Chips:inst13\|SUB8:inst2\|varF\[0\]\" is permanently enabled" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590278092591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Chips:inst13\|SUB8:inst2\|varF\[4\] " "LATCH primitive \"Chips:inst13\|SUB8:inst2\|varF\[4\]\" is permanently enabled" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590278092591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Chips:inst13\|SUB8:inst2\|varF\[5\] " "LATCH primitive \"Chips:inst13\|SUB8:inst2\|varF\[5\]\" is permanently enabled" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590278092592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Chips:inst13\|SUB8:inst2\|varF\[6\] " "LATCH primitive \"Chips:inst13\|SUB8:inst2\|varF\[6\]\" is permanently enabled" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590278092592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Chips:inst13\|SUB8:inst2\|varF\[7\] " "LATCH primitive \"Chips:inst13\|SUB8:inst2\|varF\[7\]\" is permanently enabled" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590278092592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Chips:inst13\|SUB8:inst2\|varF\[3\] " "LATCH primitive \"Chips:inst13\|SUB8:inst2\|varF\[3\]\" is permanently enabled" {  } { { "Moduli/SUB8.vhd" "" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/SUB8.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590278092592 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|MEM_16_8:inst2\|ram " "RAM logic \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|MEM_16_8:inst2\|ram\" is uninferred due to inappropriate RAM size" {  } { { "Moduli/MEM_16_8.vhd" "ram" { Text "/home/perapisar/Projects/ETF/PORT/dz5/Moduli/MEM_16_8.vhd" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1590278092886 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1590278092886 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[0\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Removed fan-out from the always-disabled I/O buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[0\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 992 1024 200 "inst7" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278093545 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[1\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Removed fan-out from the always-disabled I/O buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[1\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 992 1024 200 "inst7" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278093545 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[2\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Removed fan-out from the always-disabled I/O buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[2\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 992 1024 200 "inst7" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278093545 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[3\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Removed fan-out from the always-disabled I/O buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[3\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 992 1024 200 "inst7" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278093545 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[4\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Removed fan-out from the always-disabled I/O buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[4\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 992 1024 200 "inst7" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278093545 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[5\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Removed fan-out from the always-disabled I/O buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[5\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 992 1024 200 "inst7" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278093545 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[6\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Removed fan-out from the always-disabled I/O buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[6\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 992 1024 200 "inst7" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278093545 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[7\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Removed fan-out from the always-disabled I/O buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst7\[7\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\"" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 992 1024 200 "inst7" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590278093545 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1590278093545 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst5\[0\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Converted the fan-out from the tri-state buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst5\[0\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\" into an OR gate" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 232 264 200 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1590278093552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst6\[1\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Converted the fan-out from the tri-state buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst6\[1\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\" into an OR gate" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 608 640 200 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1590278093552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst6\[2\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Converted the fan-out from the tri-state buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst6\[2\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\" into an OR gate" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 608 640 200 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1590278093552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst6\[3\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Converted the fan-out from the tri-state buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst6\[3\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\" into an OR gate" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 608 640 200 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1590278093552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst5\[4\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Converted the fan-out from the tri-state buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst5\[4\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\" into an OR gate" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 232 264 200 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1590278093552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst5\[5\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Converted the fan-out from the tri-state buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst5\[5\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\" into an OR gate" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 232 264 200 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1590278093552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst5\[6\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Converted the fan-out from the tri-state buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst5\[6\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\" into an OR gate" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 232 264 200 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1590278093552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst5\[7\] MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v " "Converted the fan-out from the tri-state buffer \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|inst5\[7\]\" to the node \"MeanGain:inst5\|MeanGain_operaciona_jedinica:inst\|REG8:inst17\|v\" into an OR gate" {  } { { "MeanGain_operaciona_jedinica.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/MeanGain_operaciona_jedinica.bdf" { { 152 232 264 200 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1590278093552 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1590278093552 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP VCC " "Pin \"HEX1_DP\" is stuck at VCC" {  } { { "PORT_LAB5.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 824 1464 1640 840 "HEX1_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590278094294 "|PORT_LAB5|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP VCC " "Pin \"HEX0_DP\" is stuck at VCC" {  } { { "PORT_LAB5.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 616 1464 1640 632 "HEX0_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590278094294 "|PORT_LAB5|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_1 GND " "Pin \"HEX2_1\" is stuck at GND" {  } { { "PORT_LAB5.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 936 1464 1640 952 "HEX2_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590278094294 "|PORT_LAB5|HEX2_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP VCC " "Pin \"HEX2_DP\" is stuck at VCC" {  } { { "PORT_LAB5.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 1032 1464 1640 1048 "HEX2_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590278094294 "|PORT_LAB5|HEX2_DP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1590278094294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1590278094486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1590278095008 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590278095008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "482 " "Implemented 482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1590278095125 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1590278095125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "436 " "Implemented 436 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1590278095125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1590278095125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590278095158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 01:54:55 2020 " "Processing ended: Sun May 24 01:54:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590278095158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590278095158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590278095158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590278095158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590278098254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590278098255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 01:54:58 2020 " "Processing started: Sun May 24 01:54:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590278098255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1590278098255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PORT_LAB5 -c PORT_LAB5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PORT_LAB5 -c PORT_LAB5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1590278098256 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1590278098290 ""}
{ "Info" "0" "" "Project  = PORT_LAB5" {  } {  } 0 0 "Project  = PORT_LAB5" 0 0 "Fitter" 0 0 1590278098291 ""}
{ "Info" "0" "" "Revision = PORT_LAB5" {  } {  } 0 0 "Revision = PORT_LAB5" 0 0 "Fitter" 0 0 1590278098291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1590278098561 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PORT_LAB5 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"PORT_LAB5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1590278098568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590278098652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590278098653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590278098653 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590278098943 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1590278098961 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590278099203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590278099203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590278099203 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1590278099203 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/Projects/ETF/PORT/dz5/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590278099220 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/Projects/ETF/PORT/dz5/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590278099220 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/Projects/ETF/PORT/dz5/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590278099220 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/Projects/ETF/PORT/dz5/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590278099220 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/perapisar/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/Projects/ETF/PORT/dz5/" { { 0 { 0 ""} 0 783 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590278099220 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1590278099220 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1590278099227 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PORT_LAB5.sdc " "Synopsys Design Constraints File file not found: 'PORT_LAB5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1590278100915 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1590278100916 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1590278100924 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1590278100925 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1590278100925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590278100961 ""}  } { { "PORT_LAB5.bdf" "" { Schematic "/home/perapisar/Projects/ETF/PORT/dz5/PORT_LAB5.bdf" { { 352 56 224 368 "CLK" "" } } } } { "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/perapisar/.local/share/altera/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/perapisar/Projects/ETF/PORT/dz5/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590278100961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1590278101204 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590278101205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590278101206 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590278101208 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590278101209 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1590278101210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1590278101210 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1590278101211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1590278101235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1590278101236 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590278101236 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590278101269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590278102018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590278102177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590278102190 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590278102912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590278102913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590278103214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "/home/perapisar/Projects/ETF/PORT/dz5/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1590278104007 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590278104007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590278106033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1590278106035 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590278106035 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1590278106055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590278106102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590278106487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590278106525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590278106726 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590278107259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/perapisar/Projects/ETF/PORT/dz5/output_files/PORT_LAB5.fit.smsg " "Generated suppressed messages file /home/perapisar/Projects/ETF/PORT/dz5/output_files/PORT_LAB5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1590278108693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590278109018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 01:55:09 2020 " "Processing ended: Sun May 24 01:55:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590278109018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590278109018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590278109018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590278109018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1590278111911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590278111913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 01:55:11 2020 " "Processing started: Sun May 24 01:55:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590278111913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1590278111913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PORT_LAB5 -c PORT_LAB5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PORT_LAB5 -c PORT_LAB5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1590278111914 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1590278113043 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1590278113076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590278113376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 01:55:13 2020 " "Processing ended: Sun May 24 01:55:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590278113376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590278113376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590278113376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1590278113376 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1590278114179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1590278115767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590278115768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 01:55:15 2020 " "Processing started: Sun May 24 01:55:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590278115768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590278115768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PORT_LAB5 -c PORT_LAB5 " "Command: quartus_sta PORT_LAB5 -c PORT_LAB5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590278115769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1590278115805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1590278116074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1590278116076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1590278116161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1590278116161 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PORT_LAB5.sdc " "Synopsys Design Constraints File file not found: 'PORT_LAB5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1590278116421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1590278116422 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116428 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116428 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1590278116568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116568 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1590278116569 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1590278116577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1590278116612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1590278116612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.685 " "Worst-case setup slack is -3.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.685      -497.569 CLK  " "   -3.685      -497.569 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590278116613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 CLK  " "    0.358         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590278116616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590278116618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590278116619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -186.000 CLK  " "   -3.000      -186.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278116621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590278116621 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1590278116689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1590278116727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1590278117235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117304 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1590278117322 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1590278117322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.230 " "Worst-case setup slack is -3.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.230      -429.922 CLK  " "   -3.230      -429.922 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590278117324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 CLK  " "    0.312         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590278117329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590278117332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590278117336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -186.000 CLK  " "   -3.000      -186.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590278117339 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1590278117391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117501 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1590278117504 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1590278117504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.624 " "Worst-case setup slack is -1.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.624      -204.911 CLK  " "   -1.624      -204.911 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590278117510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 CLK  " "    0.187         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590278117517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590278117521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1590278117525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -197.837 CLK  " "   -3.000      -197.837 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590278117529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590278117529 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1590278117782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1590278117784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590278117884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 01:55:17 2020 " "Processing ended: Sun May 24 01:55:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590278117884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590278117884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590278117884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590278117884 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590278118733 ""}
