//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Buffer Definitions: 
//
// cbuffer _Globals
// {
//
//   float fEmbossPower;                // Offset:    0 Size:     4
//   float fEmbossOffset;               // Offset:    4 Size:     4
//   float iEmbossAngle;                // Offset:    8 Size:     4
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// __s0                              sampler      NA          NA             s0      1 
// __V__ReShade__BackBufferTex       texture  float4          2d             t0      1 
// _Globals                          cbuffer      NA          NA            cb0      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_POSITION              0   xyzw        0      POS   float       
// TEXCOORD                 0   xy          1     NONE   float   xy  
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_TARGET                0   xyz         0   TARGET   float   xyz 
//
ps_5_0
dcl_globalFlags refactoringAllowed
dcl_constantbuffer CB0[1], immediateIndexed
dcl_sampler s0, mode_default
dcl_resource_texture2d (float,float,float,float) t0
dcl_input_ps linear v1.xy
dcl_output o0.xyz
dcl_temps 3
mul r0.x, cb0[0].z, l(0.017453)
sincos r0.x, r1.x, r0.x
mov r1.y, r0.x
mul r0.xy, r1.xyxx, cb0[0].yyyy
mad r0.zw, r0.xxxy, l(0.000000, 0.000000, 0.000521, 0.000926), v1.xxxy
mad r0.xy, -r0.xyxx, l(0.000521, 0.000926, 0.000000, 0.000000), v1.xyxx
sample_indexable(texture2d)(float,float,float,float) r1.xyz, r0.xyxx, t0.xyzw, s0
sample_indexable(texture2d)(float,float,float,float) r0.xyz, r0.zwzz, t0.xyzw, s0
sample_indexable(texture2d)(float,float,float,float) r2.xyz, v1.xyxx, t0.xyzw, s0
mad r1.xyz, r1.xyzx, l(2.000000, 2.000000, 2.000000, 0.000000), -r2.xyzx
add r0.xyz, -r0.xyzx, r1.xyzx
dp3 r0.x, r0.xyzx, l(0.333000, 0.333000, 0.333000, 0.000000)
max r0.x, r0.x, l(0.000000)
mad r0.xyz, -r0.xxxx, cb0[0].xxxx, r2.xyzx
add r1.xyz, -r0.xyzx, r2.xyzx
dp3 r0.w, r2.xyzx, l(0.600000, 0.200000, 0.200000, 0.000000)
mul r0.w, r0.w, r0.w
mad o0.xyz, r0.wwww, r1.xyzx, r0.xyzx
ret 
// Approximately 19 instruction slots used
