TimeQuest Timing Analyzer report for MIPS_System
Wed Nov 29 12:59:37 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 14. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 17. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 40. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 43. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Slow 1200mV 0C Model Metastability Report
 58. Fast 1200mV 0C Model Setup Summary
 59. Fast 1200mV 0C Model Hold Summary
 60. Fast 1200mV 0C Model Recovery Summary
 61. Fast 1200mV 0C Model Removal Summary
 62. Fast 1200mV 0C Model Minimum Pulse Width Summary
 63. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 65. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 67. Fast 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 68. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 70. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Fast 1200mV 0C Model Metastability Report
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Slow Corner Signal Integrity Metrics
 91. Fast Corner Signal Integrity Metrics
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths
 99. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; MIPS_System                                        ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.7%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz   ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; Base      ; 1.000   ; 1000.0 MHz ; 0.000  ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { mips:mips_cpu|controller:c|flopr:idex|q[0] }       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz   ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz   ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 73.02 MHz  ; 73.02 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 102.15 MHz ; 102.15 MHz      ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -8.621 ; -950.431      ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -7.161 ; -166.290      ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 21.175 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 41.250 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -2.004 ; -34.216       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.358  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.245 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.421 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 96.748 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.284 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 0.010  ; 0.000         ;
; CLOCK_50                                         ; 9.740  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.735 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.746 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.752 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                               ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -8.621 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.978     ; 4.088      ;
; -8.619 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.978     ; 4.086      ;
; -8.618 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.978     ; 4.085      ;
; -8.610 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.978     ; 4.077      ;
; -8.555 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.973     ; 4.027      ;
; -8.520 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.737     ; 4.228      ;
; -8.518 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.737     ; 4.226      ;
; -8.517 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.737     ; 4.225      ;
; -8.509 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.737     ; 4.217      ;
; -8.499 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.965     ; 3.979      ;
; -8.499 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.965     ; 3.979      ;
; -8.467 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.969     ; 3.943      ;
; -8.466 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.969     ; 3.942      ;
; -8.463 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.969     ; 3.939      ;
; -8.462 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.969     ; 3.938      ;
; -8.454 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.732     ; 4.167      ;
; -8.437 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.294     ; 4.088      ;
; -8.435 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.294     ; 4.086      ;
; -8.434 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.294     ; 4.085      ;
; -8.426 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.294     ; 4.077      ;
; -8.426 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.973     ; 3.898      ;
; -8.424 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.973     ; 3.896      ;
; -8.420 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.973     ; 3.892      ;
; -8.398 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.724     ; 4.119      ;
; -8.398 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.724     ; 4.119      ;
; -8.396 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.975     ; 3.866      ;
; -8.393 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.975     ; 3.863      ;
; -8.393 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.975     ; 3.863      ;
; -8.392 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.975     ; 3.862      ;
; -8.371 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.289     ; 4.027      ;
; -8.366 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.728     ; 4.083      ;
; -8.365 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.728     ; 4.082      ;
; -8.362 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.728     ; 4.079      ;
; -8.361 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.728     ; 4.078      ;
; -8.336 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.053     ; 4.228      ;
; -8.334 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.053     ; 4.226      ;
; -8.333 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.053     ; 4.225      ;
; -8.325 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.053     ; 4.217      ;
; -8.325 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.732     ; 4.038      ;
; -8.323 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.732     ; 4.036      ;
; -8.319 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.732     ; 4.032      ;
; -8.315 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.281     ; 3.979      ;
; -8.315 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.281     ; 3.979      ;
; -8.295 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.969     ; 3.771      ;
; -8.295 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.734     ; 4.006      ;
; -8.294 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.969     ; 3.770      ;
; -8.292 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.734     ; 4.003      ;
; -8.292 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.734     ; 4.003      ;
; -8.291 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.969     ; 3.767      ;
; -8.291 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.969     ; 3.767      ;
; -8.291 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.969     ; 3.767      ;
; -8.291 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.734     ; 4.002      ;
; -8.283 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.285     ; 3.943      ;
; -8.282 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.285     ; 3.942      ;
; -8.279 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.285     ; 3.939      ;
; -8.278 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.285     ; 3.938      ;
; -8.270 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.048     ; 4.167      ;
; -8.242 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.289     ; 3.898      ;
; -8.240 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.289     ; 3.896      ;
; -8.236 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.289     ; 3.892      ;
; -8.234 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[15]   ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.960     ; 3.719      ;
; -8.220 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.632     ; 4.033      ;
; -8.219 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.700     ; 3.964      ;
; -8.219 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.698     ; 3.966      ;
; -8.217 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.632     ; 4.030      ;
; -8.217 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.700     ; 3.962      ;
; -8.217 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.698     ; 3.964      ;
; -8.216 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.700     ; 3.961      ;
; -8.216 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.698     ; 3.963      ;
; -8.214 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.040     ; 4.119      ;
; -8.214 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.040     ; 4.119      ;
; -8.214 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[16] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.632     ; 4.027      ;
; -8.214 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.739     ; 3.920      ;
; -8.213 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.632     ; 4.026      ;
; -8.212 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.291     ; 3.866      ;
; -8.212 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.739     ; 3.918      ;
; -8.211 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.739     ; 3.917      ;
; -8.209 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.291     ; 3.863      ;
; -8.209 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.291     ; 3.863      ;
; -8.209 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.714     ; 3.940      ;
; -8.209 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.883     ; 3.771      ;
; -8.208 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.291     ; 3.862      ;
; -8.208 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.700     ; 3.953      ;
; -8.208 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.698     ; 3.955      ;
; -8.207 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.714     ; 3.938      ;
; -8.207 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.883     ; 3.769      ;
; -8.207 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.715     ; 3.937      ;
; -8.206 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.714     ; 3.937      ;
; -8.206 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.883     ; 3.768      ;
; -8.205 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.715     ; 3.935      ;
; -8.204 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.877     ; 3.772      ;
; -8.204 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.715     ; 3.934      ;
; -8.203 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.739     ; 3.909      ;
; -8.202 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.877     ; 3.770      ;
; -8.201 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.877     ; 3.769      ;
; -8.198 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.714     ; 3.929      ;
; -8.198 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.883     ; 3.760      ;
; -8.196 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.715     ; 3.926      ;
; -8.194 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.728     ; 3.911      ;
; -8.193 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.877     ; 3.761      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                    ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -7.161 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.802      ;
; -7.053 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.695      ;
; -7.015 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.657      ;
; -6.985 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.627      ;
; -6.961 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.603      ;
; -6.945 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.587      ;
; -6.893 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.535      ;
; -6.869 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.510      ;
; -6.860 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.501      ;
; -6.838 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.479      ;
; -6.825 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.466      ;
; -6.816 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.457      ;
; -6.780 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.421      ;
; -6.766 ; mips:mips_cpu|controller:c|flopr:memwb|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.407      ;
; -6.747 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.388      ;
; -6.684 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.326      ;
; -6.658 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.300      ;
; -6.642 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.284      ;
; -6.607 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.248      ;
; -6.587 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.685      ; 7.846      ;
; -6.575 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.058      ; 8.207      ;
; -6.574 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.802      ;
; -6.565 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.207      ;
; -6.527 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.067      ; 8.168      ;
; -6.466 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.695      ;
; -6.465 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.050      ; 8.089      ;
; -6.465 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.685      ; 7.724      ;
; -6.445 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.051      ; 8.070      ;
; -6.430 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.692      ; 7.696      ;
; -6.428 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.657      ;
; -6.428 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.051      ; 8.053      ;
; -6.398 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.627      ;
; -6.378 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.068      ; 8.020      ;
; -6.374 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.603      ;
; -6.358 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.587      ;
; -6.306 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.535      ;
; -6.299 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.659      ; 7.532      ;
; -6.297 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.051      ; 7.922      ;
; -6.292 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.051      ; 7.917      ;
; -6.285 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[87] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.060      ; 7.919      ;
; -6.282 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.510      ;
; -6.273 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.501      ;
; -6.251 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.479      ;
; -6.244 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.059      ; 7.877      ;
; -6.238 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.466      ;
; -6.229 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.457      ;
; -6.201 ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.685      ; 7.460      ;
; -6.193 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.421      ;
; -6.192 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.051      ; 7.817      ;
; -6.181 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[73] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.058      ; 7.813      ;
; -6.179 ; mips:mips_cpu|controller:c|flopr:memwb|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.407      ;
; -6.160 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.388      ;
; -6.150 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.061      ; 7.785      ;
; -6.136 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.053      ; 7.763      ;
; -6.123 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.693      ; 7.390      ;
; -6.121 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.675      ; 7.370      ;
; -6.103 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.692      ; 7.369      ;
; -6.097 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.326      ;
; -6.094 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[90] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.054      ; 7.722      ;
; -6.093 ; mips:mips_cpu|datapath:dp|flopr:idex|q[164] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.691      ; 7.358      ;
; -6.092 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.675      ; 7.341      ;
; -6.072 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[76] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.693      ; 7.339      ;
; -6.071 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.300      ;
; -6.064 ; mips:mips_cpu|datapath:dp|flopr:idex|q[168] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.056      ; 7.694      ;
; -6.062 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.724      ; 7.360      ;
; -6.055 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.284      ;
; -6.020 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.248      ;
; -6.016 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.063      ; 7.653      ;
; -6.000 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.772      ; 7.846      ;
; -5.988 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.145      ; 8.207      ;
; -5.987 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.692      ; 7.253      ;
; -5.978 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.207      ;
; -5.967 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[71] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.693      ; 7.234      ;
; -5.955 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[57] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.696      ; 7.225      ;
; -5.949 ; mips:mips_cpu|datapath:dp|flopr:idex|q[165] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.682      ; 7.205      ;
; -5.940 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.154      ; 8.168      ;
; -5.939 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[72] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.692      ; 7.205      ;
; -5.914 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[93] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.053      ; 7.541      ;
; -5.913 ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.686      ; 7.173      ;
; -5.909 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.675      ; 7.158      ;
; -5.906 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[80] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.063      ; 7.543      ;
; -5.887 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.693      ; 7.154      ;
; -5.878 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.137      ; 8.089      ;
; -5.878 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.772      ; 7.724      ;
; -5.871 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[48] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.696      ; 7.141      ;
; -5.858 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.138      ; 8.070      ;
; -5.856 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.063      ; 7.493      ;
; -5.855 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[38] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.693      ; 7.122      ;
; -5.844 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.682      ; 7.100      ;
; -5.843 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.779      ; 7.696      ;
; -5.841 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.138      ; 8.053      ;
; -5.832 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.054      ; 7.460      ;
; -5.831 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.699      ; 7.104      ;
; -5.826 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.699      ; 7.099      ;
; -5.805 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[85] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.063      ; 7.442      ;
; -5.793 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[9]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.692      ; 7.059      ;
; -5.791 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.155      ; 8.020      ;
; -5.784 ; mips:mips_cpu|datapath:dp|flopr:idex|q[199] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.695      ; 7.053      ;
; -5.775 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[95] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.693      ; 7.042      ;
; -5.762 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[87] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 4.054      ; 7.390      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 21.175 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 3.665      ;
; 21.413 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.191     ; 3.424      ;
; 21.536 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 3.655      ;
; 21.554 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.160      ; 3.634      ;
; 21.901 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.160      ; 3.287      ;
; 22.009 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.191     ; 2.828      ;
; 22.019 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 3.179      ;
; 22.063 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 3.131      ;
; 22.097 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 3.099      ;
; 22.144 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 3.055      ;
; 22.156 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.183     ; 2.689      ;
; 22.213 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 2.630      ;
; 22.232 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.181     ; 2.615      ;
; 22.284 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 2.917      ;
; 22.345 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.846      ;
; 22.373 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 2.821      ;
; 22.430 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.176      ; 2.774      ;
; 22.438 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 2.760      ;
; 22.459 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.188     ; 2.381      ;
; 22.463 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.185     ; 2.380      ;
; 22.483 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.180     ; 2.365      ;
; 22.503 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.183     ; 2.342      ;
; 22.507 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.178      ; 2.699      ;
; 22.528 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.181     ; 2.319      ;
; 22.569 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.160      ; 2.619      ;
; 22.630 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 2.573      ;
; 22.656 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 2.542      ;
; 22.669 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 2.532      ;
; 22.691 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.177      ; 2.514      ;
; 22.705 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 2.494      ;
; 22.766 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 2.432      ;
; 22.785 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.408      ;
; 22.789 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 2.410      ;
; 22.813 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 2.383      ;
; 22.851 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.340      ;
; 22.854 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 2.342      ;
; 22.855 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 2.339      ;
; 22.886 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 2.312      ;
; 22.920 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 2.281      ;
; 22.930 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 2.265      ;
; 22.949 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 2.249      ;
; 22.983 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.166      ; 2.211      ;
; 23.009 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.178      ; 2.197      ;
; 23.026 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.181      ; 2.183      ;
; 23.026 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.160      ; 2.162      ;
; 23.040 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 2.156      ;
; 23.041 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.180     ; 1.807      ;
; 23.052 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 2.141      ;
; 23.054 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.137      ;
; 23.058 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 2.133      ;
; 23.065 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 2.131      ;
; 23.098 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 2.103      ;
; 23.100 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 2.099      ;
; 23.126 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.173      ; 2.075      ;
; 23.126 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 2.077      ;
; 23.183 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.193     ; 1.652      ;
; 23.219 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.963      ;
; 23.234 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.158      ; 1.952      ;
; 23.239 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.197     ; 1.592      ;
; 23.272 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.180      ; 1.936      ;
; 23.273 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.177      ; 1.932      ;
; 23.290 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.903      ;
; 23.317 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 1.882      ;
; 23.372 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.171      ; 1.827      ;
; 23.374 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.193     ; 1.461      ;
; 23.380 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.170      ; 1.818      ;
; 23.394 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.788      ;
; 23.432 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.158      ; 1.754      ;
; 23.435 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 1.752      ;
; 23.453 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.176      ; 1.751      ;
; 23.472 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.176      ; 1.732      ;
; 23.475 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.714      ;
; 23.480 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 1.716      ;
; 23.568 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.197     ; 1.263      ;
; 23.595 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.178      ; 1.611      ;
; 23.640 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 1.547      ;
; 23.645 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.158      ; 1.541      ;
; 23.650 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 1.553      ;
; 23.671 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.167      ; 1.524      ;
; 23.673 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.168      ; 1.523      ;
; 23.723 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.466      ;
; 23.725 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.165      ; 1.468      ;
; 23.732 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.175      ; 1.471      ;
; 23.950 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.163      ; 1.241      ;
; 23.956 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.226      ;
; 23.963 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.164      ; 1.229      ;
; 23.993 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.189      ;
; 24.004 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.158      ; 1.182      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 41.250 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 8.524      ;
; 41.251 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.259     ; 8.518      ;
; 41.251 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.259     ; 8.518      ;
; 41.302 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 8.472      ;
; 41.303 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.259     ; 8.466      ;
; 41.303 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.259     ; 8.466      ;
; 41.328 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 8.455      ;
; 41.329 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 8.449      ;
; 41.329 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 8.449      ;
; 41.542 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.249     ; 8.237      ;
; 41.543 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 8.231      ;
; 41.543 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 8.231      ;
; 41.555 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 8.228      ;
; 41.556 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 8.222      ;
; 41.556 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 8.222      ;
; 41.594 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.249     ; 8.185      ;
; 41.595 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 8.179      ;
; 41.595 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 8.179      ;
; 41.607 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 8.176      ;
; 41.608 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 8.170      ;
; 41.608 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 8.170      ;
; 41.620 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 8.168      ;
; 41.621 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 8.162      ;
; 41.621 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 8.162      ;
; 41.632 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 8.146      ;
; 41.633 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 8.140      ;
; 41.633 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 8.140      ;
; 41.633 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 8.159      ;
; 41.634 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.241     ; 8.153      ;
; 41.634 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.241     ; 8.153      ;
; 41.684 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 8.094      ;
; 41.685 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 8.088      ;
; 41.685 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 8.088      ;
; 41.710 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.241     ; 8.077      ;
; 41.711 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.246     ; 8.071      ;
; 41.711 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.246     ; 8.071      ;
; 42.152 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 7.638      ;
; 42.153 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 7.632      ;
; 42.153 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 7.632      ;
; 42.204 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 7.586      ;
; 42.205 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 7.580      ;
; 42.205 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 7.580      ;
; 42.230 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 7.569      ;
; 42.231 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 7.563      ;
; 42.231 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 7.563      ;
; 42.266 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.268     ; 7.494      ;
; 42.267 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.273     ; 7.488      ;
; 42.267 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.273     ; 7.488      ;
; 42.280 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.269     ; 7.479      ;
; 42.281 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.274     ; 7.473      ;
; 42.281 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.274     ; 7.473      ;
; 42.352 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 7.786      ;
; 42.353 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.105      ; 7.780      ;
; 42.353 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.105      ; 7.780      ;
; 42.398 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 7.392      ;
; 42.399 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 7.386      ;
; 42.399 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 7.386      ;
; 42.437 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.241     ; 7.350      ;
; 42.438 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.246     ; 7.344      ;
; 42.438 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.246     ; 7.344      ;
; 42.450 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 7.340      ;
; 42.451 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 7.334      ;
; 42.451 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 7.334      ;
; 42.476 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 7.323      ;
; 42.477 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 7.317      ;
; 42.477 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 7.317      ;
; 42.489 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.241     ; 7.298      ;
; 42.490 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.246     ; 7.292      ;
; 42.490 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.246     ; 7.292      ;
; 42.515 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.232     ; 7.281      ;
; 42.516 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.237     ; 7.275      ;
; 42.516 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.237     ; 7.275      ;
; 42.558 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.263     ; 7.207      ;
; 42.559 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.268     ; 7.201      ;
; 42.559 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.268     ; 7.201      ;
; 42.571 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.259     ; 7.198      ;
; 42.572 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.264     ; 7.192      ;
; 42.572 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.264     ; 7.192      ;
; 42.572 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.264     ; 7.192      ;
; 42.573 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.269     ; 7.186      ;
; 42.573 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.269     ; 7.186      ;
; 42.585 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.260     ; 7.183      ;
; 42.586 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 7.177      ;
; 42.586 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 7.177      ;
; 42.644 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.115      ; 7.499      ;
; 42.645 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 7.493      ;
; 42.645 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.110      ; 7.493      ;
; 42.648 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.264     ; 7.116      ;
; 42.649 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.269     ; 7.110      ;
; 42.649 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.269     ; 7.110      ;
; 42.651 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.253     ; 7.124      ;
; 42.652 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.258     ; 7.118      ;
; 42.652 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.258     ; 7.118      ;
; 42.657 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.119      ; 7.490      ;
; 42.658 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.114      ; 7.484      ;
; 42.658 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.114      ; 7.484      ;
; 42.662 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.265     ; 7.101      ;
; 42.663 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 7.095      ;
; 42.663 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.270     ; 7.095      ;
; 42.692 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[90] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 7.084      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.004 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.633      ; 2.699      ;
; -1.934 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.654      ; 2.790      ;
; -1.874 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.004      ; 3.200      ;
; -1.872 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.988      ; 3.186      ;
; -1.867 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.004      ; 3.207      ;
; -1.806 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.988      ; 3.252      ;
; -1.717 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.666      ; 3.019      ;
; -1.711 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.932      ; 3.291      ;
; -1.684 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.653      ; 3.039      ;
; -1.681 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.653      ; 3.042      ;
; -1.679 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.637      ; 3.028      ;
; -1.675 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.664      ; 3.059      ;
; -1.667 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.996      ; 3.399      ;
; -1.667 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.004      ; 3.407      ;
; -1.631 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.988      ; 3.427      ;
; -1.607 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.637      ; 3.100      ;
; -1.600 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.645      ; 3.115      ;
; -1.568 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.666      ; 3.168      ;
; -1.540 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.282      ; 3.812      ;
; -1.500 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.004      ; 3.574      ;
; -1.498 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.988      ; 3.560      ;
; -1.491 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.004      ; 3.583      ;
; -1.490 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.996      ; 3.576      ;
; -1.489 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.988      ; 3.569      ;
; -1.430 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.645      ; 3.285      ;
; -1.429 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.998      ; 3.639      ;
; -1.420 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.806      ; 3.456      ;
; -1.379 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.918      ; 3.609      ;
; -1.374 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.848      ; 3.673      ;
; -1.363 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.998      ; 3.705      ;
; -1.348 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.187      ; 3.909      ;
; -1.306 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.630      ; 3.394      ;
; -1.288 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.660      ; 3.442      ;
; -1.253 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.647      ; 3.464      ;
; -1.249 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.156      ; 3.977      ;
; -1.243 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.996      ; 3.823      ;
; -1.236 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.647      ; 3.481      ;
; -1.206 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.004      ; 3.868      ;
; -1.196 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.666      ; 3.540      ;
; -1.188 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.998      ; 3.880      ;
; -1.188 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.317      ; 2.699      ;
; -1.164 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.647      ; 3.553      ;
; -1.163 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.671      ; 3.578      ;
; -1.151 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.996      ; 3.915      ;
; -1.148 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.664      ; 3.586      ;
; -1.142 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.024      ; 3.952      ;
; -1.132 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.938      ; 3.876      ;
; -1.121 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.669      ; 3.618      ;
; -1.120 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.002      ; 3.952      ;
; -1.118 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.338      ; 2.790      ;
; -1.090 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.936      ; 3.916      ;
; -1.088 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.792      ; 3.774      ;
; -1.074 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.997      ; 3.993      ;
; -1.058 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.688      ; 3.200      ;
; -1.056 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.672      ; 3.186      ;
; -1.055 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.998      ; 4.013      ;
; -1.051 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.688      ; 3.207      ;
; -1.046 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.998      ; 4.022      ;
; -1.038 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.843      ; 3.875      ;
; -1.037 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.162      ; 4.195      ;
; -1.032 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.996      ; 4.034      ;
; -1.017 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.016      ; 4.069      ;
; -1.017 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.532      ; 3.714      ;
; -1.016 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[20] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.633      ; 3.687      ;
; -1.014 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.671      ; 3.727      ;
; -0.997 ; mips:mips_cpu|datapath:dp|flopr:idex|q[149] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.666      ; 3.739      ;
; -0.995 ; mips:mips_cpu|datapath:dp|flopr:idex|q[176] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.660      ; 3.735      ;
; -0.990 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.672      ; 3.252      ;
; -0.983 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.938      ; 4.025      ;
; -0.980 ; mips:mips_cpu|datapath:dp|flopr:idex|q[178] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.658      ; 3.748      ;
; -0.971 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.841      ; 3.940      ;
; -0.957 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.644      ; 3.757      ;
; -0.956 ; mips:mips_cpu|datapath:dp|flopr:idex|q[180] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.663      ; 3.777      ;
; -0.954 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.810      ; 3.926      ;
; -0.954 ; mips:mips_cpu|datapath:dp|flopr:idex|q[152] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.664      ; 3.780      ;
; -0.951 ; mips:mips_cpu|datapath:dp|flopr:idex|q[179] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.658      ; 3.777      ;
; -0.925 ; mips:mips_cpu|datapath:dp|flopr:idex|q[175] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.701      ; 3.846      ;
; -0.924 ; mips:mips_cpu|datapath:dp|flopr:idex|q[177] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.701      ; 3.847      ;
; -0.906 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.697      ; 3.861      ;
; -0.904 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.808      ; 3.974      ;
; -0.901 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.350      ; 3.019      ;
; -0.897 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.652      ; 3.825      ;
; -0.895 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.616      ; 3.291      ;
; -0.891 ; mips:mips_cpu|datapath:dp|flopr:idex|q[151] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.653      ; 3.832      ;
; -0.878 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.004      ; 4.196      ;
; -0.874 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.837      ; 4.033      ;
; -0.873 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.708      ; 3.905      ;
; -0.873 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.843      ; 4.040      ;
; -0.868 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.337      ; 3.039      ;
; -0.867 ; mips:mips_cpu|datapath:dp|flopr:idex|q[154] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.667      ; 3.870      ;
; -0.865 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.337      ; 3.042      ;
; -0.863 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.670      ; 3.877      ;
; -0.863 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.321      ; 3.028      ;
; -0.859 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.348      ; 3.059      ;
; -0.853 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.848      ; 3.714      ;
; -0.852 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.856      ; 4.203      ;
; -0.851 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.680      ; 3.399      ;
; -0.851 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.688      ; 3.407      ;
; -0.841 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.812      ; 4.041      ;
; -0.836 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.675      ; 3.909      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; GPIO:uGPIO|SW_StatusR[0]                     ; GPIO:uGPIO|SW_StatusR[0]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; TimerCounter:Timer|StatusR[0]                ; TimerCounter:Timer|StatusR[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[8]                     ; GPIO:uGPIO|SW_StatusR[8]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[1]                     ; GPIO:uGPIO|SW_StatusR[1]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[4]                     ; GPIO:uGPIO|SW_StatusR[4]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[2]                     ; GPIO:uGPIO|SW_StatusR[2]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|BUTTON_StatusR[1]                 ; GPIO:uGPIO|BUTTON_StatusR[1]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|BUTTON_StatusR[2]                 ; GPIO:uGPIO|BUTTON_StatusR[2]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[5]                     ; GPIO:uGPIO|SW_StatusR[5]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[7]                     ; GPIO:uGPIO|SW_StatusR[7]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[6]                     ; GPIO:uGPIO|SW_StatusR[6]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[9]                     ; GPIO:uGPIO|SW_StatusR[9]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[3]                     ; GPIO:uGPIO|SW_StatusR[3]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.371 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.589      ;
; 0.371 ; GPIO:uGPIO|pulse_gen:button1|c_state.S0      ; GPIO:uGPIO|pulse_gen:button1|c_state.S1    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.589      ;
; 0.371 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:button2|c_state.S11     ; GPIO:uGPIO|pulse_gen:button2|c_state.S12   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:button2|c_state.S0      ; GPIO:uGPIO|pulse_gen:button2|c_state.S1    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw1|c_state.S11       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:button2|c_state.S9      ; GPIO:uGPIO|pulse_gen:button2|c_state.S10   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S9        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S9        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S13         ; GPIO:uGPIO|pulse_gen:sw8|c_state.S14       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11     ; GPIO:uGPIO|pulse_gen:button1|c_state.S12   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S9      ; GPIO:uGPIO|pulse_gen:button1|c_state.S10   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S4      ; GPIO:uGPIO|pulse_gen:button1|c_state.S5    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S6      ; GPIO:uGPIO|pulse_gen:button2|c_state.S7    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S5      ; GPIO:uGPIO|pulse_gen:button2|c_state.S6    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2      ; GPIO:uGPIO|pulse_gen:button2|c_state.S3    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S1      ; GPIO:uGPIO|pulse_gen:button2|c_state.S2    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S12     ; GPIO:uGPIO|pulse_gen:button1|c_state.S13   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6      ; GPIO:uGPIO|pulse_gen:button1|c_state.S7    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S3      ; GPIO:uGPIO|pulse_gen:button1|c_state.S4    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button2|c_state.S8      ; GPIO:uGPIO|pulse_gen:button2|c_state.S9    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button2|c_state.S4      ; GPIO:uGPIO|pulse_gen:button2|c_state.S5    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:button1|c_state.S7      ; GPIO:uGPIO|pulse_gen:button1|c_state.S8    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1] ; mips:mips_cpu|datapath:dp|flopr:idex|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
+-------+----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.245 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.428      ; 0.880      ;
; 50.286 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 0.917      ;
; 50.301 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.416      ; 0.924      ;
; 50.561 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.432      ; 1.200      ;
; 50.597 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.073      ; 0.877      ;
; 50.623 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.070      ; 0.900      ;
; 50.634 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 0.903      ;
; 50.639 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.070      ; 0.916      ;
; 50.642 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.072      ; 0.921      ;
; 50.734 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.432      ; 1.373      ;
; 50.738 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.412      ; 1.357      ;
; 50.748 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.428      ; 1.383      ;
; 50.829 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.424      ; 1.460      ;
; 50.869 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 1.116      ;
; 50.875 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.073      ; 1.155      ;
; 50.875 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.069      ; 1.151      ;
; 50.880 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.076      ; 1.163      ;
; 50.886 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.070      ; 1.163      ;
; 50.943 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.417      ; 1.567      ;
; 50.964 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.418      ; 1.589      ;
; 50.997 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.405      ; 1.609      ;
; 51.039 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.418      ; 1.664      ;
; 51.080 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.034      ; 1.321      ;
; 51.117 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.388      ;
; 51.123 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 1.368      ;
; 51.125 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.070      ; 1.402      ;
; 51.132 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.383      ;
; 51.133 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.068      ; 1.408      ;
; 51.142 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.034      ; 1.383      ;
; 51.151 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 1.419      ;
; 51.152 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.410      ;
; 51.152 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.065      ; 1.424      ;
; 51.160 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.067      ; 1.434      ;
; 51.170 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.075      ; 1.452      ;
; 51.178 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.063      ; 1.448      ;
; 51.178 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.418      ; 1.803      ;
; 51.193 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.408      ; 1.808      ;
; 51.205 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.075      ; 1.487      ;
; 51.264 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.896      ;
; 51.279 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.073      ; 1.559      ;
; 51.281 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.425      ; 1.913      ;
; 51.307 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.422      ; 1.936      ;
; 51.319 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 1.564      ;
; 51.322 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 1.586      ;
; 51.346 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.072      ; 1.625      ;
; 51.408 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.432      ; 2.047      ;
; 51.412 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.683      ;
; 51.513 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 1.778      ;
; 51.520 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 2.147      ;
; 51.529 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 1.789      ;
; 51.541 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 1.810      ;
; 51.561 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 1.825      ;
; 51.564 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 1.829      ;
; 51.591 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 1.836      ;
; 51.604 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.074      ; 1.885      ;
; 51.654 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.104      ; 1.965      ;
; 51.661 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.919      ;
; 51.672 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.930      ;
; 51.672 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.930      ;
; 51.673 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.928      ;
; 51.675 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.930      ;
; 51.676 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.929      ;
; 51.683 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.941      ;
; 51.720 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.072      ; 1.999      ;
; 51.739 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.067      ; 2.013      ;
; 51.739 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.063      ; 2.009      ;
; 51.767 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 2.035      ;
; 51.811 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 2.055      ;
; 51.872 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 2.127      ;
; 51.879 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 2.137      ;
; 51.894 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 2.141      ;
; 51.902 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 2.160      ;
; 51.902 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.034      ; 2.143      ;
; 51.905 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.071      ; 2.183      ;
; 51.906 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 2.164      ;
; 51.925 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 2.172      ;
; 51.926 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 2.179      ;
; 51.929 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.069      ; 2.205      ;
; 51.930 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.034      ; 2.171      ;
; 51.937 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 2.182      ;
; 51.953 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 2.204      ;
; 52.011 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 2.277      ;
; 52.017 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.021      ; 2.245      ;
; 52.026 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.025      ; 2.258      ;
; 52.054 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 2.318      ;
; 52.063 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 2.327      ;
; 52.075 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.074      ; 2.356      ;
; 52.089 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.418      ; 2.714      ;
; 52.096 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.717      ;
; 52.108 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 2.361      ;
; 52.126 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 2.381      ;
; 52.133 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.067      ; 2.407      ;
; 52.164 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.067      ; 2.438      ;
; 52.165 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 2.431      ;
; 52.165 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.065      ; 2.437      ;
; 52.181 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.063      ; 2.451      ;
; 52.191 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 2.459      ;
; 52.193 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.068      ; 2.468      ;
; 52.242 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 2.493      ;
; 52.337 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.072      ; 2.616      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.421 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.084      ;
; 75.432 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 1.099      ;
; 75.450 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.121      ;
; 75.451 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.114      ;
; 75.460 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.465      ; 1.132      ;
; 75.670 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 1.339      ;
; 75.672 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.345      ;
; 75.689 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 1.373      ;
; 75.719 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.469      ; 1.395      ;
; 75.722 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 1.389      ;
; 75.743 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 1.418      ;
; 75.746 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 1.413      ;
; 75.746 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 1.429      ;
; 75.797 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.479      ; 1.483      ;
; 75.831 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.119      ; 1.157      ;
; 75.919 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 1.596      ;
; 75.930 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 1.599      ;
; 75.939 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 1.606      ;
; 75.943 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 1.627      ;
; 75.945 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 1.629      ;
; 75.950 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 1.617      ;
; 75.984 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.664      ;
; 75.987 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.650      ;
; 75.988 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.668      ;
; 76.017 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.123      ; 1.347      ;
; 76.042 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.479      ; 1.728      ;
; 76.054 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 1.734      ;
; 76.093 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.766      ;
; 76.117 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.119      ; 1.443      ;
; 76.117 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.482      ; 1.806      ;
; 76.119 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.782      ;
; 76.143 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.460      ; 1.810      ;
; 76.159 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.123      ; 1.489      ;
; 76.212 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.885      ;
; 76.253 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 1.937      ;
; 76.265 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.474      ; 1.946      ;
; 76.266 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 1.939      ;
; 76.271 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 1.948      ;
; 76.272 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.474      ; 1.953      ;
; 76.280 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.472      ; 1.959      ;
; 76.292 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 1.961      ;
; 76.301 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.464      ; 1.972      ;
; 76.330 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 2.007      ;
; 76.332 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.136      ; 1.675      ;
; 76.355 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 2.030      ;
; 76.367 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.472      ; 2.046      ;
; 76.368 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.479      ; 2.054      ;
; 76.378 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.482      ; 2.067      ;
; 76.388 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 2.063      ;
; 76.391 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.474      ; 2.072      ;
; 76.459 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 2.139      ;
; 76.471 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 2.148      ;
; 76.489 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 2.164      ;
; 76.492 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.165      ;
; 76.574 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 2.251      ;
; 76.581 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.472      ; 2.260      ;
; 76.600 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.273      ;
; 76.624 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 2.304      ;
; 76.667 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.479      ; 2.353      ;
; 76.677 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 2.357      ;
; 76.692 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.474      ; 2.373      ;
; 76.705 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.476      ; 2.388      ;
; 76.707 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.472      ; 2.386      ;
; 76.733 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 2.402      ;
; 76.779 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.479      ; 2.465      ;
; 76.810 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.136      ; 2.153      ;
; 76.821 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.133      ; 2.161      ;
; 76.842 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.477      ; 2.526      ;
; 76.852 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.131      ; 2.190      ;
; 76.855 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.129      ; 2.191      ;
; 76.857 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.136      ; 2.200      ;
; 76.924 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 2.604      ;
; 76.967 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 2.642      ;
; 76.991 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 2.664      ;
; 77.003 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.475      ; 2.685      ;
; 77.110 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.136      ; 2.453      ;
; 77.140 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.131      ; 2.478      ;
; 77.175 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.133      ; 2.515      ;
; 77.204 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.473      ; 2.884      ;
; 77.210 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.471      ; 2.888      ;
; 77.248 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.470      ; 2.925      ;
; 77.276 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.468      ; 2.951      ;
; 77.299 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.125      ; 2.631      ;
; 77.442 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 3.111      ;
; 77.755 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.462      ; 3.424      ;
; 77.777 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.466      ; 3.450      ;
; 77.918 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.125      ; 3.250      ;
; 78.148 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.129      ; 3.484      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 96.748 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.157      ;
; 96.748 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[34]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.157      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[98]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.153      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.153      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.153      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.153      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[225]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[110]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[222]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[227]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[17]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.153      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[211]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.151      ;
; 96.752 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[213]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.084     ; 3.158      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[9]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 3.151      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[24]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[219]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 3.151      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[127]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[126]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[30]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[215]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 3.151      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[228]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[17]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 3.157      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[221]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 3.151      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[31]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[32]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[33]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[34]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[35]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[36]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[26]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[37]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[38]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[25]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[120]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[26]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 3.157      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[217]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[121]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 3.153      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[27]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[20]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 3.157      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 3.157      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[212]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 3.157      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 3.157      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[39]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[40]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[41]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[42]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 3.150      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[43]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[44]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[46]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[209]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[19]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[118]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[117]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[29]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[218]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[28]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[18]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.088     ; 3.154      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 3.155      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[207]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 3.151      ;
; 96.753 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[45]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.090     ; 3.152      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[26]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[28]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
; 96.758 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.083     ; 3.154      ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.284 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[220]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 2.911      ;
; 2.284 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[210]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 2.911      ;
; 2.284 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[230]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 2.911      ;
; 2.284 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 2.911      ;
; 2.297 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.909      ;
; 2.297 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.909      ;
; 2.297 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.909      ;
; 2.297 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.909      ;
; 2.301 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[163]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.910      ;
; 2.301 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.910      ;
; 2.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[172]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.913      ;
; 2.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[204]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.913      ;
; 2.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[108]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.913      ;
; 2.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.913      ;
; 2.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[34]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.913      ;
; 2.304 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.913      ;
; 2.306 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[52]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 2.919      ;
; 2.306 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 2.919      ;
; 2.306 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 2.919      ;
; 2.306 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 2.919      ;
; 2.306 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 2.919      ;
; 2.312 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[178]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.909      ;
; 2.314 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[27]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.911      ;
; 2.314 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.911      ;
; 2.314 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[23]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.911      ;
; 2.314 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.911      ;
; 2.319 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.911      ;
; 2.319 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.911      ;
; 2.319 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[18]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.911      ;
; 2.319 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[7]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.911      ;
; 2.319 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.911      ;
; 2.319 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 2.911      ;
; 2.323 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 2.905      ;
; 2.323 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[6]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 2.905      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.911      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[161]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.911      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[195]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 2.914      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[192]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 2.914      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[197]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 2.914      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[183]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 2.914      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.911      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.911      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[103]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.911      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.911      ;
; 2.325 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[83]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.911      ;
; 2.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.913      ;
; 2.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[150]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.913      ;
; 2.326 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[151]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.913      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.906      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.906      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.906      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.906      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.906      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 2.906      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.914      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[17]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.914      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[194]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 2.923      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[202]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 2.923      ;
; 2.327 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.914      ;
; 2.328 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.328 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[169]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.328 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[171]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.328 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[203]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.328 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.328 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.328 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[78]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 2.919      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 2.919      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[165]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 2.919      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[196]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.922      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[189]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.922      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 2.919      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 2.919      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 2.919      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[58]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.922      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[26]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.922      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 2.919      ;
; 2.329 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.922      ;
; 2.334 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[179]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 2.917      ;
; 2.334 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[184]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 2.917      ;
; 2.335 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 2.919      ;
; 2.335 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 2.919      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[74]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.917      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[72]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.917      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[54]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.914      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[191]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 2.919      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[8]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.917      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[9]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.917      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[49]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.914      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[47]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.914      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[15]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.914      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[22]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.914      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[53]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.914      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.914      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[40]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.917      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.914      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[17]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.914      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[42]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.917      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.917      ;
; 2.337 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 2.917      ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; 0.010 ; 0.010        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; 0.019 ; 0.019        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datad                ;
; 0.037 ; 0.037        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; 0.038 ; 0.038        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ;
; 0.038 ; 0.038        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ;
; 0.040 ; 0.040        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; 0.040 ; 0.040        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ;
; 0.040 ; 0.040        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; 0.040 ; 0.040        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ;
; 0.040 ; 0.040        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; 0.040 ; 0.040        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ;
; 0.041 ; 0.041        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ;
; 0.041 ; 0.041        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; 0.045 ; 0.045        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|combout        ;
; 0.045 ; 0.045        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|inclk[0]      ;
; 0.045 ; 0.045        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|outclk        ;
; 0.046 ; 0.046        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ;
; 0.046 ; 0.046        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; 0.046 ; 0.046        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; 0.046 ; 0.046        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; 0.047 ; 0.047        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ;
; 0.047 ; 0.047        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ;
; 0.047 ; 0.047        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ;
; 0.047 ; 0.047        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ;
; 0.047 ; 0.047        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ;
; 0.047 ; 0.047        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ;
; 0.048 ; 0.048        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ;
; 0.048 ; 0.048        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ;
; 0.048 ; 0.048        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ;
; 0.057 ; 0.057        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; 0.058 ; 0.058        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[26]|datad             ;
; 0.058 ; 0.058        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[27]|datad             ;
; 0.060 ; 0.060        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datad             ;
; 0.060 ; 0.060        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
; 0.060 ; 0.060        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[12]|datad             ;
; 0.060 ; 0.060        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[15]|datad             ;
; 0.060 ; 0.060        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[29]|datad             ;
; 0.060 ; 0.060        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; 0.061 ; 0.061        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; 0.061 ; 0.061        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; 0.063 ; 0.063        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|datab          ;
; 0.065 ; 0.065        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datac             ;
; 0.066 ; 0.066        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; 0.066 ; 0.066        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; 0.066 ; 0.066        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.066 ; 0.066        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; 0.066 ; 0.066        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.066 ; 0.066        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.067 ; 0.067        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.067 ; 0.067        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.067 ; 0.067        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.067 ; 0.067        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datad              ;
; 0.067 ; 0.067        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; 0.067 ; 0.067        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.068 ; 0.068        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datac             ;
; 0.068 ; 0.068        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; 0.068 ; 0.068        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.068 ; 0.068        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.069 ; 0.069        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.069 ; 0.069        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.070 ; 0.070        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.074 ; 0.074        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.075 ; 0.075        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.076 ; 0.076        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datac             ;
; 0.076 ; 0.076        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datac             ;
; 0.076 ; 0.076        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datac             ;
; 0.077 ; 0.077        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.077 ; 0.077        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datab              ;
; 0.079 ; 0.079        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.084 ; 0.084        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|dataa             ;
; 0.103 ; 0.103        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|combout        ;
; 0.191 ; 0.191        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|combout        ;
; 0.203 ; 0.203        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|dataa             ;
; 0.208 ; 0.208        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.209 ; 0.209        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.209 ; 0.209        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datab              ;
; 0.209 ; 0.209        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datac             ;
; 0.209 ; 0.209        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datac             ;
; 0.210 ; 0.210        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.211 ; 0.211        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datac             ;
; 0.213 ; 0.213        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.216 ; 0.216        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.217 ; 0.217        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.217 ; 0.217        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.218 ; 0.218        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datac             ;
; 0.218 ; 0.218        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; 0.218 ; 0.218        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.218 ; 0.218        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.218 ; 0.218        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datad              ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; 0.220 ; 0.220        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; 0.220 ; 0.220        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; 0.220 ; 0.220        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.220 ; 0.220        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.221 ; 0.221        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datac             ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.737 ; 49.967       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 49.994 ; 49.994       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.006 ; 50.006       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 49.998 ; 49.998       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------+
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:exmem|q[1] ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[22] ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[69] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[175] ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[177] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6]                        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S0         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S10        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S14        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S9         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S0         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S10        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S14        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S0         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S12        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S13        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S14        ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S7         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S8         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S9         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[0]              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[18]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[19]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[1]              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[21]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[22]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[23]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[4]              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[0]              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[10]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[11]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[12]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[13]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[14]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[15]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[16]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[17]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[18]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[19]             ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[1]              ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CounterR[20]             ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.604 ; 5.168 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.423 ; 5.002 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.533 ; 5.089 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.604 ; 5.168 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.741 ; 5.329 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.464 ; 5.044 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.482 ; 5.081 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.367 ; 4.949 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.514 ; 5.124 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.382 ; 4.962 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.741 ; 5.329 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.719 ; 5.312 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.370 ; 4.940 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.168 ; 4.703 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.621 ; 5.249 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -3.661 ; -4.203 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -3.720 ; -4.275 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -3.661 ; -4.203 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -3.696 ; -4.251 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -3.438 ; -3.935 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -3.642 ; -4.188 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.726 ; -4.271 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.658 ; -4.214 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -3.562 ; -4.096 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -3.438 ; -3.945 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -3.917 ; -4.479 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -3.897 ; -4.466 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -3.545 ; -4.087 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -3.445 ; -3.935 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -3.650 ; -4.196 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.470 ; 3.365 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.172 ; 3.060 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.212 ; 3.114 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.470 ; 3.365 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.445 ; 3.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.255 ; 3.166 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.448 ; 3.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.246 ; 3.155 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.267 ; 3.171 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.166 ; 3.069 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.200 ; 3.091 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.952 ; 2.855 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.983 ; 2.890 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.982 ; 2.884 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.939 ; 2.842 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.267 ; 3.171 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.593 ; 3.475 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.239 ; 3.132 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.055 ; 2.975 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.975 ; 2.878 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.181 ; 3.084 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.225 ; 3.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.083 ; 3.005 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.593 ; 3.475 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.568 ; 3.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.256 ; 3.140 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.555 ; 3.437 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.237 ; 3.136 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.240 ; 3.141 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.420 ; 3.314 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.401 ; 3.294 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.568 ; 3.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.675 ; 6.415 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.790 ; 4.712 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.767 ; 4.702 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.675 ; 6.415 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.154 ; 4.127 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.420 ; 4.349 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 4.369 ; 4.335 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 4.285 ; 4.199 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.354 ; 4.267 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.526 ; 4.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.394 ; 4.332 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.744 ; 2.631 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 2.744 ; 2.631 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.782 ; 2.683 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.030 ; 2.924 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.006 ; 2.911 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.823 ; 2.733 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.009 ; 2.911 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.814 ; 2.722 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.520 ; 2.421 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.738 ; 2.640 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.771 ; 2.661 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.533 ; 2.435 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.563 ; 2.468 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.561 ; 2.463 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.520 ; 2.421 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.836 ; 2.738 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.555 ; 2.458 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.809 ; 2.700 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.633 ; 2.551 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.555 ; 2.458 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 2.753 ; 2.655 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.796 ; 2.690 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.660 ; 2.580 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.149 ; 3.031 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.808 ; 2.706 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.827 ; 2.710 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.112 ; 2.993 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.808 ; 2.706 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.811 ; 2.711 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 2.983 ; 2.876 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 2.964 ; 2.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.125 ; 3.003 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.698 ; 3.666 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.307 ; 4.227 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.285 ; 4.218 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.191 ; 5.930 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.698 ; 3.666 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.953 ; 3.879 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.903 ; 3.865 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.824 ; 3.735 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.890 ; 3.801 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.055 ; 3.974 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.929 ; 3.864 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 80.93 MHz  ; 80.93 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 112.66 MHz ; 112.66 MHz      ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -7.512 ; -823.856      ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -6.528 ; -153.647      ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 21.489 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 42.060 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -1.661 ; -26.981       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.312  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.247 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.409 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 97.109 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.048 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 0.082  ; 0.000         ;
; CLOCK_50                                         ; 9.713  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.741 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.742 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.749 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                               ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -7.512 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.297     ; 3.660      ;
; -7.510 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.297     ; 3.658      ;
; -7.509 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.297     ; 3.657      ;
; -7.500 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.297     ; 3.648      ;
; -7.448 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.294     ; 3.599      ;
; -7.435 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.085     ; 3.795      ;
; -7.433 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.085     ; 3.793      ;
; -7.432 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.286     ; 3.591      ;
; -7.432 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.286     ; 3.591      ;
; -7.432 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.085     ; 3.792      ;
; -7.423 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.085     ; 3.783      ;
; -7.371 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.082     ; 3.734      ;
; -7.366 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.289     ; 3.522      ;
; -7.366 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.289     ; 3.522      ;
; -7.363 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.289     ; 3.519      ;
; -7.362 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.289     ; 3.518      ;
; -7.355 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.074     ; 3.726      ;
; -7.355 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.074     ; 3.726      ;
; -7.341 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.626     ; 3.660      ;
; -7.339 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.626     ; 3.658      ;
; -7.338 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.626     ; 3.657      ;
; -7.338 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.294     ; 3.489      ;
; -7.336 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.294     ; 3.487      ;
; -7.332 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.294     ; 3.483      ;
; -7.329 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.626     ; 3.648      ;
; -7.311 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.296     ; 3.460      ;
; -7.310 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.296     ; 3.459      ;
; -7.310 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.296     ; 3.459      ;
; -7.309 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.296     ; 3.458      ;
; -7.289 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.077     ; 3.657      ;
; -7.289 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.077     ; 3.657      ;
; -7.286 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.077     ; 3.654      ;
; -7.285 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.077     ; 3.653      ;
; -7.277 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.623     ; 3.599      ;
; -7.264 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.414     ; 3.795      ;
; -7.262 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.414     ; 3.793      ;
; -7.261 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.615     ; 3.591      ;
; -7.261 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.615     ; 3.591      ;
; -7.261 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.414     ; 3.792      ;
; -7.261 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.082     ; 3.624      ;
; -7.259 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.082     ; 3.622      ;
; -7.255 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.082     ; 3.618      ;
; -7.252 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.414     ; 3.783      ;
; -7.234 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.084     ; 3.595      ;
; -7.233 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.084     ; 3.594      ;
; -7.233 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.084     ; 3.594      ;
; -7.232 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.084     ; 3.593      ;
; -7.223 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.289     ; 3.379      ;
; -7.221 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.289     ; 3.377      ;
; -7.218 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.289     ; 3.374      ;
; -7.218 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.289     ; 3.374      ;
; -7.217 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.289     ; 3.373      ;
; -7.200 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 3.734      ;
; -7.195 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.618     ; 3.522      ;
; -7.195 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.618     ; 3.522      ;
; -7.192 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.618     ; 3.519      ;
; -7.191 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.618     ; 3.518      ;
; -7.191 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.053     ; 3.583      ;
; -7.189 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.053     ; 3.581      ;
; -7.188 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.053     ; 3.580      ;
; -7.188 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.051     ; 3.582      ;
; -7.186 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.051     ; 3.580      ;
; -7.185 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.051     ; 3.579      ;
; -7.184 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.403     ; 3.726      ;
; -7.184 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.403     ; 3.726      ;
; -7.180 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[15]   ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.281     ; 3.344      ;
; -7.179 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.053     ; 3.571      ;
; -7.176 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.051     ; 3.570      ;
; -7.173 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.221     ; 3.397      ;
; -7.172 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.215     ; 3.402      ;
; -7.171 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.221     ; 3.395      ;
; -7.170 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.221     ; 3.394      ;
; -7.170 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.215     ; 3.400      ;
; -7.169 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.215     ; 3.399      ;
; -7.168 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.060     ; 3.553      ;
; -7.167 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.623     ; 3.489      ;
; -7.166 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.060     ; 3.551      ;
; -7.165 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.623     ; 3.487      ;
; -7.165 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.060     ; 3.550      ;
; -7.161 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.623     ; 3.483      ;
; -7.161 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.087     ; 3.519      ;
; -7.161 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.221     ; 3.385      ;
; -7.160 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.215     ; 3.390      ;
; -7.159 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.087     ; 3.517      ;
; -7.158 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.087     ; 3.516      ;
; -7.156 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.060     ; 3.541      ;
; -7.156 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.202     ; 3.399      ;
; -7.154 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.202     ; 3.397      ;
; -7.153 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.202     ; 3.396      ;
; -7.149 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.087     ; 3.507      ;
; -7.146 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.077     ; 3.514      ;
; -7.144 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.982     ; 3.607      ;
; -7.144 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.077     ; 3.512      ;
; -7.144 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.202     ; 3.387      ;
; -7.142 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.982     ; 3.605      ;
; -7.141 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.077     ; 3.509      ;
; -7.141 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.077     ; 3.509      ;
; -7.140 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.625     ; 3.460      ;
; -7.140 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[16] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.982     ; 3.603      ;
; -7.140 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.062     ; 3.523      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -6.528 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.888      ;
; -6.430 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.791      ;
; -6.389 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.750      ;
; -6.354 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.715      ;
; -6.307 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.668      ;
; -6.298 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.659      ;
; -6.277 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.637      ;
; -6.276 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.637      ;
; -6.275 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.635      ;
; -6.250 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.610      ;
; -6.219 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.579      ;
; -6.206 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.566      ;
; -6.191 ; mips:mips_cpu|controller:c|flopr:memwb|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.551      ;
; -6.184 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.544      ;
; -6.144 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.504      ;
; -6.098 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.459      ;
; -6.098 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.459      ;
; -6.083 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.444      ;
; -6.034 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.155      ; 7.053      ;
; -6.006 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.489      ; 7.359      ;
; -5.998 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.358      ;
; -5.952 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.313      ;
; -5.940 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.496      ; 7.300      ;
; -5.926 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.888      ;
; -5.926 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.481      ; 7.271      ;
; -5.913 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.155      ; 6.932      ;
; -5.890 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.481      ; 7.235      ;
; -5.870 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.481      ; 7.215      ;
; -5.828 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.599      ; 7.791      ;
; -5.827 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.853      ;
; -5.822 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.497      ; 7.183      ;
; -5.787 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.599      ; 7.750      ;
; -5.784 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.131      ; 6.779      ;
; -5.763 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.481      ; 7.108      ;
; -5.754 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.481      ; 7.099      ;
; -5.752 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.599      ; 7.715      ;
; -5.747 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[87] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.490      ; 7.101      ;
; -5.719 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.489      ; 7.072      ;
; -5.705 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.599      ; 7.668      ;
; -5.696 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.599      ; 7.659      ;
; -5.675 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.637      ;
; -5.674 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.599      ; 7.637      ;
; -5.673 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.635      ;
; -5.662 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.481      ; 7.007      ;
; -5.648 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.610      ;
; -5.628 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.485      ; 6.977      ;
; -5.617 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.579      ;
; -5.605 ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.155      ; 6.624      ;
; -5.604 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.566      ;
; -5.599 ; mips:mips_cpu|datapath:dp|flopr:idex|q[164] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.160      ; 6.623      ;
; -5.593 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[90] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.485      ; 6.942      ;
; -5.589 ; mips:mips_cpu|controller:c|flopr:memwb|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.551      ;
; -5.584 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[73] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.489      ; 6.937      ;
; -5.583 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.491      ; 6.938      ;
; -5.582 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.544      ;
; -5.571 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.137      ; 6.572      ;
; -5.542 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.504      ;
; -5.530 ; mips:mips_cpu|datapath:dp|flopr:idex|q[168] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.486      ; 6.880      ;
; -5.526 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.137      ; 6.527      ;
; -5.518 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.544      ;
; -5.514 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.540      ;
; -5.502 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[76] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.528      ;
; -5.496 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.599      ; 7.459      ;
; -5.496 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.599      ; 7.459      ;
; -5.481 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.599      ; 7.444      ;
; -5.475 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.192      ; 6.531      ;
; -5.471 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.497      ;
; -5.458 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.493      ; 6.815      ;
; -5.432 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.257      ; 7.053      ;
; -5.410 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[57] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.166      ; 6.440      ;
; -5.407 ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.156      ; 6.427      ;
; -5.406 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[71] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.432      ;
; -5.404 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.591      ; 7.359      ;
; -5.399 ; mips:mips_cpu|datapath:dp|flopr:idex|q[165] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.154      ; 6.417      ;
; -5.396 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.358      ;
; -5.377 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[72] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.403      ;
; -5.366 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.137      ; 6.367      ;
; -5.360 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[80] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.493      ; 6.717      ;
; -5.350 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.599      ; 7.313      ;
; -5.348 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[93] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.485      ; 6.697      ;
; -5.345 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.371      ;
; -5.338 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.598      ; 7.300      ;
; -5.333 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[48] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.166      ; 6.363      ;
; -5.324 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.583      ; 7.271      ;
; -5.320 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.154      ; 6.338      ;
; -5.319 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.493      ; 6.676      ;
; -5.311 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.257      ; 6.932      ;
; -5.291 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.485      ; 6.640      ;
; -5.288 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.583      ; 7.235      ;
; -5.283 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.168      ; 6.315      ;
; -5.275 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[38] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.301      ;
; -5.273 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[85] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.493      ; 6.630      ;
; -5.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.298      ;
; -5.268 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.583      ; 7.215      ;
; -5.262 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.508      ; 8.491      ;
; -5.262 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[87] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.485      ; 6.611      ;
; -5.260 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[95] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.286      ;
; -5.254 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.125      ; 6.243      ;
; -5.245 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.167      ; 6.276      ;
; -5.245 ; mips:mips_cpu|datapath:dp|flopr:idex|q[104] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.162      ; 6.271      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 21.489 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.179     ; 3.352      ;
; 21.711 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.182     ; 3.127      ;
; 21.853 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 3.307      ;
; 21.875 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 3.282      ;
; 22.171 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 2.986      ;
; 22.307 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 2.855      ;
; 22.313 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.182     ; 2.525      ;
; 22.322 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.146      ; 2.844      ;
; 22.338 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 2.826      ;
; 22.395 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 2.773      ;
; 22.433 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 2.412      ;
; 22.460 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.177     ; 2.383      ;
; 22.487 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.174     ; 2.359      ;
; 22.557 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 2.612      ;
; 22.585 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 2.575      ;
; 22.610 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 2.552      ;
; 22.664 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.501      ;
; 22.692 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.479      ;
; 22.725 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.179     ; 2.116      ;
; 22.728 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.177     ; 2.115      ;
; 22.739 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.171     ; 2.110      ;
; 22.765 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.175     ; 2.080      ;
; 22.768 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 2.405      ;
; 22.785 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.174     ; 2.061      ;
; 22.828 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 2.329      ;
; 22.846 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.321      ;
; 22.847 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.324      ;
; 22.866 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 2.303      ;
; 22.898 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 2.274      ;
; 22.908 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 2.260      ;
; 22.945 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.220      ;
; 22.956 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 2.206      ;
; 22.972 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.195      ;
; 22.981 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.184      ;
; 23.063 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 2.097      ;
; 23.066 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 2.096      ;
; 23.081 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 2.083      ;
; 23.106 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 2.059      ;
; 23.132 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 2.037      ;
; 23.133 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 2.031      ;
; 23.151 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.016      ;
; 23.171 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.991      ;
; 23.190 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.157      ; 1.987      ;
; 23.192 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 1.973      ;
; 23.197 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 1.978      ;
; 23.227 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.935      ;
; 23.236 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.171     ; 1.613      ;
; 23.237 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.920      ;
; 23.244 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.923      ;
; 23.260 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.909      ;
; 23.261 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.899      ;
; 23.262 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.898      ;
; 23.268 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.896      ;
; 23.276 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.893      ;
; 23.282 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.150      ; 1.888      ;
; 23.368 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.184     ; 1.468      ;
; 23.389 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.763      ;
; 23.409 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.187     ; 1.424      ;
; 23.421 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.135      ; 1.734      ;
; 23.439 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.735      ;
; 23.444 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.718      ;
; 23.455 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.152      ; 1.717      ;
; 23.473 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 1.695      ;
; 23.509 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.184     ; 1.327      ;
; 23.538 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.145      ; 1.627      ;
; 23.547 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.605      ;
; 23.547 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.148      ; 1.621      ;
; 23.582 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.135      ; 1.573      ;
; 23.585 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.588      ;
; 23.606 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.551      ;
; 23.610 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.549      ;
; 23.611 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.153      ; 1.562      ;
; 23.611 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.553      ;
; 23.708 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.187     ; 1.125      ;
; 23.729 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.155      ; 1.446      ;
; 23.759 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.398      ;
; 23.775 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.135      ; 1.380      ;
; 23.790 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.381      ;
; 23.792 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.372      ;
; 23.808 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.356      ;
; 23.837 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.150      ; 1.333      ;
; 23.857 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.302      ;
; 23.857 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.142      ; 1.305      ;
; 24.036 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.140      ; 1.124      ;
; 24.044 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.108      ;
; 24.065 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.141      ; 1.096      ;
; 24.071 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.135      ; 1.084      ;
; 24.077 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.075      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 42.060 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 7.722      ;
; 42.060 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.233     ; 7.727      ;
; 42.060 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 7.722      ;
; 42.064 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 7.718      ;
; 42.064 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.233     ; 7.723      ;
; 42.064 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 7.718      ;
; 42.112 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 7.673      ;
; 42.112 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.230     ; 7.678      ;
; 42.112 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 7.673      ;
; 42.339 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.232     ; 7.449      ;
; 42.339 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.227     ; 7.454      ;
; 42.339 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.232     ; 7.449      ;
; 42.343 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.232     ; 7.445      ;
; 42.343 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.227     ; 7.450      ;
; 42.343 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.232     ; 7.445      ;
; 42.348 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 7.443      ;
; 42.348 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 7.448      ;
; 42.348 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 7.443      ;
; 42.352 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 7.439      ;
; 42.352 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 7.444      ;
; 42.352 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 7.439      ;
; 42.391 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 7.400      ;
; 42.391 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 7.405      ;
; 42.391 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 7.400      ;
; 42.400 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.226     ; 7.394      ;
; 42.400 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.221     ; 7.399      ;
; 42.400 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.226     ; 7.394      ;
; 42.414 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 7.372      ;
; 42.414 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 7.377      ;
; 42.414 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 7.372      ;
; 42.418 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 7.368      ;
; 42.418 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 7.373      ;
; 42.418 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 7.368      ;
; 42.466 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.231     ; 7.323      ;
; 42.466 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.226     ; 7.328      ;
; 42.466 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.231     ; 7.323      ;
; 42.902 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 6.894      ;
; 42.902 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.219     ; 6.899      ;
; 42.902 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 6.894      ;
; 42.906 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 6.890      ;
; 42.906 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.219     ; 6.895      ;
; 42.906 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 6.890      ;
; 42.954 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.221     ; 6.845      ;
; 42.954 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.216     ; 6.850      ;
; 42.954 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.221     ; 6.845      ;
; 42.968 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.259     ; 6.793      ;
; 42.968 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.254     ; 6.798      ;
; 42.968 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.259     ; 6.793      ;
; 42.987 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.249     ; 6.784      ;
; 42.987 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.244     ; 6.789      ;
; 42.987 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.249     ; 6.784      ;
; 43.057 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.087      ; 7.050      ;
; 43.057 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.092      ; 7.055      ;
; 43.057 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.087      ; 7.050      ;
; 43.132 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.221     ; 6.667      ;
; 43.132 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.216     ; 6.672      ;
; 43.132 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.221     ; 6.667      ;
; 43.136 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.221     ; 6.663      ;
; 43.136 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.216     ; 6.668      ;
; 43.136 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.221     ; 6.663      ;
; 43.168 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.225     ; 6.627      ;
; 43.168 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 6.632      ;
; 43.168 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.225     ; 6.627      ;
; 43.172 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.225     ; 6.623      ;
; 43.172 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 6.628      ;
; 43.172 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.225     ; 6.623      ;
; 43.184 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.218     ; 6.618      ;
; 43.184 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.213     ; 6.623      ;
; 43.184 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.218     ; 6.618      ;
; 43.220 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.222     ; 6.578      ;
; 43.220 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.217     ; 6.583      ;
; 43.220 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.222     ; 6.578      ;
; 43.247 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.253     ; 6.520      ;
; 43.247 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.248     ; 6.525      ;
; 43.247 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.253     ; 6.520      ;
; 43.256 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 6.514      ;
; 43.256 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 6.519      ;
; 43.256 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 6.514      ;
; 43.266 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 6.511      ;
; 43.266 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 6.516      ;
; 43.266 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 6.511      ;
; 43.275 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 6.505      ;
; 43.275 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 6.510      ;
; 43.275 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 6.505      ;
; 43.322 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 6.443      ;
; 43.322 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 6.448      ;
; 43.322 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 6.443      ;
; 43.323 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 6.461      ;
; 43.323 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.231     ; 6.466      ;
; 43.323 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 6.461      ;
; 43.336 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.093      ; 6.777      ;
; 43.336 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.098      ; 6.782      ;
; 43.336 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.093      ; 6.777      ;
; 43.341 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 6.434      ;
; 43.341 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 6.439      ;
; 43.341 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 6.434      ;
; 43.345 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.096      ; 6.771      ;
; 43.345 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.101      ; 6.776      ;
; 43.345 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.096      ; 6.771      ;
; 43.363 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[90] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 6.421      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.661 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.041      ; 2.450      ;
; -1.621 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.059      ; 2.508      ;
; -1.563 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.372      ; 2.879      ;
; -1.561 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.372      ; 2.881      ;
; -1.515 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.357      ; 2.912      ;
; -1.476 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.357      ; 2.951      ;
; -1.435 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.071      ; 2.706      ;
; -1.417 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.303      ; 2.956      ;
; -1.411 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.059      ; 2.718      ;
; -1.390 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.364      ; 3.044      ;
; -1.387 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.372      ; 3.055      ;
; -1.350 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.069      ; 2.789      ;
; -1.346 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.059      ; 2.783      ;
; -1.344 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.044      ; 2.770      ;
; -1.326 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.044      ; 2.788      ;
; -1.304 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.357      ; 3.123      ;
; -1.290 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.071      ; 2.851      ;
; -1.275 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.051      ; 2.846      ;
; -1.268 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.616      ; 3.418      ;
; -1.218 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.364      ; 3.216      ;
; -1.195 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.360      ; 3.345      ;
; -1.178 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.372      ; 3.264      ;
; -1.171 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.372      ; 3.271      ;
; -1.166 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.357      ; 3.261      ;
; -1.164 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.357      ; 3.263      ;
; -1.157 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.051      ; 2.964      ;
; -1.150 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.201      ; 3.121      ;
; -1.125 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.284      ; 3.229      ;
; -1.124 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.540      ; 3.486      ;
; -1.115 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.366      ; 3.321      ;
; -1.089 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.366      ; 3.347      ;
; -1.036 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.031      ; 3.065      ;
; -1.033 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.066      ; 3.103      ;
; -1.025 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.052      ; 3.097      ;
; -1.010 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.514      ; 3.574      ;
; -0.982 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.071      ; 3.159      ;
; -0.974 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.309      ; 3.405      ;
; -0.944 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.053      ; 3.179      ;
; -0.939 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.053      ; 3.184      ;
; -0.937 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.364      ; 3.497      ;
; -0.936 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.372      ; 3.506      ;
; -0.931 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.076      ; 3.215      ;
; -0.915 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.366      ; 3.521      ;
; -0.911 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.069      ; 3.228      ;
; -0.894 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.370      ; 3.546      ;
; -0.889 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.307      ; 3.488      ;
; -0.887 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.031      ; 3.324      ;
; -0.873 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.393      ; 3.590      ;
; -0.866 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.364      ; 3.568      ;
; -0.858 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.182      ; 3.394      ;
; -0.855 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.233      ; 3.448      ;
; -0.847 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.365      ; 3.588      ;
; -0.846 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.521      ; 3.745      ;
; -0.846 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.074      ; 3.298      ;
; -0.832 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 3.712      ; 2.450      ;
; -0.829 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.309      ; 3.550      ;
; -0.804 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.384      ; 3.650      ;
; -0.798 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.364      ; 3.636      ;
; -0.792 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 3.730      ; 2.508      ;
; -0.786 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.076      ; 3.360      ;
; -0.773 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.204      ; 3.501      ;
; -0.771 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[20] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.041      ; 3.340      ;
; -0.766 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.366      ; 3.670      ;
; -0.766 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.231      ; 3.535      ;
; -0.765 ; mips:mips_cpu|datapath:dp|flopr:idex|q[176] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.066      ; 3.371      ;
; -0.765 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.368      ; 3.783      ;
; -0.764 ; mips:mips_cpu|datapath:dp|flopr:idex|q[149] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.071      ; 3.377      ;
; -0.764 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.366      ; 3.672      ;
; -0.743 ; mips:mips_cpu|datapath:dp|flopr:idex|q[178] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.056      ; 3.383      ;
; -0.736 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.360      ; 3.324      ;
; -0.734 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.043      ; 2.879      ;
; -0.732 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.043      ; 2.881      ;
; -0.726 ; mips:mips_cpu|datapath:dp|flopr:idex|q[179] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.063      ; 3.407      ;
; -0.722 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.227      ; 3.575      ;
; -0.716 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.207      ; 3.561      ;
; -0.712 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.233      ; 3.591      ;
; -0.707 ; mips:mips_cpu|datapath:dp|flopr:idex|q[175] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.103      ; 3.466      ;
; -0.706 ; mips:mips_cpu|datapath:dp|flopr:idex|q[152] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.069      ; 3.433      ;
; -0.706 ; mips:mips_cpu|datapath:dp|flopr:idex|q[180] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.069      ; 3.433      ;
; -0.705 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.050      ; 3.415      ;
; -0.693 ; mips:mips_cpu|datapath:dp|flopr:idex|q[177] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.103      ; 3.480      ;
; -0.690 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.052      ; 3.432      ;
; -0.686 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.028      ; 2.912      ;
; -0.684 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.202      ; 3.588      ;
; -0.679 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.097      ; 3.488      ;
; -0.675 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.298      ; 3.693      ;
; -0.675 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.108      ; 3.503      ;
; -0.666 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.372      ; 3.776      ;
; -0.659 ; mips:mips_cpu|datapath:dp|flopr:idex|q[154] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.072      ; 3.483      ;
; -0.656 ; mips:mips_cpu|datapath:dp|flopr:idex|q[151] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.059      ; 3.473      ;
; -0.651 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.075      ; 3.494      ;
; -0.648 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.107      ; 3.529      ;
; -0.647 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 4.028      ; 2.951      ;
; -0.644 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.233      ; 3.659      ;
; -0.642 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.065      ; 3.493      ;
; -0.637 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.225      ; 3.658      ;
; -0.631 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.205      ; 3.644      ;
; -0.630 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.204      ; 3.644      ;
; -0.619 ; mips:mips_cpu|datapath:dp|flopr:idex|q[153] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.069      ; 3.520      ;
; -0.606 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 3.742      ; 2.706      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+-------+----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; GPIO:uGPIO|SW_StatusR[0]                     ; GPIO:uGPIO|SW_StatusR[0]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; TimerCounter:Timer|StatusR[0]                ; TimerCounter:Timer|StatusR[0]              ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[8]                     ; GPIO:uGPIO|SW_StatusR[8]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[5]                     ; GPIO:uGPIO|SW_StatusR[5]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[7]                     ; GPIO:uGPIO|SW_StatusR[7]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[6]                     ; GPIO:uGPIO|SW_StatusR[6]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[1]                     ; GPIO:uGPIO|SW_StatusR[1]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[4]                     ; GPIO:uGPIO|SW_StatusR[4]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[9]                     ; GPIO:uGPIO|SW_StatusR[9]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[2]                     ; GPIO:uGPIO|SW_StatusR[2]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[3]                     ; GPIO:uGPIO|SW_StatusR[3]                   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|BUTTON_StatusR[1]                 ; GPIO:uGPIO|BUTTON_StatusR[1]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|BUTTON_StatusR[2]                 ; GPIO:uGPIO|BUTTON_StatusR[2]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.529      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:button1|c_state.S0      ; GPIO:uGPIO|pulse_gen:button1|c_state.S1    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.529      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.332 ; GPIO:uGPIO|pulse_gen:button2|c_state.S0      ; GPIO:uGPIO|pulse_gen:button2|c_state.S1    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.337 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:button2|c_state.S11     ; GPIO:uGPIO|pulse_gen:button2|c_state.S12   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S9        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw1|c_state.S11       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S9      ; GPIO:uGPIO|pulse_gen:button2|c_state.S10   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S5      ; GPIO:uGPIO|pulse_gen:button2|c_state.S6    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2      ; GPIO:uGPIO|pulse_gen:button2|c_state.S3    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S9        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S13         ; GPIO:uGPIO|pulse_gen:sw8|c_state.S14       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11     ; GPIO:uGPIO|pulse_gen:button1|c_state.S12   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S9      ; GPIO:uGPIO|pulse_gen:button1|c_state.S10   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S4      ; GPIO:uGPIO|pulse_gen:button1|c_state.S5    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button2|c_state.S8      ; GPIO:uGPIO|pulse_gen:button2|c_state.S9    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button2|c_state.S6      ; GPIO:uGPIO|pulse_gen:button2|c_state.S7    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button2|c_state.S4      ; GPIO:uGPIO|pulse_gen:button2|c_state.S5    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button2|c_state.S1      ; GPIO:uGPIO|pulse_gen:button2|c_state.S2    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1] ; mips:mips_cpu|datapath:dp|flopr:idex|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:button1|c_state.S12     ; GPIO:uGPIO|pulse_gen:button1|c_state.S13   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:button1|c_state.S7      ; GPIO:uGPIO|pulse_gen:button1|c_state.S8    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6      ; GPIO:uGPIO|pulse_gen:button1|c_state.S7    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; GPIO:uGPIO|pulse_gen:button1|c_state.S3      ; GPIO:uGPIO|pulse_gen:button1|c_state.S4    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0] ; mips:mips_cpu|datapath:dp|flopr:idex|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
+-------+----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.247 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.378      ; 0.814      ;
; 50.288 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.374      ; 0.851      ;
; 50.304 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 0.860      ;
; 50.538 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.382      ; 1.109      ;
; 50.562 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 0.810      ;
; 50.586 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 0.832      ;
; 50.599 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 0.846      ;
; 50.600 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 0.839      ;
; 50.603 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 0.851      ;
; 50.666 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.365      ; 1.220      ;
; 50.698 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.382      ; 1.269      ;
; 50.715 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.378      ; 1.282      ;
; 50.782 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.372      ; 1.343      ;
; 50.817 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 1.064      ;
; 50.817 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.024      ; 1.030      ;
; 50.821 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 1.070      ;
; 50.823 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.063      ; 1.075      ;
; 50.829 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 1.076      ;
; 50.897 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.368      ; 1.454      ;
; 50.929 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.369      ; 1.487      ;
; 50.949 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 1.495      ;
; 50.986 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.369      ; 1.544      ;
; 51.023 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.018      ; 1.230      ;
; 51.031 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 1.273      ;
; 51.039 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 1.285      ;
; 51.053 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 1.298      ;
; 51.057 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.022      ; 1.268      ;
; 51.058 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.027      ; 1.274      ;
; 51.069 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 1.311      ;
; 51.075 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.018      ; 1.282      ;
; 51.078 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.318      ;
; 51.079 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.032      ; 1.300      ;
; 51.080 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 1.331      ;
; 51.088 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 1.638      ;
; 51.094 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.049      ; 1.332      ;
; 51.100 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.341      ;
; 51.114 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.065      ; 1.368      ;
; 51.121 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.369      ; 1.679      ;
; 51.139 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.378      ; 1.706      ;
; 51.159 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.375      ; 1.723      ;
; 51.186 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.374      ; 1.749      ;
; 51.188 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 1.436      ;
; 51.237 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.022      ; 1.448      ;
; 51.245 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.480      ;
; 51.258 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 1.506      ;
; 51.297 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.382      ; 1.868      ;
; 51.311 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.554      ;
; 51.367 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 1.927      ;
; 51.401 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.638      ;
; 51.428 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.669      ;
; 51.428 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.661      ;
; 51.457 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.693      ;
; 51.459 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.696      ;
; 51.484 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.737      ;
; 51.494 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.022      ; 1.705      ;
; 51.538 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.090      ; 1.817      ;
; 51.549 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.035      ; 1.773      ;
; 51.558 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.035      ; 1.782      ;
; 51.560 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.031      ; 1.780      ;
; 51.561 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.032      ; 1.782      ;
; 51.561 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.035      ; 1.785      ;
; 51.563 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.031      ; 1.783      ;
; 51.575 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.028      ; 1.792      ;
; 51.595 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 1.845      ;
; 51.602 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 1.844      ;
; 51.603 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 1.849      ;
; 51.638 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.878      ;
; 51.686 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.027      ; 1.902      ;
; 51.737 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.031      ; 1.957      ;
; 51.745 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.032      ; 1.966      ;
; 51.751 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.024      ; 1.964      ;
; 51.762 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 2.011      ;
; 51.769 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.035      ; 1.993      ;
; 51.779 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.018      ; 1.986      ;
; 51.780 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.032      ; 2.001      ;
; 51.785 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 2.031      ;
; 51.791 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.024      ; 2.004      ;
; 51.796 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.028      ; 2.013      ;
; 51.806 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.018      ; 2.013      ;
; 51.813 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.022      ; 2.024      ;
; 51.833 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.027      ; 2.049      ;
; 51.854 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 2.093      ;
; 51.878 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 2.115      ;
; 51.879 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.006      ; 2.074      ;
; 51.882 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 2.441      ;
; 51.891 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.367      ; 2.447      ;
; 51.892 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.010      ; 2.091      ;
; 51.913 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 2.149      ;
; 51.918 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 2.168      ;
; 51.962 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.028      ; 2.179      ;
; 51.974 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.031      ; 2.194      ;
; 51.979 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 2.223      ;
; 51.998 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 2.243      ;
; 52.009 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 2.252      ;
; 52.014 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 2.256      ;
; 52.021 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.049      ; 2.259      ;
; 52.032 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 2.272      ;
; 52.037 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 2.283      ;
; 52.091 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.027      ; 2.307      ;
; 52.162 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 2.410      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.409 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.005      ;
; 75.421 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.411      ; 1.021      ;
; 75.435 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.040      ;
; 75.439 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.035      ;
; 75.449 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.053      ;
; 75.634 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.241      ;
; 75.638 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.241      ;
; 75.653 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.426      ; 1.268      ;
; 75.686 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.419      ; 1.294      ;
; 75.690 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.411      ; 1.290      ;
; 75.696 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.427      ; 1.312      ;
; 75.699 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.308      ;
; 75.709 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.310      ;
; 75.745 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.431      ; 1.365      ;
; 75.792 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.100      ; 1.081      ;
; 75.862 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.471      ;
; 75.872 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.414      ; 1.475      ;
; 75.876 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.429      ; 1.494      ;
; 75.890 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.491      ;
; 75.891 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.429      ; 1.509      ;
; 75.895 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.411      ; 1.495      ;
; 75.925 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.535      ;
; 75.928 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.524      ;
; 75.929 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.542      ;
; 75.956 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.104      ; 1.249      ;
; 75.985 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.428      ; 1.602      ;
; 75.989 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.602      ;
; 76.024 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.631      ;
; 76.043 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.429      ; 1.661      ;
; 76.048 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.100      ; 1.337      ;
; 76.058 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.654      ;
; 76.067 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.411      ; 1.667      ;
; 76.090 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.104      ; 1.383      ;
; 76.138 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 1.745      ;
; 76.174 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.426      ; 1.789      ;
; 76.181 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.425      ; 1.795      ;
; 76.185 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.790      ;
; 76.185 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.425      ; 1.799      ;
; 76.188 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.797      ;
; 76.201 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.422      ; 1.812      ;
; 76.209 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 1.811      ;
; 76.222 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 1.827      ;
; 76.245 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.117      ; 1.551      ;
; 76.247 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.857      ;
; 76.250 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.432      ; 1.871      ;
; 76.260 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 1.866      ;
; 76.274 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.423      ; 1.886      ;
; 76.277 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.431      ; 1.897      ;
; 76.293 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.902      ;
; 76.298 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 1.911      ;
; 76.364 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 1.974      ;
; 76.375 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 1.984      ;
; 76.394 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 2.000      ;
; 76.396 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 2.001      ;
; 76.457 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 2.067      ;
; 76.464 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.422      ; 2.075      ;
; 76.481 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.418      ; 2.088      ;
; 76.524 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 2.134      ;
; 76.552 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.428      ; 2.169      ;
; 76.555 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 2.168      ;
; 76.576 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 2.189      ;
; 76.587 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.427      ; 2.203      ;
; 76.590 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.423      ; 2.202      ;
; 76.615 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 2.217      ;
; 76.680 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.428      ; 2.297      ;
; 76.681 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.114      ; 1.984      ;
; 76.691 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.113      ; 1.993      ;
; 76.721 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.110      ; 2.020      ;
; 76.722 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.117      ; 2.028      ;
; 76.723 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.109      ; 2.021      ;
; 76.739 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.425      ; 2.353      ;
; 76.781 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 2.391      ;
; 76.821 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 2.427      ;
; 76.843 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 2.448      ;
; 76.892 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 2.505      ;
; 76.945 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.114      ; 2.248      ;
; 76.992 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.110      ; 2.291      ;
; 77.017 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.113      ; 2.319      ;
; 77.047 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.424      ; 2.660      ;
; 77.080 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.421      ; 2.690      ;
; 77.092 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.420      ; 2.701      ;
; 77.120 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.417      ; 2.726      ;
; 77.133 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.106      ; 2.428      ;
; 77.256 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 2.858      ;
; 77.553 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.413      ; 3.155      ;
; 77.576 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.416      ; 3.181      ;
; 77.678 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.106      ; 2.973      ;
; 77.876 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.109      ; 3.174      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 97.109 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.807      ;
; 97.109 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[34]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.807      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[30]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[31]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[25]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[120]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[27]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[212]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 2.803      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 2.803      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[209]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[19]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[118]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[117]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[29]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[218]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[28]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[18]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.114 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 2.804      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[98]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.808      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[9]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[24]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[225]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[219]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[110]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[222]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[215]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[228]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[227]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[17]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 2.807      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[221]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[32]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[33]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[34]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[26]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 2.807      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[217]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[121]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[17]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[20]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 2.807      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 2.807      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[211]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 2.807      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 2.807      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 2.799      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[213]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.801      ;
; 97.115 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[207]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[127]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[126]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[35]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[36]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[26]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[37]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[38]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[39]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[40]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[41]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[42]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[43]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[44]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[46]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.116 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[45]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 2.800      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[25]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[208]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[216]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[231]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[232]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.119 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[214]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.804      ;
; 97.120 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 2.803      ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.048 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[220]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.620      ;
; 2.048 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[210]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.620      ;
; 2.048 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[230]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.620      ;
; 2.048 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 2.620      ;
; 2.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.620      ;
; 2.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.620      ;
; 2.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.620      ;
; 2.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 2.620      ;
; 2.066 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[172]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.622      ;
; 2.066 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[204]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.622      ;
; 2.066 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[108]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.622      ;
; 2.066 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.622      ;
; 2.066 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[34]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.622      ;
; 2.066 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.622      ;
; 2.070 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[163]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.621      ;
; 2.070 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 2.621      ;
; 2.075 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[52]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.628      ;
; 2.075 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.628      ;
; 2.075 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[178]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 2.620      ;
; 2.075 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.628      ;
; 2.075 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.628      ;
; 2.075 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.628      ;
; 2.076 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[27]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.620      ;
; 2.076 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.620      ;
; 2.076 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[23]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.620      ;
; 2.076 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.620      ;
; 2.081 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.620      ;
; 2.081 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.620      ;
; 2.081 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[18]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.620      ;
; 2.081 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[7]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.620      ;
; 2.081 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.620      ;
; 2.081 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.620      ;
; 2.087 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.617      ;
; 2.087 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[6]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.617      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.617      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.617      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.617      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.617      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.622      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.617      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.617      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[169]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.622      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[171]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.622      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[203]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.622      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.622      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.622      ;
; 2.090 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.622      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.622      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[161]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.622      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[195]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.625      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[192]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.625      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[197]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.625      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[183]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.625      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.622      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.622      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[103]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.622      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.622      ;
; 2.094 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[83]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.622      ;
; 2.095 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.624      ;
; 2.095 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.624      ;
; 2.095 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[17]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.624      ;
; 2.095 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[150]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.624      ;
; 2.095 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[151]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.624      ;
; 2.095 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.624      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[78]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.627      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.627      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[165]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.627      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[194]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.632      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[196]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.630      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[202]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.632      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[189]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.630      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.627      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.627      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.627      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[58]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.630      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[26]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.630      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 2.627      ;
; 2.097 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.630      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.628      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.627      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.627      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.627      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.628      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[164]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.627      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[179]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.627      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[184]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.627      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[95]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.627      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[100]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.627      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[101]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.627      ;
; 2.103 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[91]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.627      ;
; 2.105 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[74]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.627      ;
; 2.105 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[76]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.627      ;
; 2.105 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.627      ;
; 2.105 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[70]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.627      ;
; 2.105 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[71]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.627      ;
; 2.105 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[72]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.627      ;
; 2.105 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.627      ;
; 2.105 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[162]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 2.627      ;
; 2.105 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[54]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 2.624      ;
; 2.105 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[191]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.628      ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; 0.082 ; 0.082        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ;
; 0.082 ; 0.082        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; 0.082 ; 0.082        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ;
; 0.082 ; 0.082        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ;
; 0.082 ; 0.082        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ;
; 0.083 ; 0.083        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ;
; 0.086 ; 0.086        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ;
; 0.086 ; 0.086        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ;
; 0.086 ; 0.086        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ;
; 0.087 ; 0.087        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; 0.087 ; 0.087        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ;
; 0.087 ; 0.087        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; 0.087 ; 0.087        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ;
; 0.087 ; 0.087        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; 0.087 ; 0.087        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; 0.093 ; 0.093        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ;
; 0.093 ; 0.093        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ;
; 0.094 ; 0.094        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ;
; 0.094 ; 0.094        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ;
; 0.094 ; 0.094        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; 0.094 ; 0.094        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ;
; 0.094 ; 0.094        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; 0.095 ; 0.095        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ;
; 0.095 ; 0.095        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; 0.095 ; 0.095        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; 0.104 ; 0.104        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datad                ;
; 0.105 ; 0.105        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|inclk[0]      ;
; 0.105 ; 0.105        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|outclk        ;
; 0.106 ; 0.106        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; 0.106 ; 0.106        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[29]|datad             ;
; 0.106 ; 0.106        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.106 ; 0.106        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datad              ;
; 0.106 ; 0.106        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; 0.107 ; 0.107        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.108 ; 0.108        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; 0.110 ; 0.110        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[26]|datad             ;
; 0.110 ; 0.110        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[27]|datad             ;
; 0.110 ; 0.110        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datad             ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[12]|datad             ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[15]|datad             ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; 0.117 ; 0.117        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.117 ; 0.117        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.118 ; 0.118        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.118 ; 0.118        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.118 ; 0.118        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; 0.118 ; 0.118        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.118 ; 0.118        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.118 ; 0.118        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.119 ; 0.119        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; 0.119 ; 0.119        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.119 ; 0.119        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.119 ; 0.119        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; 0.119 ; 0.119        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.120 ; 0.120        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datac             ;
; 0.121 ; 0.121        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datac             ;
; 0.121 ; 0.121        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.124 ; 0.124        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.126 ; 0.126        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.126 ; 0.126        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|combout        ;
; 0.127 ; 0.127        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datab              ;
; 0.128 ; 0.128        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.129 ; 0.129        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datac             ;
; 0.130 ; 0.130        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datac             ;
; 0.130 ; 0.130        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datac             ;
; 0.134 ; 0.134        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|dataa             ;
; 0.135 ; 0.135        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|datab          ;
; 0.168 ; 0.168        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|combout        ;
; 0.183 ; 0.183        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|combout        ;
; 0.216 ; 0.216        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|datab          ;
; 0.217 ; 0.217        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|dataa             ;
; 0.220 ; 0.220        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datac             ;
; 0.220 ; 0.220        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datac             ;
; 0.221 ; 0.221        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datac             ;
; 0.222 ; 0.222        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.223 ; 0.223        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.223 ; 0.223        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|combout        ;
; 0.223 ; 0.223        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datab              ;
; 0.226 ; 0.226        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.226 ; 0.226        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.229 ; 0.229        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datac             ;
; 0.229 ; 0.229        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.230 ; 0.230        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datac             ;
; 0.231 ; 0.231        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.231 ; 0.231        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.231 ; 0.231        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.231 ; 0.231        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; 0.231 ; 0.231        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.231 ; 0.231        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.232 ; 0.232        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; 0.232 ; 0.232        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; 0.232 ; 0.232        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.232 ; 0.232        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.232 ; 0.232        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.232 ; 0.232        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.238 ; 0.238        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datad             ;
; 0.238 ; 0.238        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------+
; 49.741 ; 49.957       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50]   ;
; 49.741 ; 49.957       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[175]   ;
; 49.741 ; 49.957       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[177]   ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:exmem|q[1]   ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[22]   ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[69]   ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[0]   ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31]  ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[16] ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[18]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[4]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[9]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:exmem|q[0]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:memwb|q[0]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]    ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]    ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]    ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]    ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]    ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]    ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]    ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]    ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]    ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[0]   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[2]   ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[12]               ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[8]                ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[9]                ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[23]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[27]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[29]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[7]   ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37]   ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]     ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]     ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]     ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]     ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]     ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]    ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|BUTTON_StatusR[1]                  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|BUTTON_StatusR[2]                  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[0]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[1]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[2]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[3]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[4]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[5]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[6]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[7]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[8]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[9]                          ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[1]                      ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[2]                      ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[3]                      ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[5]                      ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[6]                      ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[7]                      ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[9]                      ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:button2|c_state.S0       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.755 ; 49.985       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 3.959 ; 4.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 3.825 ; 4.324 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 3.890 ; 4.395 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 3.959 ; 4.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.093 ; 4.594 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 3.834 ; 4.336 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 3.841 ; 4.369 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 3.744 ; 4.255 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 3.886 ; 4.408 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 3.778 ; 4.283 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.093 ; 4.594 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.075 ; 4.575 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 3.744 ; 4.239 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 3.590 ; 4.042 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 3.970 ; 4.520 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -3.126 ; -3.620 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -3.204 ; -3.685 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -3.126 ; -3.620 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -3.159 ; -3.644 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -2.943 ; -3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -3.109 ; -3.587 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.176 ; -3.658 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.120 ; -3.610 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -3.044 ; -3.505 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.943 ; -3.385 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -3.365 ; -3.853 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -3.348 ; -3.839 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -3.019 ; -3.493 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.950 ; -3.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -3.113 ; -3.593 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.486 ; 3.331 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.206 ; 3.058 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.243 ; 3.103 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.486 ; 3.331 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.455 ; 3.304 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.273 ; 3.144 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.453 ; 3.313 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.265 ; 3.139 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.288 ; 3.147 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.200 ; 3.065 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.229 ; 3.087 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.996 ; 2.878 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.022 ; 2.906 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.021 ; 2.901 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.983 ; 2.864 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.288 ; 3.147 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.593 ; 3.444 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.258 ; 3.137 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.087 ; 2.986 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.012 ; 2.895 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.203 ; 3.084 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.244 ; 3.112 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.114 ; 3.015 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.593 ; 3.444 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.571 ; 3.422 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.277 ; 3.145 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.551 ; 3.392 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.261 ; 3.145 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.266 ; 3.149 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.431 ; 3.297 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.414 ; 3.279 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.571 ; 3.422 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.610 ; 6.283 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.734 ; 4.550 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.710 ; 4.531 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.610 ; 6.283 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.126 ; 4.015 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.383 ; 4.242 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 4.335 ; 4.230 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 4.267 ; 4.110 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.325 ; 4.173 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.495 ; 4.337 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.351 ; 4.229 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.827 ; 2.680 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 2.827 ; 2.680 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.863 ; 2.724 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.096 ; 2.942 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.066 ; 2.917 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.892 ; 2.763 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.064 ; 2.925 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.884 ; 2.758 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.613 ; 2.494 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.822 ; 2.688 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.850 ; 2.709 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.626 ; 2.508 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.652 ; 2.535 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.650 ; 2.530 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.613 ; 2.494 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.906 ; 2.767 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.642 ; 2.524 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.877 ; 2.756 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.714 ; 2.611 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.642 ; 2.524 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 2.824 ; 2.705 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.865 ; 2.733 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.740 ; 2.640 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.199 ; 3.051 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.881 ; 2.765 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.897 ; 2.765 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.158 ; 3.001 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.881 ; 2.765 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.886 ; 2.769 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.044 ; 2.910 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.028 ; 2.893 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.177 ; 3.029 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.721 ; 3.609 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.305 ; 4.123 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.282 ; 4.105 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.180 ; 5.854 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.721 ; 3.609 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.968 ; 3.827 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.922 ; 3.816 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.858 ; 3.702 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.913 ; 3.762 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.077 ; 3.920 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.938 ; 3.816 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -4.906 ; -540.440      ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -3.924 ; -85.602       ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 22.645 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 44.863 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -1.406 ; -27.392       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.187  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.108 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.206 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 98.054 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.345 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 0.177  ; 0.000         ;
; CLOCK_50                                         ; 9.425  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.748 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.751 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.780 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                               ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.906 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.004     ; 2.339      ;
; -4.903 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.004     ; 2.336      ;
; -4.903 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.004     ; 2.336      ;
; -4.894 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.004     ; 2.327      ;
; -4.858 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.994     ; 2.301      ;
; -4.858 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.994     ; 2.301      ;
; -4.856 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.294      ;
; -4.835 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.865     ; 2.407      ;
; -4.832 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.865     ; 2.404      ;
; -4.832 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.865     ; 2.404      ;
; -4.823 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.865     ; 2.395      ;
; -4.794 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.232      ;
; -4.791 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.229      ;
; -4.791 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.229      ;
; -4.789 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.227      ;
; -4.787 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.855     ; 2.369      ;
; -4.787 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.855     ; 2.369      ;
; -4.785 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.223      ;
; -4.785 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.362      ;
; -4.784 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.222      ;
; -4.781 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.219      ;
; -4.764 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.002     ; 2.199      ;
; -4.764 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.002     ; 2.199      ;
; -4.761 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.002     ; 2.196      ;
; -4.761 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.002     ; 2.196      ;
; -4.723 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.300      ;
; -4.720 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.297      ;
; -4.720 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.297      ;
; -4.718 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.295      ;
; -4.714 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.291      ;
; -4.713 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.290      ;
; -4.710 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[15]   ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.993     ; 2.154      ;
; -4.710 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.287      ;
; -4.695 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.133      ;
; -4.694 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.132      ;
; -4.693 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.863     ; 2.267      ;
; -4.693 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.863     ; 2.267      ;
; -4.690 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.128      ;
; -4.690 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.863     ; 2.264      ;
; -4.690 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.863     ; 2.264      ;
; -4.687 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.125      ;
; -4.686 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.999     ; 2.124      ;
; -4.679 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.866     ; 2.250      ;
; -4.678 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.819     ; 2.296      ;
; -4.677 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.819     ; 2.295      ;
; -4.676 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.866     ; 2.247      ;
; -4.676 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.866     ; 2.247      ;
; -4.673 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[16] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.819     ; 2.291      ;
; -4.672 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.819     ; 2.290      ;
; -4.667 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.866     ; 2.238      ;
; -4.659 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.849     ; 2.247      ;
; -4.658 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.848     ; 2.247      ;
; -4.656 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.844     ; 2.249      ;
; -4.656 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.849     ; 2.244      ;
; -4.656 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.849     ; 2.244      ;
; -4.655 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.946     ; 2.146      ;
; -4.655 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.848     ; 2.244      ;
; -4.655 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.848     ; 2.244      ;
; -4.653 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.844     ; 2.246      ;
; -4.653 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.844     ; 2.246      ;
; -4.652 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.946     ; 2.143      ;
; -4.652 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.946     ; 2.143      ;
; -4.649 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.940     ; 2.146      ;
; -4.647 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.849     ; 2.235      ;
; -4.646 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.940     ; 2.143      ;
; -4.646 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.940     ; 2.143      ;
; -4.646 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.848     ; 2.235      ;
; -4.645 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.842     ; 2.240      ;
; -4.644 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.844     ; 2.237      ;
; -4.643 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.946     ; 2.134      ;
; -4.642 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.842     ; 2.237      ;
; -4.642 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.842     ; 2.237      ;
; -4.639 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|controller:c|flopr:idex|q[15]   ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.854     ; 2.222      ;
; -4.638 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.930     ; 2.145      ;
; -4.637 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.940     ; 2.134      ;
; -4.635 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.930     ; 2.142      ;
; -4.635 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.930     ; 2.142      ;
; -4.634 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.847     ; 2.224      ;
; -4.633 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.842     ; 2.228      ;
; -4.632 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.864     ; 2.205      ;
; -4.631 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.856     ; 2.212      ;
; -4.631 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.856     ; 2.212      ;
; -4.631 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.847     ; 2.221      ;
; -4.631 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.847     ; 2.221      ;
; -4.629 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.864     ; 2.202      ;
; -4.629 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.864     ; 2.202      ;
; -4.629 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.861     ; 2.205      ;
; -4.626 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.930     ; 2.133      ;
; -4.624 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.201      ;
; -4.623 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.200      ;
; -4.622 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.847     ; 2.212      ;
; -4.620 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.864     ; 2.193      ;
; -4.619 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.196      ;
; -4.616 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.193      ;
; -4.615 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 2.192      ;
; -4.611 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.839     ; 2.209      ;
; -4.611 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.839     ; 2.209      ;
; -4.610 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.996     ; 2.051      ;
; -4.610 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.838     ; 2.209      ;
; -4.610 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1]  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.838     ; 2.209      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -3.924 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 5.037      ;
; -3.860 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.974      ;
; -3.846 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.960      ;
; -3.834 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.948      ;
; -3.833 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 4.946      ;
; -3.829 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.943      ;
; -3.825 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 4.938      ;
; -3.824 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 4.937      ;
; -3.816 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.930      ;
; -3.812 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.926      ;
; -3.801 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 4.914      ;
; -3.761 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.457      ; 4.861      ;
; -3.756 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 4.869      ;
; -3.750 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 4.863      ;
; -3.706 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 4.819      ;
; -3.696 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.810      ;
; -3.693 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.262      ; 4.598      ;
; -3.693 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.807      ;
; -3.675 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.789      ;
; -3.672 ; mips:mips_cpu|controller:c|flopr:memwb|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 4.785      ;
; -3.668 ; mips:mips_cpu|controller:c|flopr:memwb|q[1] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.462      ; 4.773      ;
; -3.657 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 4.770      ;
; -3.639 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.753      ;
; -3.622 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.470      ; 4.735      ;
; -3.612 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.521      ;
; -3.599 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.458      ; 4.700      ;
; -3.589 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.250      ; 4.482      ;
; -3.533 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.471      ; 4.647      ;
; -3.525 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.465      ; 4.633      ;
; -3.524 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[87] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.464      ; 4.631      ;
; -3.496 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.262      ; 4.401      ;
; -3.486 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.458      ; 4.587      ;
; -3.476 ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.262      ; 4.381      ;
; -3.474 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.462      ; 4.579      ;
; -3.430 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.259      ; 4.332      ;
; -3.423 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.458      ; 4.524      ;
; -3.415 ; mips:mips_cpu|datapath:dp|flopr:idex|q[168] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.459      ; 4.517      ;
; -3.409 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.458      ; 4.510      ;
; -3.405 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.458      ; 4.506      ;
; -3.403 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.491      ; 5.037      ;
; -3.403 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.259      ; 4.305      ;
; -3.396 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[90] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.458      ; 4.497      ;
; -3.395 ; mips:mips_cpu|datapath:dp|flopr:idex|q[164] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.263      ; 4.301      ;
; -3.390 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[73] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.462      ; 4.495      ;
; -3.368 ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.263      ; 4.274      ;
; -3.339 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.492      ; 4.974      ;
; -3.335 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.265      ; 4.243      ;
; -3.330 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.239      ;
; -3.325 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.492      ; 4.960      ;
; -3.314 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[89] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.466      ; 4.423      ;
; -3.313 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.492      ; 4.948      ;
; -3.312 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.491      ; 4.946      ;
; -3.309 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.458      ; 4.410      ;
; -3.308 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.492      ; 4.943      ;
; -3.304 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.491      ; 4.938      ;
; -3.303 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.491      ; 4.937      ;
; -3.295 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.492      ; 4.930      ;
; -3.291 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]   ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.492      ; 4.926      ;
; -3.289 ; mips:mips_cpu|datapath:dp|flopr:idex|q[165] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.258      ; 4.190      ;
; -3.280 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.491      ; 4.914      ;
; -3.272 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.181      ;
; -3.272 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[57] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.269      ; 4.184      ;
; -3.269 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.282      ; 4.194      ;
; -3.264 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[93] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.458      ; 4.365      ;
; -3.261 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[71] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.170      ;
; -3.254 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[76] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.163      ;
; -3.250 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.259      ; 4.152      ;
; -3.240 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.478      ; 4.861      ;
; -3.235 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.491      ; 4.869      ;
; -3.235 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[85] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.268      ; 4.146      ;
; -3.235 ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.272      ; 4.150      ;
; -3.229 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.491      ; 4.863      ;
; -3.225 ; mips:mips_cpu|datapath:dp|flopr:idex|q[199] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.269      ; 4.137      ;
; -3.216 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.268      ; 4.127      ;
; -3.216 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[95] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.125      ;
; -3.205 ; mips:mips_cpu|datapath:dp|flopr:idex|q[104] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.114      ;
; -3.203 ; mips:mips_cpu|datapath:dp|flopr:idex|q[161] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.263      ; 4.109      ;
; -3.199 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[72] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.265      ; 4.107      ;
; -3.198 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[87] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.458      ; 4.299      ;
; -3.192 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.256      ; 4.091      ;
; -3.192 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.249      ; 4.084      ;
; -3.190 ; mips:mips_cpu|datapath:dp|flopr:idex|q[159] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.268      ; 4.101      ;
; -3.189 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[90] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.268      ; 4.100      ;
; -3.188 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.272      ; 4.103      ;
; -3.186 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[69] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.095      ;
; -3.185 ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.491      ; 4.819      ;
; -3.185 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.466      ; 4.294      ;
; -3.183 ; mips:mips_cpu|datapath:dp|flopr:idex|q[201] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.092      ;
; -3.175 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.492      ; 4.810      ;
; -3.172 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.283      ; 4.598      ;
; -3.172 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.492      ; 4.807      ;
; -3.172 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[80] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.466      ; 4.281      ;
; -3.171 ; mips:mips_cpu|datapath:dp|flopr:idex|q[193] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.269      ; 4.083      ;
; -3.170 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.079      ;
; -3.165 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[9]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.265      ; 4.073      ;
; -3.163 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.258      ; 4.064      ;
; -3.162 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.266      ; 4.071      ;
; -3.161 ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.271      ; 4.075      ;
; -3.156 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[85] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.466      ; 4.265      ;
; -3.154 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 2.492      ; 4.789      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 22.645 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.104     ; 2.260      ;
; 22.783 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.107     ; 2.119      ;
; 22.820 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 2.272      ;
; 22.835 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 2.254      ;
; 23.055 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 2.034      ;
; 23.111 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 1.984      ;
; 23.148 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.946      ;
; 23.168 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.107     ; 1.734      ;
; 23.171 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.926      ;
; 23.211 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.888      ;
; 23.262 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.099     ; 1.648      ;
; 23.286 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.102     ; 1.621      ;
; 23.296 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.802      ;
; 23.313 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.098     ; 1.598      ;
; 23.330 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.762      ;
; 23.347 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.747      ;
; 23.390 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.708      ;
; 23.391 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.091      ; 1.709      ;
; 23.432 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.094      ; 1.671      ;
; 23.445 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.104     ; 1.460      ;
; 23.448 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.102     ; 1.459      ;
; 23.475 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.097     ; 1.437      ;
; 23.477 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.099     ; 1.433      ;
; 23.493 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.098     ; 1.418      ;
; 23.499 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.590      ;
; 23.532 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.564      ;
; 23.534 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.092      ; 1.567      ;
; 23.544 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.554      ;
; 23.548 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.551      ;
; 23.573 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.093      ; 1.529      ;
; 23.596 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.502      ;
; 23.598 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.492      ;
; 23.610 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 1.485      ;
; 23.615 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.478      ;
; 23.666 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.426      ;
; 23.669 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.425      ;
; 23.685 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.412      ;
; 23.695 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.403      ;
; 23.703 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.390      ;
; 23.707 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.391      ;
; 23.713 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.087      ; 1.383      ;
; 23.722 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.085      ; 1.372      ;
; 23.755 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.335      ;
; 23.760 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.094      ; 1.343      ;
; 23.763 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.096      ; 1.342      ;
; 23.764 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 1.329      ;
; 23.768 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.324      ;
; 23.789 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.300      ;
; 23.800 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 1.295      ;
; 23.805 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.287      ;
; 23.811 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.287      ;
; 23.817 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.280      ;
; 23.818 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.097     ; 1.094      ;
; 23.824 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.274      ;
; 23.832 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.267      ;
; 23.884 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 1.202      ;
; 23.904 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.105     ; 1.000      ;
; 23.904 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 1.191      ;
; 23.921 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.170      ;
; 23.932 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.095      ; 1.172      ;
; 23.936 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.110     ; 0.963      ;
; 23.949 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.093      ; 1.153      ;
; 23.954 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.145      ;
; 23.996 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 1.103      ;
; 24.001 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.089      ; 1.097      ;
; 24.011 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 1.075      ;
; 24.025 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.062      ;
; 24.026 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.105     ; 0.878      ;
; 24.027 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.091      ; 1.073      ;
; 24.032 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 1.059      ;
; 24.041 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 1.049      ;
; 24.059 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 1.038      ;
; 24.062 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.091      ; 1.038      ;
; 24.121 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.094      ; 0.982      ;
; 24.146 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.110     ; 0.753      ;
; 24.157 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.930      ;
; 24.167 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.092      ; 0.934      ;
; 24.170 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.084      ; 0.923      ;
; 24.174 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.917      ;
; 24.179 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.088      ; 0.918      ;
; 24.205 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.090      ; 0.894      ;
; 24.218 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.081      ; 0.872      ;
; 24.221 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.086      ; 0.874      ;
; 24.360 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.732      ;
; 24.363 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.729      ;
; 24.369 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.717      ;
; 24.383 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.082      ; 0.708      ;
; 24.384 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.702      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 44.863 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.139     ; 5.007      ;
; 44.863 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 5.010      ;
; 44.863 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.139     ; 5.007      ;
; 44.932 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.143     ; 4.934      ;
; 44.932 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.143     ; 4.934      ;
; 44.934 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.140     ; 4.935      ;
; 44.943 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.143     ; 4.923      ;
; 44.943 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.143     ; 4.923      ;
; 44.945 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.140     ; 4.924      ;
; 45.041 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.832      ;
; 45.041 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 4.835      ;
; 45.041 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.832      ;
; 45.048 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 4.827      ;
; 45.048 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.830      ;
; 45.048 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 4.827      ;
; 45.117 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 4.758      ;
; 45.117 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.761      ;
; 45.117 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 4.758      ;
; 45.124 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.140     ; 4.745      ;
; 45.124 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.137     ; 4.748      ;
; 45.124 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.140     ; 4.745      ;
; 45.131 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.138     ; 4.740      ;
; 45.131 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.135     ; 4.743      ;
; 45.131 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.138     ; 4.740      ;
; 45.140 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.140     ; 4.729      ;
; 45.140 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.137     ; 4.732      ;
; 45.140 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.140     ; 4.729      ;
; 45.147 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.138     ; 4.724      ;
; 45.147 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.135     ; 4.727      ;
; 45.147 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.138     ; 4.724      ;
; 45.200 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.138     ; 4.671      ;
; 45.200 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.135     ; 4.674      ;
; 45.200 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.138     ; 4.671      ;
; 45.216 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.138     ; 4.655      ;
; 45.216 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.135     ; 4.658      ;
; 45.216 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.138     ; 4.655      ;
; 45.393 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.127     ; 4.489      ;
; 45.393 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.124     ; 4.492      ;
; 45.393 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.127     ; 4.489      ;
; 45.472 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.153     ; 4.384      ;
; 45.472 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.150     ; 4.387      ;
; 45.472 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.153     ; 4.384      ;
; 45.476 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.402      ;
; 45.476 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 4.405      ;
; 45.476 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.402      ;
; 45.492 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.386      ;
; 45.492 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 4.389      ;
; 45.492 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.386      ;
; 45.523 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.149     ; 4.337      ;
; 45.523 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.146     ; 4.340      ;
; 45.523 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.149     ; 4.337      ;
; 45.536 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 4.347      ;
; 45.536 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.123     ; 4.350      ;
; 45.536 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 4.347      ;
; 45.538 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.050      ; 4.521      ;
; 45.538 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.050      ; 4.521      ;
; 45.540 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.053      ; 4.522      ;
; 45.561 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.129     ; 4.319      ;
; 45.561 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 4.322      ;
; 45.561 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.129     ; 4.319      ;
; 45.619 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.130     ; 4.260      ;
; 45.619 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.127     ; 4.263      ;
; 45.619 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.130     ; 4.260      ;
; 45.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.130     ; 4.244      ;
; 45.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.127     ; 4.247      ;
; 45.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.130     ; 4.244      ;
; 45.644 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 4.232      ;
; 45.644 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.130     ; 4.235      ;
; 45.644 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[93] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 4.232      ;
; 45.650 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.150     ; 4.209      ;
; 45.650 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.147     ; 4.212      ;
; 45.650 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.150     ; 4.209      ;
; 45.657 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.148     ; 4.204      ;
; 45.657 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.145     ; 4.207      ;
; 45.657 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.148     ; 4.204      ;
; 45.660 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 4.216      ;
; 45.660 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.130     ; 4.219      ;
; 45.660 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[94] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 4.216      ;
; 45.701 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.146     ; 4.162      ;
; 45.701 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.143     ; 4.165      ;
; 45.701 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.146     ; 4.162      ;
; 45.708 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.144     ; 4.157      ;
; 45.708 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.141     ; 4.160      ;
; 45.708 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.144     ; 4.157      ;
; 45.726 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.148     ; 4.135      ;
; 45.726 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.145     ; 4.138      ;
; 45.726 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.148     ; 4.135      ;
; 45.730 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.148      ;
; 45.730 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 4.151      ;
; 45.730 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.148      ;
; 45.743 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.141     ; 4.125      ;
; 45.743 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.141     ; 4.125      ;
; 45.745 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[88] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.138     ; 4.126      ;
; 45.753 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.053      ; 4.309      ;
; 45.753 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.053      ; 4.309      ;
; 45.755 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.056      ; 4.310      ;
; 45.760 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.055      ; 4.304      ;
; 45.760 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.055      ; 4.304      ;
; 45.762 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; 0.058      ; 4.305      ;
; 45.777 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.144     ; 4.088      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.406 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.771      ; 1.435      ;
; -1.345 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.779      ; 1.504      ;
; -1.313 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.966      ; 1.723      ;
; -1.253 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.956      ; 1.773      ;
; -1.249 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.966      ; 1.787      ;
; -1.221 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.786      ; 1.635      ;
; -1.221 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.787      ; 1.636      ;
; -1.205 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.939      ; 1.804      ;
; -1.200 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.778      ; 1.648      ;
; -1.189 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.956      ; 1.837      ;
; -1.173 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.966      ; 1.863      ;
; -1.158 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.778      ; 1.690      ;
; -1.142 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.787      ; 1.715      ;
; -1.140 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.768      ; 1.698      ;
; -1.139 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.773      ; 1.704      ;
; -1.133 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.961      ; 1.898      ;
; -1.114 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.966      ; 1.922      ;
; -1.113 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.956      ; 1.913      ;
; -1.108 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.125      ; 2.087      ;
; -1.107 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.966      ; 1.929      ;
; -1.098 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.768      ; 1.740      ;
; -1.072 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.933      ; 1.931      ;
; -1.064 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.863      ; 1.869      ;
; -1.061 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.067      ; 2.076      ;
; -1.054 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.956      ; 1.972      ;
; -1.054 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.961      ; 1.977      ;
; -1.047 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.956      ; 1.979      ;
; -1.026 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.766      ; 1.810      ;
; -1.023 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.963      ; 2.010      ;
; -0.995 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.773      ; 1.848      ;
; -0.970 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[70] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.782      ; 1.882      ;
; -0.967 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.049      ; 2.152      ;
; -0.963 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.775      ; 1.882      ;
; -0.959 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.963      ; 2.074      ;
; -0.956 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.965      ; 2.079      ;
; -0.936 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.978      ; 2.112      ;
; -0.932 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.785      ; 1.923      ;
; -0.931 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.857      ; 1.996      ;
; -0.929 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.787      ; 1.928      ;
; -0.927 ; mips:mips_cpu|datapath:dp|flopr:idex|q[114] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.961      ; 2.104      ;
; -0.913 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.963      ; 2.120      ;
; -0.910 ; mips:mips_cpu|controller:c|flopr:idex|q[16] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.775      ; 1.935      ;
; -0.894 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.790      ; 1.966      ;
; -0.894 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.791      ; 1.967      ;
; -0.883 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.051      ; 2.238      ;
; -0.883 ; mips:mips_cpu|datapath:dp|flopr:idex|q[113] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.963      ; 2.150      ;
; -0.878 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.791      ; 2.018      ;
; -0.875 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.961      ; 2.156      ;
; -0.872 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[20] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.771      ; 1.969      ;
; -0.868 ; mips:mips_cpu|controller:c|flopr:idex|q[17] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.775      ; 1.977      ;
; -0.866 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.961      ; 2.165      ;
; -0.855 ; mips:mips_cpu|datapath:dp|flopr:idex|q[149] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.787      ; 2.002      ;
; -0.835 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.943      ; 2.178      ;
; -0.835 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.944      ; 2.179      ;
; -0.834 ; mips:mips_cpu|datapath:dp|flopr:idex|q[152] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.786      ; 2.022      ;
; -0.832 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.973      ; 2.211      ;
; -0.824 ; mips:mips_cpu|datapath:dp|flopr:idex|q[115] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.963      ; 2.209      ;
; -0.822 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.772      ; 2.020      ;
; -0.822 ; mips:mips_cpu|datapath:dp|flopr:idex|q[179] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.782      ; 2.030      ;
; -0.820 ; mips:mips_cpu|datapath:dp|flopr:idex|q[178] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.779      ; 2.029      ;
; -0.819 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.885      ; 2.136      ;
; -0.819 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.886      ; 2.137      ;
; -0.817 ; mips:mips_cpu|datapath:dp|flopr:idex|q[112] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.963      ; 2.216      ;
; -0.816 ; mips:mips_cpu|datapath:dp|flopr:idex|q[176] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.782      ; 2.036      ;
; -0.815 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.791      ; 2.046      ;
; -0.802 ; mips:mips_cpu|datapath:dp|flopr:idex|q[180] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.785      ; 2.053      ;
; -0.797 ; mips:mips_cpu|datapath:dp|flopr:idex|q[175] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.807      ; 2.080      ;
; -0.796 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.781      ; 2.055      ;
; -0.795 ; mips:mips_cpu|datapath:dp|flopr:idex|q[177] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.807      ; 2.082      ;
; -0.792 ; mips:mips_cpu|datapath:dp|flopr:idex|q[151] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.778      ; 2.056      ;
; -0.791 ; mips:mips_cpu|datapath:dp|flopr:idex|q[154] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.788      ; 2.067      ;
; -0.776 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84] ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 2.641      ; 1.435      ;
; -0.768 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.864      ; 2.166      ;
; -0.768 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.865      ; 2.167      ;
; -0.766 ; mips:mips_cpu|datapath:dp|flopr:idex|q[153] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.786      ; 2.090      ;
; -0.765 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.805      ; 2.110      ;
; -0.764 ; mips:mips_cpu|controller:c|flopr:idex|q[15] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.966      ; 2.272      ;
; -0.756 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.790      ; 2.104      ;
; -0.756 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.944      ; 2.258      ;
; -0.747 ; mips:mips_cpu|datapath:dp|flopr:idex|q[116] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.961      ; 2.284      ;
; -0.745 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.879      ; 2.204      ;
; -0.745 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.880      ; 2.205      ;
; -0.740 ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.886      ; 2.216      ;
; -0.738 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.789      ; 2.121      ;
; -0.725 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.935      ; 2.280      ;
; -0.725 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[92] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.958      ; 2.303      ;
; -0.725 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.936      ; 2.281      ;
; -0.715 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[96] ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 2.649      ; 1.504      ;
; -0.711 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.936      ; 2.295      ;
; -0.708 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.791      ; 2.153      ;
; -0.708 ; mips:mips_cpu|datapath:dp|flopr:idex|q[148] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.787      ; 2.149      ;
; -0.702 ; mips:mips_cpu|datapath:dp|flopr:idex|q[146] ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.787      ; 2.155      ;
; -0.697 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.810      ; 2.183      ;
; -0.697 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.811      ; 2.184      ;
; -0.695 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.810      ; 2.185      ;
; -0.695 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.811      ; 2.186      ;
; -0.694 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.867      ; 2.243      ;
; -0.694 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.868      ; 2.244      ;
; -0.692 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.885      ; 2.263      ;
; -0.692 ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.886      ; 2.264      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; GPIO:uGPIO|SW_StatusR[0]                     ; GPIO:uGPIO|SW_StatusR[0]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[8]                     ; GPIO:uGPIO|SW_StatusR[8]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[5]                     ; GPIO:uGPIO|SW_StatusR[5]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[7]                     ; GPIO:uGPIO|SW_StatusR[7]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[6]                     ; GPIO:uGPIO|SW_StatusR[6]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[4]                     ; GPIO:uGPIO|SW_StatusR[4]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[9]                     ; GPIO:uGPIO|SW_StatusR[9]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[3]                     ; GPIO:uGPIO|SW_StatusR[3]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; TimerCounter:Timer|StatusR[0]                ; TimerCounter:Timer|StatusR[0]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[1]                     ; GPIO:uGPIO|SW_StatusR[1]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[2]                     ; GPIO:uGPIO|SW_StatusR[2]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|BUTTON_StatusR[1]                 ; GPIO:uGPIO|BUTTON_StatusR[1]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|BUTTON_StatusR[2]                 ; GPIO:uGPIO|BUTTON_StatusR[2]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.312      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S13         ; GPIO:uGPIO|pulse_gen:sw8|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S11     ; GPIO:uGPIO|pulse_gen:button2|c_state.S12    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S1      ; GPIO:uGPIO|pulse_gen:button2|c_state.S2     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S12     ; GPIO:uGPIO|pulse_gen:button1|c_state.S13    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11     ; GPIO:uGPIO|pulse_gen:button1|c_state.S12    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S9      ; GPIO:uGPIO|pulse_gen:button1|c_state.S10    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S7      ; GPIO:uGPIO|pulse_gen:button1|c_state.S8     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6      ; GPIO:uGPIO|pulse_gen:button1|c_state.S7     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S4      ; GPIO:uGPIO|pulse_gen:button1|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S3      ; GPIO:uGPIO|pulse_gen:button1|c_state.S4     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw1|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S9      ; GPIO:uGPIO|pulse_gen:button2|c_state.S10    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S6      ; GPIO:uGPIO|pulse_gen:button2|c_state.S7     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S5      ; GPIO:uGPIO|pulse_gen:button2|c_state.S6     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S4      ; GPIO:uGPIO|pulse_gen:button2|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2      ; GPIO:uGPIO|pulse_gen:button2|c_state.S3     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10         ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5          ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11         ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1] ; mips:mips_cpu|datapath:dp|flopr:idex|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw5|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; GPIO:uGPIO|pulse_gen:button1|c_state.S8      ; GPIO:uGPIO|pulse_gen:button1|c_state.S9     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; GPIO:uGPIO|pulse_gen:button2|c_state.S8      ; GPIO:uGPIO|pulse_gen:button2|c_state.S9     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6          ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8          ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0] ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; GPIO:uGPIO|pulse_gen:button1|c_state.S0      ; GPIO:uGPIO|pulse_gen:button1|c_state.S1     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S0          ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; TimerCounter:Timer|CompareR[18]              ; mips:mips_cpu|datapath:dp|flopr:memwb|q[87] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; TimerCounter:Timer|CompareR[21]              ; mips:mips_cpu|datapath:dp|flopr:memwb|q[90] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
+-------+----------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.108 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.249      ; 0.481      ;
; 50.119 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 0.489      ;
; 50.136 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.241      ; 0.501      ;
; 50.289 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.255      ; 0.668      ;
; 50.291 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 0.473      ;
; 50.306 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 0.485      ;
; 50.311 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 0.485      ;
; 50.313 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 0.493      ;
; 50.331 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 0.512      ;
; 50.388 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.251      ; 0.763      ;
; 50.388 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.254      ; 0.766      ;
; 50.393 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 0.756      ;
; 50.442 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 0.811      ;
; 50.449 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 0.628      ;
; 50.459 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 0.644      ;
; 50.460 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 0.624      ;
; 50.463 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 0.646      ;
; 50.475 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 0.657      ;
; 50.510 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 0.874      ;
; 50.519 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 0.888      ;
; 50.520 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 0.880      ;
; 50.555 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 0.716      ;
; 50.557 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 0.926      ;
; 50.576 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 0.754      ;
; 50.591 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 0.770      ;
; 50.596 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 0.773      ;
; 50.598 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 0.764      ;
; 50.602 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 0.769      ;
; 50.610 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 0.771      ;
; 50.616 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 0.791      ;
; 50.617 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 0.791      ;
; 50.621 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.063      ; 0.808      ;
; 50.621 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 0.795      ;
; 50.627 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 0.801      ;
; 50.629 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 0.998      ;
; 50.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 0.823      ;
; 50.637 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 0.813      ;
; 50.670 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 0.852      ;
; 50.679 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 1.037      ;
; 50.686 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 0.852      ;
; 50.694 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.248      ; 1.066      ;
; 50.710 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 0.881      ;
; 50.713 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.247      ; 1.084      ;
; 50.730 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 0.911      ;
; 50.734 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.245      ; 1.103      ;
; 50.754 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.254      ; 1.132      ;
; 50.782 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 0.959      ;
; 50.825 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 1.191      ;
; 50.832 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.006      ;
; 50.835 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 1.014      ;
; 50.843 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.013      ;
; 50.857 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.028      ;
; 50.862 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 1.028      ;
; 50.862 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.037      ;
; 50.867 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.075      ; 1.066      ;
; 50.871 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.063      ; 1.058      ;
; 50.899 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.074      ;
; 50.905 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.080      ;
; 50.908 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.077      ;
; 50.912 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.084      ;
; 50.935 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 1.120      ;
; 50.936 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.111      ;
; 50.947 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.121      ;
; 50.950 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.122      ;
; 50.952 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.128      ;
; 50.965 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 1.146      ;
; 50.967 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 1.131      ;
; 50.996 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.168      ;
; 51.001 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.175      ;
; 51.012 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 1.176      ;
; 51.013 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.188      ;
; 51.027 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.205      ;
; 51.028 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.202      ;
; 51.034 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 1.195      ;
; 51.047 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.216      ;
; 51.049 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 1.213      ;
; 51.056 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 1.240      ;
; 51.064 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 1.230      ;
; 51.070 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.057      ; 1.251      ;
; 51.071 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.238      ;
; 51.072 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 1.233      ;
; 51.105 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.028      ; 1.257      ;
; 51.119 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.290      ;
; 51.127 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 1.313      ;
; 51.127 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.033      ; 1.284      ;
; 51.135 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.240      ; 1.499      ;
; 51.140 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[77] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.049      ; 1.313      ;
; 51.145 ; mips:mips_cpu|controller:c|flopr:exmem|q[3] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 1.506      ;
; 51.155 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.327      ;
; 51.169 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 1.349      ;
; 51.180 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.349      ;
; 51.194 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 1.373      ;
; 51.195 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.373      ;
; 51.207 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 1.384      ;
; 51.207 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.049      ; 1.380      ;
; 51.209 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.384      ;
; 51.220 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[81] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.396      ;
; 51.235 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[80] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 1.415      ;
; 51.255 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.422      ;
; 51.278 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 1.463      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.206 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.596      ;
; 75.210 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.605      ;
; 75.215 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.610      ;
; 75.219 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.614      ;
; 75.221 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.611      ;
; 75.340 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 0.738      ;
; 75.344 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 0.737      ;
; 75.357 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 0.760      ;
; 75.367 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.276      ; 0.767      ;
; 75.381 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.776      ;
; 75.384 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 0.788      ;
; 75.396 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.792      ;
; 75.398 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.788      ;
; 75.421 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.283      ; 0.828      ;
; 75.430 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.086      ; 0.640      ;
; 75.485 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 0.889      ;
; 75.492 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 0.885      ;
; 75.498 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 0.899      ;
; 75.504 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 0.908      ;
; 75.505 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.895      ;
; 75.508 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 0.903      ;
; 75.512 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.902      ;
; 75.529 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.091      ; 0.744      ;
; 75.530 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 0.933      ;
; 75.539 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 0.943      ;
; 75.555 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.282      ; 0.961      ;
; 75.574 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 0.978      ;
; 75.579 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 0.977      ;
; 75.595 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.086      ; 0.805      ;
; 75.605 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.091      ; 0.820      ;
; 75.605 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.000      ;
; 75.606 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.284      ; 1.014      ;
; 75.625 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.015      ;
; 75.678 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.081      ;
; 75.680 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.081      ;
; 75.691 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.092      ;
; 75.693 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.094      ;
; 75.702 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.100      ; 0.926      ;
; 75.704 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 1.102      ;
; 75.707 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.100      ;
; 75.709 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.105      ;
; 75.723 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.271      ; 1.118      ;
; 75.725 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.283      ; 1.132      ;
; 75.725 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.118      ;
; 75.730 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.126      ;
; 75.745 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 1.143      ;
; 75.753 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.285      ; 1.162      ;
; 75.773 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 1.172      ;
; 75.775 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.171      ;
; 75.784 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.185      ;
; 75.798 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.201      ;
; 75.812 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.213      ;
; 75.825 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 1.223      ;
; 75.828 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.224      ;
; 75.860 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.256      ;
; 75.860 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 1.258      ;
; 75.874 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.267      ;
; 75.882 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.285      ;
; 75.898 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.282      ; 1.304      ;
; 75.920 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 1.324      ;
; 75.922 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.323      ;
; 75.924 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 1.328      ;
; 75.928 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.275      ; 1.327      ;
; 75.975 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.099      ; 1.198      ;
; 75.982 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.375      ;
; 75.986 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.282      ; 1.392      ;
; 75.989 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.097      ; 1.210      ;
; 75.992 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.100      ; 1.216      ;
; 76.015 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.094      ; 1.233      ;
; 76.018 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.092      ; 1.234      ;
; 76.035 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.438      ;
; 76.061 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.279      ; 1.464      ;
; 76.101 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 1.499      ;
; 76.113 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.514      ;
; 76.115 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.511      ;
; 76.138 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.099      ; 1.361      ;
; 76.164 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.094      ; 1.382      ;
; 76.179 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.097      ; 1.400      ;
; 76.204 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.280      ; 1.608      ;
; 76.237 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.277      ; 1.638      ;
; 76.253 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 1.651      ;
; 76.259 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.274      ; 1.657      ;
; 76.260 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.089      ; 1.473      ;
; 76.344 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.737      ;
; 76.515 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.908      ;
; 76.524 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.920      ;
; 76.599 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.089      ; 1.812      ;
; 76.716 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.092      ; 1.932      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 98.054 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.878      ;
; 98.054 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[34]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.878      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.050     ; 1.879      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[30]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[17]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 1.878      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[31]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[25]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[120]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[26]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 1.878      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[27]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[20]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 1.878      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 1.878      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 1.878      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.051     ; 1.878      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[19]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[118]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[117]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[29]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[28]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.058 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[18]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[14]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[11]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[5]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[9]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.871      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[24]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[25]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[10]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[9]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[219]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.871      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[127]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[126]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[215]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.871      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[228]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[208]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[3]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[221]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.871      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[32]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[33]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[34]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[35]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[36]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[26]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[37]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[38]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[216]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[217]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[121]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[17]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[212]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.875      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 1.875      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[39]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[40]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[231]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[41]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[232]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[42]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 1.870      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[43]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[44]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[46]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[209]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[214]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[213]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 1.873      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[218]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.876      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[207]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.871      ;
; 98.059 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[45]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 1.872      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[98]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.870      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.870      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.870      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.875      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.875      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.870      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.870      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.875      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.875      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[26]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.875      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[28]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 1.875      ;
; 98.060 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[4]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.057     ; 1.870      ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.345 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[220]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.683      ;
; 1.345 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[210]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.683      ;
; 1.345 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[230]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.683      ;
; 1.345 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.683      ;
; 1.353 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.681      ;
; 1.353 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.681      ;
; 1.353 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.681      ;
; 1.353 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.681      ;
; 1.357 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[163]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.681      ;
; 1.357 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.681      ;
; 1.358 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[178]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.682      ;
; 1.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[172]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.686      ;
; 1.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[204]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.686      ;
; 1.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[108]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.686      ;
; 1.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[98]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.686      ;
; 1.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[34]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.686      ;
; 1.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.686      ;
; 1.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[27]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.683      ;
; 1.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.683      ;
; 1.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[23]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.683      ;
; 1.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.683      ;
; 1.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[52]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.688      ;
; 1.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.688      ;
; 1.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.688      ;
; 1.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.688      ;
; 1.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[84]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.688      ;
; 1.362 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.683      ;
; 1.362 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.683      ;
; 1.362 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[18]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.683      ;
; 1.362 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[7]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.683      ;
; 1.362 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.683      ;
; 1.362 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.683      ;
; 1.365 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.679      ;
; 1.365 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[6]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.679      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.681      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[161]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.681      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[195]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.684      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[192]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.684      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[197]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.684      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[183]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.684      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.681      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.681      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[103]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.681      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.681      ;
; 1.367 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[83]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.681      ;
; 1.368 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.679      ;
; 1.368 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.679      ;
; 1.368 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.679      ;
; 1.368 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.679      ;
; 1.368 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.679      ;
; 1.368 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.679      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[78]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.688      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[77]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.688      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.686      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.684      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.684      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[17]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.684      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[150]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.684      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[165]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.688      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[151]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.684      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[169]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.686      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[171]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.686      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[194]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.692      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[202]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.692      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[203]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.686      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.688      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.688      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.688      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.684      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.686      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.686      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.686      ;
; 1.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.688      ;
; 1.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[196]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.691      ;
; 1.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[189]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.691      ;
; 1.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[58]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.691      ;
; 1.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[26]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.691      ;
; 1.370 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.691      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[74]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.686      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[72]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.686      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.688      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.688      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.688      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[164]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.688      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[95]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.688      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[100]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.688      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[101]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.688      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[8]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.686      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[9]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.686      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[40]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.686      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[91]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.688      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[42]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.686      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.686      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.686      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[9]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.686      ;
; 1.374 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[8]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 1.686      ;
; 1.375 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[76]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.686      ;
; 1.375 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[75]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.686      ;
; 1.375 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[70]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.686      ;
; 1.375 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[71]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.686      ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; 0.177 ; 0.177        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; 0.183 ; 0.183        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datad                ;
; 0.201 ; 0.201        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|combout        ;
; 0.216 ; 0.216        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|datab          ;
; 0.245 ; 0.245        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|combout        ;
; 0.256 ; 0.256        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|inclk[0]      ;
; 0.256 ; 0.256        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|outclk        ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[26]|datad             ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[29]|datad             ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[27]|datad             ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; 0.286 ; 0.286        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ;
; 0.286 ; 0.286        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ;
; 0.286 ; 0.286        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ;
; 0.286 ; 0.286        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ;
; 0.286 ; 0.286        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datad             ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[12]|datad             ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[15]|datad             ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.288 ; 0.288        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.288 ; 0.288        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datad              ;
; 0.288 ; 0.288        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; 0.289 ; 0.289        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; 0.289 ; 0.289        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datac             ;
; 0.289 ; 0.289        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datac             ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datad             ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.292 ; 0.292        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.293 ; 0.293        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datac             ;
; 0.296 ; 0.296        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datac             ;
; 0.296 ; 0.296        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datac             ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.299 ; 0.299        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datab              ;
; 0.302 ; 0.302        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|dataa             ;
; 0.306 ; 0.306        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[20]|dataa             ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|dataa             ;
; 0.312 ; 0.312        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[0]|datab              ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datab              ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[22]|datac             ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[23]|datac             ;
; 0.317 ; 0.317        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.317 ; 0.317        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[21]|datac             ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datac             ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datac             ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datac             ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[14]|datac             ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[16]|datad             ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[31]|datac             ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a26~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                            ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+----------------------------------------------+
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[178]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[73]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[74]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[75]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[76]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[78]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[103]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[150]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[151]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[161]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[183]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[192]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[195]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[197]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[210]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[220]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[230]  ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[83]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]   ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:exmem|q[2]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[11]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[12]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[13]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[14]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[18]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[7]   ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[83]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[163]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[179]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[184]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[189]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[196]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[26]  ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[58]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[10]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[6]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[100] ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[35]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[36]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[69]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[70]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[71]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[72]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[79]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[82]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[97]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[99]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[109]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[123]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[144]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[147]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[148]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[149]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[152]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[153]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[165]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[169]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[171]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[173]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[174]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[176]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[180]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[181]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[182]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[185]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[188]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[191]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[193]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[194]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[198]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[199]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[202]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[203]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[205]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[206]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[84]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[89]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[15]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[17]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[18]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[21]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[22]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[35]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[36]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]  ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]  ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 2.674 ; 3.475 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 2.578 ; 3.386 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 2.619 ; 3.427 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 2.674 ; 3.475 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 2.721 ; 3.565 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 2.563 ; 3.389 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 2.565 ; 3.396 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 2.512 ; 3.333 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 2.586 ; 3.414 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 2.508 ; 3.320 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 2.721 ; 3.565 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 2.699 ; 3.548 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 2.512 ; 3.323 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 2.385 ; 3.169 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 2.655 ; 3.519 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -2.105 ; -2.894 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.167 ; -2.959 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -2.105 ; -2.894 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -2.144 ; -2.926 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -1.959 ; -2.723 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.078 ; -2.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.127 ; -2.925 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.095 ; -2.900 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.035 ; -2.818 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -1.961 ; -2.732 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.241 ; -3.058 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.226 ; -3.047 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.025 ; -2.813 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -1.959 ; -2.723 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.092 ; -2.907 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.088 ; 2.072 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.915 ; 1.884 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.938 ; 1.912 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 2.088 ; 2.072 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 2.071 ; 2.059 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 1.973 ; 1.948 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 2.059 ; 2.047 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.959 ; 1.936 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.981 ; 1.955 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.921 ; 1.891 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.937 ; 1.910 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.800 ; 1.757 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.824 ; 1.782 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.821 ; 1.780 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.788 ; 1.745 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.981 ; 1.955 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.150 ; 2.143 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.957 ; 1.935 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.872 ; 1.839 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.815 ; 1.774 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.925 ; 1.898 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.954 ; 1.925 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.898 ; 1.866 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 2.150 ; 2.143 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.141 ; 2.131 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.979 ; 1.952 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.124 ; 2.119 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 1.977 ; 1.953 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.980 ; 1.956 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 2.070 ; 2.055 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 2.061 ; 2.043 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.141 ; 2.131 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 4.319 ; 4.202 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.852 ; 2.933 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.810 ; 2.893 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 4.319 ; 4.202 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.517 ; 2.560 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.645 ; 2.728 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.650 ; 2.709 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.567 ; 2.606 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.602 ; 2.646 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.703 ; 2.779 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.638 ; 2.686 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.661 ; 1.628 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.661 ; 1.628 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.683 ; 1.655 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.828 ; 1.809 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.811 ; 1.796 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 1.717 ; 1.690 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.800 ; 1.785 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.704 ; 1.678 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.539 ; 1.494 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.668 ; 1.635 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.683 ; 1.654 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.551 ; 1.507 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.574 ; 1.531 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.572 ; 1.528 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.539 ; 1.494 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.725 ; 1.697 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.566 ; 1.523 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.701 ; 1.677 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.620 ; 1.586 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.566 ; 1.523 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.671 ; 1.642 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.700 ; 1.668 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.646 ; 1.612 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 1.887 ; 1.877 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.722 ; 1.695 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.724 ; 1.695 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 1.862 ; 1.854 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 1.722 ; 1.696 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.725 ; 1.698 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 1.811 ; 1.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 1.801 ; 1.781 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 1.877 ; 1.865 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 2.245 ; 2.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.566 ; 2.641 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.525 ; 2.602 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 4.032 ; 3.910 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.245 ; 2.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.368 ; 2.444 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.372 ; 2.426 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.293 ; 2.328 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.328 ; 2.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.424 ; 2.494 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.362 ; 2.405 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+---------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -8.621    ; -2.004  ; 96.748   ; 1.345   ; 0.010               ;
;  CLOCK_50                                         ; N/A       ; N/A     ; N/A      ; N/A     ; 9.425               ;
;  mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -7.161    ; -2.004  ; N/A      ; N/A     ; 0.010               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; -8.621    ; 0.187   ; 96.748   ; 1.345   ; 49.741              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 21.175    ; 75.206  ; N/A      ; N/A     ; 49.735              ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 41.250    ; 50.108  ; N/A      ; N/A     ; 49.746              ;
; Design-wide TNS                                   ; -1116.721 ; -34.216 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -166.290  ; -34.216 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; -950.431  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000     ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.604 ; 5.168 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.423 ; 5.002 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.533 ; 5.089 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.604 ; 5.168 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.741 ; 5.329 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.464 ; 5.044 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.482 ; 5.081 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.367 ; 4.949 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.514 ; 5.124 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.382 ; 4.962 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.741 ; 5.329 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.719 ; 5.312 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.370 ; 4.940 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.168 ; 4.703 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.621 ; 5.249 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -2.105 ; -2.894 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.167 ; -2.959 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -2.105 ; -2.894 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -2.144 ; -2.926 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -1.959 ; -2.723 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.078 ; -2.874 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.127 ; -2.925 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.095 ; -2.900 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.035 ; -2.818 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -1.961 ; -2.732 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.241 ; -3.058 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.226 ; -3.047 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.025 ; -2.813 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -1.959 ; -2.723 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.092 ; -2.907 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.486 ; 3.365 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.206 ; 3.060 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.243 ; 3.114 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.486 ; 3.365 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.455 ; 3.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.273 ; 3.166 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.453 ; 3.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.265 ; 3.155 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.288 ; 3.171 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.200 ; 3.069 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.229 ; 3.091 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.996 ; 2.878 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.022 ; 2.906 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.021 ; 2.901 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.983 ; 2.864 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.288 ; 3.171 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.593 ; 3.475 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.258 ; 3.137 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.087 ; 2.986 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.012 ; 2.895 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.203 ; 3.084 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.244 ; 3.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.114 ; 3.015 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.593 ; 3.475 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.571 ; 3.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.277 ; 3.145 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.555 ; 3.437 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.261 ; 3.145 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.266 ; 3.149 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.431 ; 3.314 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.414 ; 3.294 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.571 ; 3.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.675 ; 6.415 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 4.790 ; 4.712 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.767 ; 4.702 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.675 ; 6.415 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.154 ; 4.127 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 4.420 ; 4.349 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 4.369 ; 4.335 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 4.285 ; 4.199 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.354 ; 4.267 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 4.526 ; 4.447 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.394 ; 4.332 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.661 ; 1.628 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.661 ; 1.628 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.683 ; 1.655 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 1.828 ; 1.809 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.811 ; 1.796 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 1.717 ; 1.690 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 1.800 ; 1.785 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.704 ; 1.678 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.539 ; 1.494 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.668 ; 1.635 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.683 ; 1.654 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.551 ; 1.507 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.574 ; 1.531 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.572 ; 1.528 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.539 ; 1.494 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.725 ; 1.697 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.566 ; 1.523 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.701 ; 1.677 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.620 ; 1.586 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.566 ; 1.523 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.671 ; 1.642 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.700 ; 1.668 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.646 ; 1.612 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 1.887 ; 1.877 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.722 ; 1.695 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 1.724 ; 1.695 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 1.862 ; 1.854 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 1.722 ; 1.696 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 1.725 ; 1.698 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 1.811 ; 1.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 1.801 ; 1.781 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 1.877 ; 1.865 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 2.245 ; 2.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.566 ; 2.641 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.525 ; 2.602 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 4.032 ; 3.910 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.245 ; 2.284 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.368 ; 2.444 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.372 ; 2.426 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.293 ; 2.328 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.328 ; 2.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.424 ; 2.494 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.362 ; 2.405 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BUTTON[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 1382     ; 1382     ; 1382     ; 1382     ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 192936   ; 0        ; 192936   ; 0        ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3774     ; 3774     ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39407    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 584      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 1382     ; 1382     ; 1382     ; 1382     ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 192936   ; 0        ; 192936   ; 0        ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3774     ; 3774     ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 39407    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 584      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 466      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 466      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 181   ; 181  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Nov 29 12:59:28 2017
Info: Command: quartus_sta MIPS_System -c MIPS_System
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[2]} {pll0|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name mips:mips_cpu|controller:c|flopr:idex|q[0] mips:mips_cpu|controller:c|flopr:idex|q[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.621            -950.431 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.161            -166.290 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):    21.175               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    41.250               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.004
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.004             -34.216 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     0.358               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.245               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.421               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 96.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.748               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.284               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.010               0.000 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     9.740               0.000 CLOCK_50 
    Info (332119):    49.735               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.746               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.752               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.512            -823.856 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.528            -153.647 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):    21.489               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    42.060               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.661             -26.981 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     0.312               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.247               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.409               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 97.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.109               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.048               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.082               0.000 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    49.741               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.742               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.749               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.906            -540.440 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.924             -85.602 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):    22.645               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    44.863               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.406             -27.392 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     0.187               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.108               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.206               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 98.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    98.054               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.345               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     9.425               0.000 CLOCK_50 
    Info (332119):    49.748               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.751               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.780               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 630 megabytes
    Info: Processing ended: Wed Nov 29 12:59:37 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


