# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE\ 371/Lab/lab1 {C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/lab1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:18 on Apr 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/lab1" C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/lab1/counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:50:18 on Apr 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.counter_testbench
# vsim work.counter_testbench 
# Start time: 21:50:23 on Apr 12,2021
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
add wave -position end  sim:/counter_testbench/incr
add wave -position end  sim:/counter_testbench/decr
add wave -position end  sim:/counter_testbench/reset
add wave -position end  sim:/counter_testbench/display
add wave -position end  sim:/counter_testbench/hex1
add wave -position end  sim:/counter_testbench/hex2
add wave -position end  sim:/counter_testbench/hex3
add wave -position end  sim:/counter_testbench/hex4
add wave -position end  sim:/counter_testbench/hex5
add wave -position end  sim:/counter_testbench/out
run -all
# ** Note: $stop    : C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/lab1/counter.sv(323)
#    Time: 1250 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at C:/Users/tynou/Dropbox/College/Junior/Spring/EE 371/Lab/lab1/counter.sv line 323
# End time: 21:51:31 on Apr 12,2021, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
