#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23184a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22f5160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x233d230 .functor NOT 1, L_0x23401d0, C4<0>, C4<0>, C4<0>;
L_0x233faa0 .functor XOR 5, L_0x233fea0, L_0x233ffd0, C4<00000>, C4<00000>;
L_0x2340110 .functor XOR 5, L_0x233faa0, L_0x2340070, C4<00000>, C4<00000>;
v0x233c640_0 .net *"_ivl_10", 4 0, L_0x2340070;  1 drivers
v0x233c740_0 .net *"_ivl_12", 4 0, L_0x2340110;  1 drivers
v0x233c820_0 .net *"_ivl_2", 4 0, L_0x233fe00;  1 drivers
v0x233c8e0_0 .net *"_ivl_4", 4 0, L_0x233fea0;  1 drivers
v0x233c9c0_0 .net *"_ivl_6", 4 0, L_0x233ffd0;  1 drivers
v0x233caf0_0 .net *"_ivl_8", 4 0, L_0x233faa0;  1 drivers
v0x233cbd0_0 .var "clk", 0 0;
v0x233cc70_0 .var/2u "stats1", 159 0;
v0x233cd30_0 .var/2u "strobe", 0 0;
v0x233cdf0_0 .net "sum_dut", 4 0, L_0x233fd60;  1 drivers
v0x233ceb0_0 .net "sum_ref", 4 0, L_0x233d630;  1 drivers
v0x233cf50_0 .net "tb_match", 0 0, L_0x23401d0;  1 drivers
v0x233cff0_0 .net "tb_mismatch", 0 0, L_0x233d230;  1 drivers
v0x233d0b0_0 .net "x", 3 0, v0x2339680_0;  1 drivers
v0x233d170_0 .net "y", 3 0, v0x2339740_0;  1 drivers
L_0x233fe00 .concat [ 5 0 0 0], L_0x233d630;
L_0x233fea0 .concat [ 5 0 0 0], L_0x233d630;
L_0x233ffd0 .concat [ 5 0 0 0], L_0x233fd60;
L_0x2340070 .concat [ 5 0 0 0], L_0x233d630;
L_0x23401d0 .cmp/eeq 5, L_0x233fe00, L_0x2340110;
S_0x2304610 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x22f5160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x22ffc70_0 .net *"_ivl_0", 4 0, L_0x233d320;  1 drivers
L_0x7fcbb87df018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2302f00_0 .net *"_ivl_3", 0 0, L_0x7fcbb87df018;  1 drivers
v0x2301440_0 .net *"_ivl_4", 4 0, L_0x233d4b0;  1 drivers
L_0x7fcbb87df060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x22ff920_0 .net *"_ivl_7", 0 0, L_0x7fcbb87df060;  1 drivers
v0x2339010_0 .net "sum", 4 0, L_0x233d630;  alias, 1 drivers
v0x2339140_0 .net "x", 3 0, v0x2339680_0;  alias, 1 drivers
v0x2339220_0 .net "y", 3 0, v0x2339740_0;  alias, 1 drivers
L_0x233d320 .concat [ 4 1 0 0], v0x2339680_0, L_0x7fcbb87df018;
L_0x233d4b0 .concat [ 4 1 0 0], v0x2339740_0, L_0x7fcbb87df060;
L_0x233d630 .arith/sum 5, L_0x233d320, L_0x233d4b0;
S_0x2339380 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x22f5160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x23395a0_0 .net "clk", 0 0, v0x233cbd0_0;  1 drivers
v0x2339680_0 .var "x", 3 0;
v0x2339740_0 .var "y", 3 0;
E_0x23094d0/0 .event negedge, v0x23395a0_0;
E_0x23094d0/1 .event posedge, v0x23395a0_0;
E_0x23094d0 .event/or E_0x23094d0/0, E_0x23094d0/1;
S_0x2339820 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x22f5160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x233bdd0_0 .net *"_ivl_43", 0 0, L_0x233fc40;  1 drivers
v0x233bed0_0 .net "carry", 3 0, L_0x233fb10;  1 drivers
v0x233bfb0_0 .net "sum", 4 0, L_0x233fd60;  alias, 1 drivers
v0x233c070_0 .net "sum_bits", 3 0, L_0x233f7c0;  1 drivers
v0x233c150_0 .net "x", 3 0, v0x2339680_0;  alias, 1 drivers
v0x233c2b0_0 .net "y", 3 0, v0x2339740_0;  alias, 1 drivers
L_0x233dc60 .part v0x2339680_0, 0, 1;
L_0x233dd90 .part v0x2339740_0, 0, 1;
L_0x233e380 .part v0x2339680_0, 1, 1;
L_0x233e4b0 .part v0x2339740_0, 1, 1;
L_0x233e610 .part L_0x233fb10, 0, 1;
L_0x233eb70 .part v0x2339680_0, 2, 1;
L_0x233ece0 .part v0x2339740_0, 2, 1;
L_0x233ee10 .part L_0x233fb10, 1, 1;
L_0x233f3e0 .part v0x2339680_0, 3, 1;
L_0x233f510 .part v0x2339740_0, 3, 1;
L_0x233f720 .part L_0x233fb10, 2, 1;
RS_0x7fcbb88283d8 .resolv tri, L_0x233d7e0, L_0x233d8f0;
RS_0x7fcbb8828618 .resolv tri, L_0x233dfc0, L_0x233e060;
RS_0x7fcbb8828858 .resolv tri, L_0x233e7b0, L_0x233e850;
RS_0x7fcbb8828a98 .resolv tri, L_0x233f000, L_0x233f070;
L_0x233f7c0 .concat8 [ 1 1 1 1], RS_0x7fcbb88283d8, RS_0x7fcbb8828618, RS_0x7fcbb8828858, RS_0x7fcbb8828a98;
L_0x233fb10 .concat8 [ 1 1 1 1], L_0x233db60, L_0x233e280, L_0x233ea70, L_0x233f2e0;
L_0x233fc40 .part L_0x233fb10, 3, 1;
L_0x233fd60 .concat [ 4 1 0 0], L_0x233f7c0, L_0x233fc40;
S_0x2339a00 .scope module, "fa0" "full_adder" 4 10, 4 18 0, S_0x2339820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x233d6d0 .functor AND 1, L_0x233dc60, L_0x233dd90, C4<1>, C4<1>;
L_0x233d7e0 .functor XOR 1, L_0x233dc60, L_0x233dd90, C4<0>, C4<0>;
L_0x7fcbb87df0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x233d8f0 .functor XOR 1, RS_0x7fcbb88283d8, L_0x7fcbb87df0a8, C4<0>, C4<0>;
L_0x233d9b0 .functor AND 1, L_0x233dc60, L_0x7fcbb87df0a8, C4<1>, C4<1>;
L_0x233daa0 .functor AND 1, L_0x233dd90, L_0x7fcbb87df0a8, C4<1>, C4<1>;
RS_0x7fcbb8828348 .resolv tri, L_0x233d9b0, L_0x233daa0;
L_0x233db60 .functor OR 1, L_0x233d6d0, RS_0x7fcbb8828348, C4<0>, C4<0>;
v0x2339c90_0 .net "a", 0 0, L_0x233dc60;  1 drivers
v0x2339d70_0 .net "b", 0 0, L_0x233dd90;  1 drivers
v0x2339e30_0 .net "c1", 0 0, L_0x233d6d0;  1 drivers
v0x2339f00_0 .net8 "c2", 0 0, RS_0x7fcbb8828348;  2 drivers
v0x2339fc0_0 .net "c_in", 0 0, L_0x7fcbb87df0a8;  1 drivers
v0x233a0d0_0 .net "c_out", 0 0, L_0x233db60;  1 drivers
v0x233a190_0 .net8 "sum", 0 0, RS_0x7fcbb88283d8;  2 drivers
S_0x233a2f0 .scope module, "fa1" "full_adder" 4 11, 4 18 0, S_0x2339820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x233df50 .functor AND 1, L_0x233e380, L_0x233e4b0, C4<1>, C4<1>;
L_0x233dfc0 .functor XOR 1, L_0x233e380, L_0x233e4b0, C4<0>, C4<0>;
L_0x233e060 .functor XOR 1, RS_0x7fcbb8828618, L_0x233e610, C4<0>, C4<0>;
L_0x233e0d0 .functor AND 1, L_0x233e380, L_0x233e610, C4<1>, C4<1>;
L_0x233e1c0 .functor AND 1, L_0x233e4b0, L_0x233e610, C4<1>, C4<1>;
RS_0x7fcbb8828588 .resolv tri, L_0x233e0d0, L_0x233e1c0;
L_0x233e280 .functor OR 1, L_0x233df50, RS_0x7fcbb8828588, C4<0>, C4<0>;
v0x233a5a0_0 .net "a", 0 0, L_0x233e380;  1 drivers
v0x233a660_0 .net "b", 0 0, L_0x233e4b0;  1 drivers
v0x233a720_0 .net "c1", 0 0, L_0x233df50;  1 drivers
v0x233a7f0_0 .net8 "c2", 0 0, RS_0x7fcbb8828588;  2 drivers
v0x233a8b0_0 .net "c_in", 0 0, L_0x233e610;  1 drivers
v0x233a9c0_0 .net "c_out", 0 0, L_0x233e280;  1 drivers
v0x233aa80_0 .net8 "sum", 0 0, RS_0x7fcbb8828618;  2 drivers
S_0x233abe0 .scope module, "fa2" "full_adder" 4 12, 4 18 0, S_0x2339820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x233e740 .functor AND 1, L_0x233eb70, L_0x233ece0, C4<1>, C4<1>;
L_0x233e7b0 .functor XOR 1, L_0x233eb70, L_0x233ece0, C4<0>, C4<0>;
L_0x233e850 .functor XOR 1, RS_0x7fcbb8828858, L_0x233ee10, C4<0>, C4<0>;
L_0x233e8c0 .functor AND 1, L_0x233eb70, L_0x233ee10, C4<1>, C4<1>;
L_0x233e9b0 .functor AND 1, L_0x233ece0, L_0x233ee10, C4<1>, C4<1>;
RS_0x7fcbb88287c8 .resolv tri, L_0x233e8c0, L_0x233e9b0;
L_0x233ea70 .functor OR 1, L_0x233e740, RS_0x7fcbb88287c8, C4<0>, C4<0>;
v0x233aea0_0 .net "a", 0 0, L_0x233eb70;  1 drivers
v0x233af60_0 .net "b", 0 0, L_0x233ece0;  1 drivers
v0x233b020_0 .net "c1", 0 0, L_0x233e740;  1 drivers
v0x233b0f0_0 .net8 "c2", 0 0, RS_0x7fcbb88287c8;  2 drivers
v0x233b1b0_0 .net "c_in", 0 0, L_0x233ee10;  1 drivers
v0x233b2c0_0 .net "c_out", 0 0, L_0x233ea70;  1 drivers
v0x233b380_0 .net8 "sum", 0 0, RS_0x7fcbb8828858;  2 drivers
S_0x233b4e0 .scope module, "fa3" "full_adder" 4 13, 4 18 0, S_0x2339820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x233ef90 .functor AND 1, L_0x233f3e0, L_0x233f510, C4<1>, C4<1>;
L_0x233f000 .functor XOR 1, L_0x233f3e0, L_0x233f510, C4<0>, C4<0>;
L_0x233f070 .functor XOR 1, RS_0x7fcbb8828a98, L_0x233f720, C4<0>, C4<0>;
L_0x233f130 .functor AND 1, L_0x233f3e0, L_0x233f720, C4<1>, C4<1>;
L_0x233f220 .functor AND 1, L_0x233f510, L_0x233f720, C4<1>, C4<1>;
RS_0x7fcbb8828a08 .resolv tri, L_0x233f130, L_0x233f220;
L_0x233f2e0 .functor OR 1, L_0x233ef90, RS_0x7fcbb8828a08, C4<0>, C4<0>;
v0x233b770_0 .net "a", 0 0, L_0x233f3e0;  1 drivers
v0x233b850_0 .net "b", 0 0, L_0x233f510;  1 drivers
v0x233b910_0 .net "c1", 0 0, L_0x233ef90;  1 drivers
v0x233b9e0_0 .net8 "c2", 0 0, RS_0x7fcbb8828a08;  2 drivers
v0x233baa0_0 .net "c_in", 0 0, L_0x233f720;  1 drivers
v0x233bbb0_0 .net "c_out", 0 0, L_0x233f2e0;  1 drivers
v0x233bc70_0 .net8 "sum", 0 0, RS_0x7fcbb8828a98;  2 drivers
S_0x233c440 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x22f5160;
 .timescale -12 -12;
E_0x2309680 .event anyedge, v0x233cd30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x233cd30_0;
    %nor/r;
    %assign/vec4 v0x233cd30_0, 0;
    %wait E_0x2309680;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2339380;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23094d0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2339740_0, 0;
    %assign/vec4 v0x2339680_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x22f5160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x233cbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x233cd30_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x22f5160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x233cbd0_0;
    %inv;
    %store/vec4 v0x233cbd0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x22f5160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23395a0_0, v0x233cff0_0, v0x233d0b0_0, v0x233d170_0, v0x233ceb0_0, v0x233cdf0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x22f5160;
T_5 ;
    %load/vec4 v0x233cc70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x233cc70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x233cc70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x233cc70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x233cc70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x233cc70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x233cc70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x22f5160;
T_6 ;
    %wait E_0x23094d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x233cc70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x233cc70_0, 4, 32;
    %load/vec4 v0x233cf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x233cc70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x233cc70_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x233cc70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x233cc70_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x233ceb0_0;
    %load/vec4 v0x233ceb0_0;
    %load/vec4 v0x233cdf0_0;
    %xor;
    %load/vec4 v0x233ceb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x233cc70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x233cc70_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x233cc70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x233cc70_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/m2014_q4j/iter0/response15/top_module.sv";
