
*** Running vivado
    with args -log z1top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source z1top.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source z1top.tcl -notrace
Command: synth_design -top z1top -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 340.477 ; gain = 101.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'z1top' [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/z1top.v:3]
	Parameter B_SAMPLE_COUNT_MAX bound to: 95000 - type: integer 
	Parameter B_PULSE_COUNT_MAX bound to: 150 - type: integer 
INFO: [Synth 8-638] synthesizing module 'button_parser' [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/button_parser.v:4]
	Parameter width bound to: 6 - type: integer 
	Parameter sample_count_max bound to: 95000 - type: integer 
	Parameter pulse_count_max bound to: 150 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer' [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/synchronizer.v:1]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (1#1) [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/synchronizer.v:1]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:3]
	Parameter width bound to: 6 - type: integer 
	Parameter sample_count_max bound to: 95000 - type: integer 
	Parameter pulse_count_max bound to: 150 - type: integer 
	Parameter wrapping_counter_width bound to: 17 - type: integer 
	Parameter saturating_counter_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:3]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v:1]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (3#1) [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/edge_detector.v:1]
INFO: [Synth 8-256] done synthesizing module 'button_parser' (4#1) [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/button_parser.v:4]
INFO: [Synth 8-638] synthesizing module 'tone_generator' [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v:1]
INFO: [Synth 8-256] done synthesizing module 'tone_generator' (5#1) [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v:1]
INFO: [Synth 8-638] synthesizing module 'music_streamer' [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:5]
	Parameter PAUSED bound to: 3'b000 
	Parameter REGULAR_PLAY bound to: 3'b001 
	Parameter REVERSE_PLAY bound to: 3'b010 
	Parameter PLAY_SEQ bound to: 3'b011 
	Parameter EDIT_SEQ bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'rom' [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/rom.v:1]
INFO: [Synth 8-256] done synthesizing module 'rom' (6#1) [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/rom.v:1]
WARNING: [Synth 8-6014] Unused sequential element tone_under_edit_reg was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:152]
WARNING: [Synth 8-6014] Unused sequential element sequencer_mem_reg[7] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:169]
WARNING: [Synth 8-6014] Unused sequential element sequencer_mem_reg[6] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:169]
WARNING: [Synth 8-6014] Unused sequential element sequencer_mem_reg[5] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:169]
WARNING: [Synth 8-6014] Unused sequential element sequencer_mem_reg[4] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:169]
WARNING: [Synth 8-6014] Unused sequential element sequencer_mem_reg[3] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:169]
WARNING: [Synth 8-6014] Unused sequential element sequencer_mem_reg[2] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:169]
WARNING: [Synth 8-6014] Unused sequential element sequencer_mem_reg[1] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:169]
WARNING: [Synth 8-6014] Unused sequential element sequencer_mem_reg[0] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:169]
INFO: [Synth 8-256] done synthesizing module 'music_streamer' (7#1) [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:5]
INFO: [Synth 8-256] done synthesizing module 'z1top' (8#1) [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/z1top.v:3]
WARNING: [Synth 8-3331] design music_streamer has unconnected port switch_fn
WARNING: [Synth 8-3331] design music_streamer has unconnected port edit_next_node
WARNING: [Synth 8-3331] design music_streamer has unconnected port edit_prev_node
WARNING: [Synth 8-3331] design z1top has unconnected port LEDS[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 392.906 ; gain = 154.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 392.906 ; gain = 154.023
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z1top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z1top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 752.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 752.996 ; gain = 514.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 752.996 ; gain = 514.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 752.996 ; gain = 514.113
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wrapping_counter_reg was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:48]
WARNING: [Synth 8-6014] Unused sequential element sat_count[0].saturating_counter_reg[0] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element sat_count[1].saturating_counter_reg[1] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element sat_count[2].saturating_counter_reg[2] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element sat_count[3].saturating_counter_reg[3] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element sat_count[4].saturating_counter_reg[4] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element sat_count[5].saturating_counter_reg[5] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element clock_counter_reg was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v:16]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:44]
INFO: [Synth 8-5544] ROM "reversed" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_pause" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tempo_reg was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:42]
WARNING: [Synth 8-6014] Unused sequential element clock_counter_reg was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 752.996 ; gain = 514.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 1     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module tone_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module music_streamer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element streamer/tone_index_reg_rep was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:35]
WARNING: [Synth 8-6014] Unused sequential element b_parser/button_debouncer/wrapping_counter_reg was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:48]
WARNING: [Synth 8-6014] Unused sequential element b_parser/button_debouncer/sat_count[0].saturating_counter_reg[0] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element b_parser/button_debouncer/sat_count[1].saturating_counter_reg[1] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element b_parser/button_debouncer/sat_count[2].saturating_counter_reg[2] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element b_parser/button_debouncer/sat_count[3].saturating_counter_reg[3] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element b_parser/button_debouncer/sat_count[4].saturating_counter_reg[4] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element b_parser/button_debouncer/sat_count[5].saturating_counter_reg[5] was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/debouncer.v:34]
WARNING: [Synth 8-6014] Unused sequential element audio_controller/clock_counter_reg was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/tone_generator.v:16]
WARNING: [Synth 8-6014] Unused sequential element streamer/tempo_reg was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:42]
WARNING: [Synth 8-6014] Unused sequential element streamer/clock_counter_reg was removed.  [C:/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/music_streamer.v:55]
WARNING: [Synth 8-3917] design z1top has port LEDS[2] driven by constant 0
WARNING: [Synth 8-3917] design z1top has port LEDS[1] driven by constant 0
WARNING: [Synth 8-3331] design z1top has unconnected port LEDS[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\streamer/current_state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (streamer/current_state_reg[2]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (streamer/tempo_reg[0]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (streamer/tempo_reg[1]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (streamer/tempo_reg[2]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (streamer/tempo_reg[3]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (streamer/tempo_reg[4]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (streamer/tempo_reg[5]) is unused and will be removed from module z1top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 752.996 ; gain = 514.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------+---------------+----------------+
|Module Name | RTL Object                  | Depth x Width | Implemented As | 
+------------+-----------------------------+---------------+----------------+
|rom         | data                        | 1024x16       | LUT            | 
|z1top       | streamer/tone_index_reg_rep | 1024x16       | Block RAM      | 
+------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 752.996 ; gain = 514.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 752.996 ; gain = 514.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance streamer/tone_index_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 774.215 ; gain = 535.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.215 ; gain = 535.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.215 ; gain = 535.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.215 ; gain = 535.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.215 ; gain = 535.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.215 ; gain = 535.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.215 ; gain = 535.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    27|
|3     |LUT1     |    17|
|4     |LUT2     |    54|
|5     |LUT3     |    18|
|6     |LUT4     |    35|
|7     |LUT5     |    49|
|8     |LUT6     |    47|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   154|
|11    |FDSE     |     8|
|12    |IBUF     |     7|
|13    |OBUF     |     6|
|14    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------+---------------+------+
|      |Instance                 |Module         |Cells |
+------+-------------------------+---------------+------+
|1     |top                      |               |   425|
|2     |  audio_controller       |tone_generator |    62|
|3     |  b_parser               |button_parser  |   182|
|4     |    button_debouncer     |debouncer      |   157|
|5     |    button_edge_detector |edge_detector  |     7|
|6     |    button_synchronizer  |synchronizer   |    18|
|7     |  streamer               |music_streamer |   166|
+------+-------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.215 ; gain = 535.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 774.215 ; gain = 175.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.215 ; gain = 535.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 777.664 ; gain = 550.941
INFO: [Common 17-1381] The checkpoint 'C:/fpga_labs_sp18/lab4/lab4/lab4.runs/synth_1/z1top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file z1top_utilization_synth.rpt -pb z1top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 777.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 20:30:32 2018...
