// Seed: 178692167
module module_0 (
    output wor id_0,
    input wand id_1,
    output supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    output wand id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wand module_0
);
  id_10(
      1'b0, 1, 1 == (1) < 1
  );
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    output uwire id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input supply1 id_7,
    output wire id_8,
    input wire id_9,
    output tri1 id_10,
    input supply1 id_11,
    inout uwire id_12,
    input supply0 id_13,
    input tri1 id_14,
    output tri id_15,
    input wand id_16,
    input uwire id_17,
    input tri id_18,
    output wand id_19,
    input wire id_20,
    output wor id_21,
    output supply0 id_22,
    input supply1 id_23,
    output wand id_24,
    input supply1 id_25,
    input supply0 id_26,
    input supply1 id_27,
    input tri id_28,
    input wor id_29,
    output tri1 id_30
);
  assign id_24 = id_6 - id_17;
  assign id_3  = 1'b0;
  `define pp_32 0
  assign id_24 = 1;
  assign id_15 = id_16;
  module_0(
      id_8, id_26, id_0, id_15, id_13, id_22, id_25, id_28, id_6
  );
endmodule
