
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_0";
mvm_32_32_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_0' with
	the parameters "32,32,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "1,32,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1503 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k32_p32_b20_g0'
  Processing 'mvm_32_32_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g0_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g0_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g0_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g0_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g0_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g0_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g0_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g0_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g0_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g0_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g0_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g0_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_64_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_16_DW_mult_tc_0'
  Mapping 'mac_b20_g0_17_DW_mult_tc_0'
  Mapping 'mac_b20_g0_18_DW_mult_tc_0'
  Mapping 'mac_b20_g0_19_DW_mult_tc_0'
  Mapping 'mac_b20_g0_20_DW_mult_tc_0'
  Mapping 'mac_b20_g0_21_DW_mult_tc_0'
  Mapping 'mac_b20_g0_22_DW_mult_tc_0'
  Mapping 'mac_b20_g0_23_DW_mult_tc_0'
  Mapping 'mac_b20_g0_24_DW_mult_tc_0'
  Mapping 'mac_b20_g0_25_DW_mult_tc_0'
  Mapping 'mac_b20_g0_26_DW_mult_tc_0'
  Mapping 'mac_b20_g0_27_DW_mult_tc_0'
  Mapping 'mac_b20_g0_28_DW_mult_tc_0'
  Mapping 'mac_b20_g0_29_DW_mult_tc_0'
  Mapping 'mac_b20_g0_30_DW_mult_tc_0'
  Mapping 'mac_b20_g0_31_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:42  577905.7      1.70   56968.8  109907.0                          
    0:01:42  577905.7      1.70   56968.8  109907.0                          
    0:01:43  578507.4      1.70   56968.8  109487.5                          
    0:01:43  579101.1      1.70   56968.7  109068.0                          
    0:01:43  579694.9      1.70   56968.7  108648.5                          
    0:01:44  580288.6      1.70   56968.7  108229.0                          
    0:01:44  580882.3      1.70   56968.7  107809.5                          
    0:01:44  581476.0      1.70   56968.7  107390.0                          
    0:01:45  582069.7      1.70   56968.6  106970.5                          
    0:01:45  582663.4      1.70   56968.6  106551.0                          
    0:01:45  583257.1      1.70   56968.6  106131.5                          
    0:01:46  583850.8      1.70   56968.6  105712.0                          
    0:01:47  584649.1      1.70   46794.8   87111.7                          
    0:01:48  585474.8      1.70   35757.0   67237.1                          
    0:01:49  586264.0      1.70   25570.9   48574.9                          
    0:01:50  587087.5      1.70   14539.3   28892.5                          
    0:01:51  587889.3      1.70    4351.5    9823.5                          
    0:02:52  571602.6      0.76    1375.8      99.9                          
    0:02:54  571588.2      0.76    1375.8      99.9                          
    0:02:54  571588.2      0.76    1375.8      99.9                          
    0:02:56  571585.6      0.76    1375.8      99.9                          
    0:02:56  571585.6      0.76    1375.8      99.9                          
    0:02:58  571585.6      0.76    1375.8      99.9                          
    0:03:44  452263.3      0.35     328.4       0.0                          
    0:03:52  451365.0      0.36     361.1       0.0                          
    0:03:58  451597.5      0.35     325.2       0.0                          
    0:04:01  451597.5      0.35     323.6       0.0                          
    0:04:14  451601.0      0.35     320.6       0.0                          
    0:04:17  451601.8      0.34     319.7       0.0                          
    0:04:19  451604.2      0.34     319.7       0.0                          
    0:04:22  451605.7      0.34     318.9       0.0                          
    0:04:24  451607.9      0.34     317.3       0.0                          
    0:04:26  451608.4      0.33     317.0       0.0                          
    0:04:28  451610.3      0.33     316.3       0.0                          
    0:04:29  451615.9      0.33     315.3       0.0                          
    0:04:30  451612.9      0.33     314.6       0.0                          
    0:04:31  451614.5      0.33     314.6       0.0                          
    0:04:32  451620.4      0.33     313.6       0.0                          
    0:04:34  451625.7      0.33     312.7       0.0                          
    0:04:35  451632.1      0.33     311.8       0.0                          
    0:04:36  451633.7      0.33     311.0       0.0                          
    0:04:37  451639.8      0.33     310.1       0.0                          
    0:04:39  451639.5      0.33     310.1       0.0                          
    0:04:39  451639.5      0.33     310.1       0.0                          
    0:04:40  451639.5      0.33     310.1       0.0                          
    0:04:40  451639.5      0.33     310.1       0.0                          
    0:04:40  451639.5      0.33     310.1       0.0                          
    0:04:40  451655.2      0.30     301.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451666.1      0.30     296.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451679.2      0.30     295.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:40  451679.2      0.30     295.7       0.0                          
    0:04:40  451688.5      0.29     292.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451693.8      0.28     291.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:41  451695.7      0.28     288.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:41  451710.8      0.28     285.4      23.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:41  451719.1      0.28     284.5      23.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:41  451737.4      0.27     282.5      23.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  451759.0      0.27     278.8      23.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:04:42  451760.0      0.27     277.7      23.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  451762.4      0.27     275.2      23.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  451773.6      0.27     273.3      23.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  451785.0      0.26     272.1      23.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  451796.2      0.26     270.6      23.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  451803.1      0.26     269.7      23.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  451824.4      0.26     267.7      39.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:43  451826.8      0.26     267.3      39.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  451837.2      0.26     265.5      39.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  451839.6      0.26     265.2      39.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  451852.6      0.26     264.5      63.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  451859.2      0.26     263.2      63.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  451874.1      0.25     261.2      63.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  451884.8      0.25     260.4      63.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  451895.7      0.25     259.4      63.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  451907.9      0.25     257.6      63.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  451914.6      0.25     257.1      63.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  451922.8      0.25     256.6      63.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  451924.4      0.25     256.5      63.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  451926.5      0.25     256.0      63.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  451942.0      0.25     255.5      63.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  451944.9      0.25     255.1      63.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  451952.9      0.25     254.5      63.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  451955.0      0.25     253.6      63.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  451960.6      0.25     253.0      63.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  451963.8      0.25     252.2      63.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  451969.9      0.24     251.7      63.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  451972.3      0.24     251.7      63.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  451976.0      0.24     251.6      63.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  451979.2      0.24     251.2      63.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  451978.9      0.24     250.6      63.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  451985.1      0.24     249.9      63.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  451992.0      0.24     249.8      63.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:46  452004.7      0.24     249.2      63.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452016.5      0.24     248.7      63.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:46  452035.3      0.24     248.6      87.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452042.8      0.24     248.2      87.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  452043.6      0.24     247.9      87.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452044.6      0.24     247.7      87.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452047.0      0.24     247.4      87.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452063.0      0.24     247.1      87.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452070.2      0.24     247.0      87.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452082.2      0.24     246.5      87.2 path/genblk1[9].path/path/add_out_reg[35]/D
    0:04:47  452084.8      0.24     246.0      87.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452090.7      0.24     245.8      87.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452102.4      0.24     245.6      87.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:47  452107.7      0.24     245.5      87.2 path/genblk1[2].path/path/add_out_reg[33]/D
    0:04:48  452112.5      0.24     245.3      87.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  452127.6      0.24     245.1      87.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  452130.0      0.24     244.6      87.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  452131.6      0.24     244.6      87.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452139.1      0.24     244.4      87.2 path/genblk1[31].path/path/add_out_reg[38]/D
    0:04:48  452143.1      0.24     244.2      87.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452152.9      0.24     243.5      87.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452166.7      0.24     243.3      87.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452172.9      0.24     243.1      87.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452176.6      0.24     243.1      87.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452183.0      0.24     242.8      87.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:49  452184.6      0.24     243.0      87.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452189.6      0.24     242.5      87.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452191.7      0.23     242.4      87.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452196.8      0.23     242.3      87.2 path/genblk1[6].path/path/add_out_reg[37]/D
    0:04:49  452200.8      0.23     242.3      87.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:49  452204.5      0.23     242.2      87.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452209.3      0.23     242.1      87.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452222.1      0.23     241.8     110.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:49  452223.9      0.23     241.7     110.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452226.1      0.23     241.0     110.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:50  452226.6      0.23     241.0     110.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:50  452231.6      0.23     240.7     110.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  452234.6      0.23     240.6     110.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:50  452235.4      0.23     240.3     110.9 path/genblk1[11].path/path/add_out_reg[38]/D
    0:04:50  452235.9      0.23     240.0     110.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:50  452244.1      0.23     239.9     126.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  452252.1      0.23     239.7     126.9 path/genblk1[25].path/path/add_out_reg[33]/D
    0:04:50  452253.5      0.23     239.6     126.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:50  452255.3      0.23     239.1     126.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  452255.9      0.23     238.9     126.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  452277.7      0.23     238.8     174.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:50  452281.4      0.23     238.4     174.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  452290.7      0.23     238.3     174.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  452295.0      0.23     238.2     174.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:51  452298.1      0.23     237.9     174.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:51  452301.9      0.23     237.5     174.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:51  452310.4      0.23     237.1     174.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:51  452320.0      0.23     236.8     174.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  452329.5      0.23     236.6     190.3 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:51  452342.3      0.23     236.6     214.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  452349.0      0.23     236.4     214.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:51  452359.9      0.23     236.1     214.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452367.0      0.23     235.8     214.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:52  452366.8      0.23     235.7     214.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:52  452371.0      0.23     235.6     214.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:52  452376.4      0.23     235.4     214.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:04:52  452379.5      0.23     235.1     214.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:52  452383.0      0.23     235.1     214.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:52  452385.7      0.23     235.0     214.0 path/genblk1[31].path/path/add_out_reg[38]/D
    0:04:52  452392.0      0.23     234.7     214.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:04:52  452396.8      0.23     234.4     214.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452401.1      0.23     233.9     214.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:52  452409.1      0.23     233.5     214.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452412.0      0.23     233.3     214.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:53  452413.9      0.23     233.1     214.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:53  452416.0      0.23     233.1     214.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:53  452416.5      0.23     233.1     214.0 path/genblk1[28].path/path/add_out_reg[39]/D
    0:04:53  452421.0      0.23     232.9     214.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:53  452429.8      0.23     232.9     214.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:53  452431.7      0.23     232.8     214.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:04:53  452437.5      0.23     232.6     214.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:53  452443.4      0.23     232.4     214.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:53  452446.8      0.22     232.5     214.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452453.5      0.22     232.3     214.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452455.4      0.22     232.2     214.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:54  452458.8      0.22     231.8     214.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:54  452462.5      0.22     231.6     214.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:04:54  452466.5      0.22     231.5     214.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:54  452476.9      0.22     231.6     214.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:04:54  452479.3      0.22     231.5     214.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:54  452482.8      0.22     231.2     214.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:54  452487.3      0.22     231.1     214.0 path/genblk1[12].path/path/add_out_reg[33]/D
    0:04:54  452498.2      0.22     230.6     214.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:54  452504.8      0.22     230.2     214.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:54  452506.2      0.22     230.1     214.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:54  452523.7      0.22     229.8     214.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:55  452525.6      0.22     229.7     214.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:55  452528.0      0.22     229.6     214.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:55  452535.2      0.22     229.4     214.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:55  452535.2      0.22     229.3     214.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:04:55  452539.9      0.22     229.1     214.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452542.1      0.22     229.2     214.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452545.8      0.22     229.0     214.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452552.2      0.22     229.0     214.0 path/genblk1[22].path/path/add_out_reg[38]/D
    0:04:55  452556.2      0.22     228.9     214.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452560.7      0.22     229.0     214.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:04:55  452563.9      0.22     229.0     214.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452571.1      0.22     228.5     214.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:04:56  452582.0      0.22     228.4     214.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:56  452586.2      0.22     228.1     214.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:56  452591.0      0.22     227.9     214.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:56  452594.2      0.22     227.8     214.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:04:56  452611.0      0.22     227.6     214.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:56  452623.5      0.22     227.3     214.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:56  452625.6      0.22     227.2     214.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:56  452633.0      0.22     227.0     214.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452634.4      0.22     227.0     214.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452637.8      0.22     226.8     214.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:56  452642.1      0.22     227.0     214.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:57  452647.7      0.22     226.5     214.0 path/genblk1[31].path/path/add_out_reg[39]/D
    0:04:57  452649.5      0.22     226.0     214.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452648.5      0.22     225.8     214.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:57  452646.9      0.22     225.6     214.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:57  452647.1      0.22     225.5     214.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:57  452655.4      0.22     225.4     214.0 path/path/path/add_out_reg[37]/D
    0:04:57  452659.9      0.22     225.3     214.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452666.0      0.22     225.1     214.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:57  452670.3      0.22     224.8     214.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452675.9      0.22     224.6     214.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452676.7      0.22     224.4     214.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452691.3      0.22     224.3     214.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:58  452699.0      0.22     224.6     214.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:58  452704.9      0.22     224.5     214.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452705.9      0.21     224.4     214.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:58  452705.9      0.21     224.4     214.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:58  452713.1      0.21     224.1     214.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:58  452720.8      0.21     223.7     214.0 path/genblk1[27].path/path/add_out_reg[34]/D
    0:04:58  452728.8      0.21     223.4     214.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:58  452734.7      0.21     223.2     214.0 path/genblk1[20].path/path/add_out_reg[34]/D
    0:04:58  452737.6      0.21     222.9     214.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:58  452749.8      0.21     222.8     237.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452752.5      0.21     222.8     237.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:59  452754.9      0.21     222.5     237.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452763.6      0.21     222.5     261.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:59  452771.9      0.21     222.3     261.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452776.1      0.21     222.2     261.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:59  452778.8      0.21     222.1     261.6 path/genblk1[2].path/path/add_out_reg[34]/D
    0:04:59  452782.3      0.21     222.2     261.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:59  452784.7      0.21     221.9     261.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452795.3      0.21     221.8     274.6 path/genblk1[4].path/path/add_out_reg[38]/D
    0:04:59  452800.1      0.21     221.8     274.6 path/genblk1[25].path/path/add_out_reg[33]/D
    0:04:59  452803.3      0.21     221.7     274.6 path/genblk1[10].path/path/add_out_reg[37]/D
    0:04:59  452806.7      0.21     221.6     274.6 path/genblk1[31].path/path/add_out_reg[39]/D
    0:05:00  452811.8      0.21     221.3     274.6 path/genblk1[28].path/path/add_out_reg[39]/D
    0:05:00  452814.2      0.21     221.1     274.6 path/genblk1[4].path/path/add_out_reg[35]/D
    0:05:00  452820.3      0.21     220.8     274.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:00  452827.2      0.21     220.3     274.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452832.0      0.21     220.2     274.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452834.1      0.21     220.0     274.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:00  452837.9      0.21     220.0     274.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:00  452838.7      0.21     219.9     274.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452841.9      0.21     219.7     274.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452845.6      0.21     219.5     274.6 path/path/path/add_out_reg[37]/D
    0:05:00  452849.8      0.21     219.4     274.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:00  452854.4      0.21     219.1     274.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  452857.5      0.21     219.2     274.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:01  452866.3      0.21     219.1     298.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  452869.2      0.21     219.0     298.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:01  452882.0      0.21     218.3     298.4 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:01  452895.8      0.21     218.2     311.5 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:01  452897.2      0.21     218.1     311.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:01  452899.3      0.21     218.0     311.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:01  452911.0      0.21     217.6     324.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:01  452911.8      0.21     217.5     324.5 path/genblk1[28].path/path/add_out_reg[39]/D
    0:05:01  452912.9      0.21     217.2     324.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  452921.1      0.21     216.8     324.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  452933.4      0.21     216.6     340.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:02  452936.5      0.21     216.5     340.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:02  452939.7      0.21     216.3     340.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:02  452942.7      0.21     216.2     340.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:02  452947.5      0.21     216.0     340.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:02  452956.5      0.21     215.7     340.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:02  452957.6      0.21     215.6     340.4 path/genblk1[27].path/path/add_out_reg[34]/D
    0:05:02  452958.4      0.21     215.6     340.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  452961.8      0.21     215.5     340.4 path/genblk1[15].path/path/add_out_reg[38]/D
    0:05:02  452962.1      0.21     215.5     340.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:02  452967.9      0.21     215.2     340.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  452981.0      0.21     215.1     364.2 path/genblk1[22].path/path/add_out_reg[38]/D
    0:05:03  452986.6      0.21     214.8     364.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:03  453000.9      0.21     214.7     377.2 path/genblk1[14].path/path/add_out_reg[39]/D
    0:05:03  453007.0      0.21     214.4     377.2 path/genblk1[22].path/path/add_out_reg[38]/D
    0:05:03  453009.2      0.21     214.2     377.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:03  453009.7      0.20     214.1     377.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:03  453009.4      0.20     214.0     377.2 path/genblk1[7].path/path/add_out_reg[35]/D
    0:05:03  453012.6      0.20     213.7     377.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453018.2      0.20     213.5     377.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453020.6      0.20     213.4     377.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:03  453035.8      0.20     213.1     424.7 path/genblk1[5].path/path/add_out_reg[35]/D
    0:05:03  453041.1      0.20     213.0     424.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:03  453044.3      0.20     212.7     424.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:04  453048.5      0.20     212.7     424.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:04  453055.7      0.20     212.6     424.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:04  453057.8      0.20     212.4     424.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:04  453068.5      0.20     212.0     424.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:04  453072.2      0.20     212.0     424.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:04  453073.8      0.20     211.9     424.7 path/genblk1[15].path/path/add_out_reg[36]/D
    0:05:04  453076.7      0.20     211.8     424.7 path/genblk1[17].path/path/add_out_reg[35]/D
    0:05:04  453086.0      0.20     211.5     472.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:04  453094.6      0.20     211.4     472.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:04  453101.5      0.20     211.2     472.3 path/genblk1[23].path/path/add_out_reg[35]/D
    0:05:04  453103.6      0.20     211.1     472.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:04  453109.2      0.20     211.0     472.3 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:05  453111.6      0.20     210.8     472.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:05  453116.6      0.20     210.7     472.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  453119.6      0.20     210.6     472.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:05  453119.8      0.20     210.5     472.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:05  453122.7      0.20     210.2     472.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:05  453122.2      0.20     210.2     472.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:05  453128.9      0.20     210.1     472.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:05  453130.5      0.20     209.9     472.3 path/genblk1[1].path/path/add_out_reg[37]/D
    0:05:05  453135.2      0.20     210.1     472.3 path/genblk1[21].path/path/add_out_reg[34]/D
    0:05:05  453141.4      0.20     209.9     472.3 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:05  453155.5      0.20     209.8     488.2 path/genblk1[22].path/path/add_out_reg[39]/D
    0:05:05  453160.3      0.20     209.6     488.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:06  453164.5      0.20     209.5     488.2 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:06  453180.2      0.20     209.2     501.3 path/genblk1[4].path/path/add_out_reg[37]/D
    0:05:06  453183.1      0.20     209.1     501.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:06  453187.1      0.20     208.8     501.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:06  453193.0      0.20     208.6     501.3 path/genblk1[21].path/path/add_out_reg[34]/D
    0:05:06  453196.7      0.20     208.5     501.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:06  453203.1      0.20     208.0     501.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:06  453206.3      0.20     208.0     501.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:06  453211.3      0.20     207.7     501.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:06  453215.6      0.20     207.4     501.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:06  453217.4      0.20     207.4     501.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  453223.6      0.20     207.2     501.3 path/genblk1[26].path/path/add_out_reg[38]/D
    0:05:07  453228.9      0.20     207.0     501.3 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:07  453230.5      0.20     206.9     501.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:07  453239.0      0.20     206.7     501.3 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:07  453245.4      0.20     206.5     501.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:07  453258.1      0.20     206.4     517.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:07  453273.6      0.20     206.3     541.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  453278.6      0.20     206.3     541.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:07  453292.5      0.20     206.1     541.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:07  453298.0      0.20     205.9     541.0 path/genblk1[28].path/path/add_out_reg[35]/D
    0:05:07  453300.7      0.20     205.7     541.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:08  453306.0      0.19     205.7     541.0 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:08  453323.3      0.19     205.4     541.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:08  453338.7      0.19     205.4     588.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:08  453344.3      0.19     205.2     588.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:08  453352.6      0.19     205.0     588.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  453357.4      0.19     204.9     588.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:08  453363.2      0.19     204.6     588.3 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:08  453376.5      0.19     204.5     604.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:08  453382.9      0.19     204.5     604.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  453386.1      0.19     204.4     604.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:08  453387.4      0.19     204.4     604.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:08  453389.5      0.19     204.5     604.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:08  453394.1      0.19     204.5     604.2 path/genblk1[21].path/path/add_out_reg[34]/D
    0:05:09  453398.3      0.19     204.5     604.2 path/genblk1[3].path/path/add_out_reg[38]/D
    0:05:09  453399.4      0.19     204.3     604.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:09  453403.1      0.19     204.3     604.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:09  453405.2      0.19     204.3     604.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:09  453415.1      0.19     204.0     604.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:09  453417.5      0.19     203.9     604.2 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:09  453419.6      0.19     203.9     604.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:09  453426.0      0.19     203.8     604.2 path/genblk1[5].path/path/add_out_reg[35]/D
    0:05:09  453429.7      0.19     203.5     604.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:09  453439.3      0.19     203.3     617.3 path/genblk1[10].path/path/add_out_reg[33]/D
    0:05:09  453448.9      0.19     203.3     633.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:09  453454.4      0.19     203.0     633.2 path/genblk1[6].path/path/add_out_reg[31]/D
    0:05:10  453454.2      0.19     202.8     633.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:10  453467.7      0.19     202.5     646.3 path/genblk1[2].path/path/add_out_reg[39]/D
    0:05:10  453471.2      0.19     202.5     646.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:10  453478.1      0.19     202.3     646.3 path/genblk1[16].path/path/add_out_reg[39]/D
    0:05:10  453484.0      0.19     202.2     646.3 path/genblk1[3].path/path/add_out_reg[38]/D
    0:05:10  453486.6      0.19     202.1     646.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:10  453489.0      0.19     201.9     646.3 path/genblk1[27].path/path/add_out_reg[34]/D
    0:05:10  453490.9      0.19     202.0     646.3 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:10  453505.0      0.19     201.9     693.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:10  453510.3      0.19     201.7     693.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:10  453512.7      0.19     201.6     693.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:11  453516.2      0.19     201.7     693.7 path/genblk1[9].path/path/add_out_reg[35]/D
    0:05:11  453518.6      0.19     201.7     693.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453522.8      0.19     201.5     693.7 path/genblk1[5].path/path/add_out_reg[35]/D
    0:05:11  453540.1      0.19     201.3     719.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:05:11  453545.4      0.19     201.1     719.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:11  453560.6      0.19     201.1     719.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:11  453566.2      0.19     201.0     719.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453568.6      0.19     201.0     719.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:11  453571.0      0.19     201.0     719.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453575.2      0.19     200.8     719.8 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453575.5      0.19     200.6     719.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:11  453578.9      0.19     200.6     719.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453588.2      0.19     200.1     719.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:12  453592.0      0.19     199.9     719.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:12  453593.0      0.19     199.9     719.8 path/genblk1[6].path/path/add_out_reg[33]/D
    0:05:12  453597.0      0.19     199.7     719.8 path/genblk1[27].path/path/add_out_reg[34]/D
    0:05:12  453601.5      0.19     199.5     719.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453613.0      0.19     199.4     743.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  453616.2      0.19     199.1     743.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:12  453619.6      0.19     199.1     743.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:12  453622.6      0.19     198.9     743.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:12  453625.0      0.19     198.8     743.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453628.9      0.19     198.5     743.6 path/genblk1[9].path/path/add_out_reg[38]/D
    0:05:12  453632.7      0.19     198.6     743.6 path/genblk1[10].path/path/add_out_reg[35]/D
    0:05:13  453635.1      0.19     198.5     743.6 path/genblk1[3].path/path/add_out_reg[38]/D
    0:05:13  453640.1      0.19     198.1     743.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:13  453643.8      0.19     198.3     743.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:13  453644.6      0.19     198.2     743.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:13  453647.0      0.19     198.1     743.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:13  453651.0      0.19     198.1     743.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:13  453651.6      0.19     198.0     743.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:13  453658.2      0.19     198.0     743.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:13  453671.2      0.19     197.9     759.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:13  453677.1      0.19     197.8     759.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:13  453683.5      0.19     197.8     759.5 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:13  453688.0      0.18     197.7     759.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:13  453693.3      0.18     197.4     759.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:13  453699.4      0.18     197.4     759.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:14  453702.1      0.18     197.1     759.5 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:14  453719.4      0.18     196.6     772.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:14  453722.8      0.18     196.5     772.6 path/genblk1[6].path/path/add_out_reg[33]/D
    0:05:14  453730.8      0.18     196.3     772.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  453733.0      0.18     196.1     772.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  453743.6      0.18     195.9     788.5 path/genblk1[16].path/path/add_out_reg[35]/D
    0:05:14  453747.8      0.18     195.8     788.5 path/path/path/add_out_reg[38]/D
    0:05:14  453749.7      0.18     195.8     788.5 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:14  453752.9      0.18     195.7     788.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:14  453754.5      0.18     195.6     788.5 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:14  453758.0      0.18     195.4     788.5 path/genblk1[12].path/path/add_out_reg[37]/D
    0:05:14  453764.3      0.18     195.3     788.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:15  453767.0      0.18     195.2     788.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:15  453768.9      0.18     195.1     788.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:15  453772.6      0.18     195.0     788.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  453788.3      0.18     194.8     799.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:15  453806.1      0.18     194.5     846.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:15  453815.9      0.18     194.3     846.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:15  453818.9      0.18     194.1     846.3 path/genblk1[4].path/path/add_out_reg[35]/D
    0:05:15  453831.9      0.18     194.0     893.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  453833.0      0.18     193.8     893.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  453836.2      0.18     193.8     893.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:15  453838.8      0.18     193.8     893.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  453842.0      0.18     193.7     893.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  453848.4      0.18     193.5     893.7 path/genblk1[14].path/path/add_out_reg[37]/D
    0:05:16  453851.3      0.18     193.4     893.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  453847.3      0.18     193.2     869.9 path/genblk1[21].path/path/add_out_reg[38]/D
    0:05:16  453857.4      0.18     192.9     869.9 path/genblk1[21].path/path/add_out_reg[38]/D
    0:05:16  453866.0      0.18     192.7     869.9 path/genblk1[6].path/path/add_out_reg[33]/D
    0:05:16  453867.8      0.18     192.7     869.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  453871.8      0.18     192.6     869.9 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:16  453873.7      0.18     192.5     869.9 path/genblk1[1].path/path/add_out_reg[39]/D
    0:05:16  453880.8      0.18     192.4     869.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:16  453889.9      0.18     192.4     869.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453892.0      0.18     192.3     869.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453911.2      0.18     192.2     893.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:17  453917.3      0.18     192.0     893.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453917.8      0.18     192.0     893.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:17  453922.1      0.18     191.7     893.7 path/path/path/add_out_reg[38]/D
    0:05:17  453924.2      0.18     191.7     893.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453925.8      0.18     191.6     893.7 path/genblk1[16].path/path/add_out_reg[35]/D
    0:05:17  453929.3      0.18     191.4     893.7 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:17  453934.6      0.18     191.3     893.7 path/genblk1[12].path/path/add_out_reg[37]/D
    0:05:17  453935.6      0.18     191.3     893.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:17  453939.9      0.18     190.6     893.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:18  453941.5      0.18     190.6     893.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:18  453954.8      0.18     190.4     941.1 path/genblk1[14].path/path/add_out_reg[37]/D
    0:05:18  453959.8      0.18     190.3     941.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:18  453961.4      0.18     190.3     941.1 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:18  453962.8      0.18     190.1     941.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:18  453966.0      0.18     190.1     941.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:18  453972.9      0.18     189.9     941.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:18  453975.3      0.18     189.8     941.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:18  453982.2      0.18     189.6     941.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:18  453989.1      0.18     189.4     941.1 path/genblk1[21].path/path/add_out_reg[35]/D
    0:05:18  453989.9      0.18     189.3     941.1 path/genblk1[3].path/path/add_out_reg[35]/D
    0:05:18  453990.4      0.18     189.3     941.1 path/genblk1[18].path/path/add_out_reg[35]/D
    0:05:19  454001.9      0.18     189.2     988.4 path/genblk1[20].path/path/add_out_reg[33]/D
    0:05:19  454003.2      0.18     189.1     988.4 path/genblk1[23].path/path/add_out_reg[37]/D
    0:05:19  454005.3      0.18     188.9     988.4 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:19  454007.5      0.18     188.7     988.4 path/genblk1[21].path/path/add_out_reg[38]/D
    0:05:19  454011.7      0.18     188.6     988.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:19  454017.6      0.18     188.6     988.4 path/genblk1[30].path/path/add_out_reg[38]/D
    0:05:19  454025.6      0.18     188.5    1035.7 path/genblk1[17].path/path/add_out_reg[37]/D
    0:05:19  454030.9      0.18     188.4    1035.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:19  454032.7      0.18     188.1    1035.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:19  454033.8      0.18     188.1    1035.7 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:19  454034.1      0.18     188.0    1035.7 path/genblk1[12].path/path/add_out_reg[37]/D
    0:05:19  454035.1      0.18     187.9    1035.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:19  454038.1      0.18     187.8    1035.7 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:20  454039.1      0.18     187.8    1035.7 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:20  454049.8      0.18     187.7    1048.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:20  454051.1      0.18     187.7    1048.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:20  454066.2      0.18     187.4    1096.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:20  454070.2      0.18     187.3    1096.4 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:20  454074.2      0.18     187.2    1096.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:20  454078.8      0.18     187.0    1096.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:20  454081.7      0.17     186.7    1096.4 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:20  454083.8      0.17     186.7    1096.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:20  454087.3      0.17     186.7    1096.4 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:20  454089.9      0.17     186.4    1096.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:20  454090.7      0.17     186.4    1096.4 path/genblk1[30].path/path/add_out_reg[38]/D
    0:05:20  454096.8      0.17     186.2    1096.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:21  454103.8      0.17     186.1    1096.3 path/genblk1[12].path/path/add_out_reg[37]/D
    0:05:21  454109.1      0.17     185.9    1096.3 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:21  454119.7      0.17     185.8    1112.2 path/genblk1[10].path/path/add_out_reg[38]/D
    0:05:21  454123.7      0.17     185.9    1112.2 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:21  454130.1      0.17     185.8    1112.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:21  454148.2      0.17     185.5    1159.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:21  454159.1      0.17     185.2    1159.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:21  454170.5      0.17     184.9    1159.8 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:21  454172.9      0.17     184.8    1159.8 path/genblk1[5].path/path/add_out_reg[38]/D
    0:05:21  454173.4      0.17     184.7    1159.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:21  454175.6      0.17     184.6    1157.9 path/genblk1[12].path/path/add_out_reg[37]/D
    0:05:22  454176.9      0.17     184.5    1157.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:22  454187.8      0.17     184.6    1157.9 path/genblk1[17].path/path/add_out_reg[39]/D
    0:05:22  454190.7      0.17     184.5    1157.9 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:22  454193.1      0.17     184.4    1157.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:22  454193.1      0.17     184.3    1157.9 path/genblk1[14].path/path/add_out_reg[37]/D
    0:05:22  454195.3      0.17     184.3    1157.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:22  454196.6      0.17     184.2    1157.9 path/genblk1[6].path/path/add_out_reg[33]/D
    0:05:22  454203.8      0.17     184.0    1157.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:22  454205.4      0.17     183.9    1157.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:22  454214.9      0.17     183.8    1157.9 path/genblk1[9].path/path/add_out_reg[33]/D
    0:05:22  454220.5      0.17     183.6    1157.9 path/genblk1[10].path/path/add_out_reg[38]/D
    0:05:22  454222.9      0.17     183.5    1157.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:23  454223.7      0.17     183.1    1157.9 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:23  454225.3      0.17     183.1    1157.9 path/genblk1[4].path/path/add_out_reg[33]/D
    0:05:23  454236.0      0.17     183.0    1171.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:23  454239.9      0.17     183.2    1171.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:05:23  454239.1      0.17     183.0    1155.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:23  454231.4      0.17     183.1    1142.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:23  454237.8      0.17     183.0    1142.1 path/genblk1[19].path/path/add_out_reg[34]/D
    0:05:23  454243.9      0.17     183.0    1142.1 path/genblk1[21].path/path/add_out_reg[38]/D
    0:05:23  454258.3      0.17     182.9    1165.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:23  454263.6      0.17     182.9    1165.8 path/genblk1[1].path/path/add_out_reg[39]/D
    0:05:23  454264.7      0.17     182.7    1165.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:23  454267.1      0.17     182.6    1165.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:24  454272.1      0.17     182.5    1165.8 path/genblk1[4].path/path/add_out_reg[33]/D
    0:05:24  454277.7      0.17     182.5    1165.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  454283.8      0.17     182.4    1165.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:24  454286.2      0.17     182.1    1119.8 path/genblk1[10].path/path/add_out_reg[38]/D
    0:05:24  454287.0      0.17     181.9    1119.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:24  454292.3      0.17     182.2    1119.8 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:24  454293.4      0.17     182.1    1119.8 path/genblk1[19].path/path/add_out_reg[34]/D
    0:05:24  454295.3      0.17     182.1    1119.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:24  454296.1      0.17     182.1    1119.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:24  454295.3      0.17     182.0    1119.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:24  454297.1      0.17     182.1    1119.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:24  454300.3      0.17     181.9    1119.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:24  454310.4      0.17     181.6    1119.8 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:25  454313.9      0.17     181.6    1119.8 path/genblk1[10].path/path/add_out_reg[38]/D
    0:05:25  454317.4      0.17     181.5    1119.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:25  454319.2      0.17     181.4    1119.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:25  454321.1      0.17     181.3    1119.8 path/genblk1[1].path/path/add_out_reg[39]/D
    0:05:25  454325.9      0.17     181.2    1119.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:25  454326.1      0.17     181.0    1119.8 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:25  454328.0      0.17     180.9    1119.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:25  454330.9      0.17     180.8    1119.8 path/genblk1[10].path/path/add_out_reg[38]/D
    0:05:25  454342.4      0.17     180.7    1135.7 path/genblk1[18].path/path/add_out_reg[35]/D
    0:05:25  454351.1      0.17     180.3    1135.7 path/genblk1[6].path/path/add_out_reg[33]/D
    0:05:26  454356.7      0.17     180.2    1135.7 path/genblk1[18].path/path/add_out_reg[35]/D
    0:05:26  454360.2      0.17     180.1    1135.7 path/genblk1[2].path/path/add_out_reg[38]/D
    0:05:26  454372.4      0.17     180.0    1159.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:26  454384.1      0.17     179.9    1183.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:26  454393.4      0.17     179.8    1196.2 path/genblk1[31].path/path/add_out_reg[38]/D
    0:05:26  454413.6      0.17     179.4    1267.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:26  454424.0      0.17     179.3    1314.7 path/genblk1[21].path/path/add_out_reg[37]/D
    0:05:26  454426.1      0.17     179.2    1314.7 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:26  454432.3      0.17     179.2    1314.7 path/genblk1[18].path/path/add_out_reg[35]/D
    0:05:26  454438.9      0.17     179.0    1314.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:26  454449.6      0.17     179.0    1338.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:27  454457.3      0.17     179.2    1338.5 path/genblk1[5].path/path/add_out_reg[38]/D
    0:05:27  454463.7      0.17     179.2    1338.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:27  454463.4      0.17     179.0    1338.5 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:27  454466.3      0.17     178.8    1338.5 path/genblk1[31].path/path/add_out_reg[38]/D
    0:05:27  454469.2      0.17     178.7    1338.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:27  454470.6      0.17     178.6    1338.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:27  454473.8      0.17     178.5    1338.5 path/genblk1[24].path/path/add_out_reg[36]/D
    0:05:27  454479.6      0.16     178.2    1338.5 path/genblk1[28].path/path/add_out_reg[34]/D
    0:05:27  454486.5      0.16     178.0    1338.5 path/genblk1[31].path/path/add_out_reg[38]/D
    0:05:27  454491.8      0.16     177.9    1338.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:27  454493.4      0.16     177.8    1338.5 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:28  454501.7      0.16     177.7    1338.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:28  454515.0      0.16     177.4    1338.5 path/genblk1[24].path/path/add_out_reg[36]/D
    0:05:28  454520.8      0.16     177.2    1338.5 path/genblk1[3].path/path/add_out_reg[34]/D
    0:05:28  454525.9      0.16     177.0    1338.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:28  454528.0      0.16     176.9    1338.5 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:28  454535.5      0.16     176.8    1338.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:28  454541.1      0.16     176.7    1338.5 path/genblk1[7].path/path/add_out_reg[39]/D
    0:05:28  454541.9      0.16     176.6    1338.5 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:28  454544.3      0.16     176.5    1338.5 path/genblk1[28].path/path/add_out_reg[34]/D
    0:05:28  454555.7      0.16     176.5    1386.0 path/genblk1[4].path/path/add_out_reg[33]/D
    0:05:28  454562.1      0.16     176.3    1386.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  454575.4      0.16     176.2    1433.4 path/genblk1[18].path/path/add_out_reg[35]/D
    0:05:29  454588.4      0.16     176.0    1457.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:29  454593.7      0.16     176.0    1457.2 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:29  454594.0      0.16     175.9    1457.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:29  454598.0      0.16     175.7    1457.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:29  454614.2      0.16     175.6    1457.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  454615.5      0.16     175.4    1457.2 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:29  454631.2      0.16     175.3    1504.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:29  454635.0      0.16     175.2    1504.5 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:29  454636.0      0.16     174.9    1504.5 path/genblk1[29].path/path/add_out_reg[35]/D
    0:05:29  454642.9      0.16     174.9    1504.5 path/genblk1[12].path/path/add_out_reg[37]/D
    0:05:30  454644.3      0.16     174.8    1504.5 path/genblk1[6].path/path/add_out_reg[33]/D
    0:05:30  454646.7      0.16     174.7    1504.5 path/genblk1[24].path/path/add_out_reg[36]/D
    0:05:30  454646.4      0.16     174.7    1504.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:30  454650.9      0.16     174.6    1504.5 path/genblk1[9].path/path/add_out_reg[33]/D
    0:05:30  454654.6      0.16     174.5    1504.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:30  454658.4      0.16     174.2    1504.5 path/genblk1[29].path/path/add_out_reg[35]/D
    0:05:30  454658.9      0.16     174.1    1504.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:30  454655.4      0.16     174.0    1488.6 path/genblk1[28].path/path/add_out_reg[34]/D
    0:05:30  454657.0      0.16     173.9    1488.6 path/genblk1[12].path/path/add_out_reg[37]/D
    0:05:30  454661.0      0.16     173.9    1488.6 path/path/path/add_out_reg[39]/D
    0:05:30  454665.5      0.16     173.7    1488.6 path/genblk1[15].path/path/add_out_reg[37]/D
    0:05:30  454670.9      0.16     173.6    1488.6 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:31  454675.4      0.16     173.5    1488.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:31  454679.1      0.16     173.4    1488.6 path/genblk1[1].path/path/add_out_reg[38]/D
    0:05:31  454680.7      0.16     173.3    1488.6 path/genblk1[5].path/path/add_out_reg[38]/D
    0:05:31  454682.0      0.16     173.3    1488.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:31  454691.3      0.16     173.2    1488.6 path/genblk1[12].path/path/add_out_reg[37]/D
    0:05:31  454694.3      0.16     173.2    1488.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:31  454702.8      0.16     173.1    1488.6 path/genblk1[3].path/path/add_out_reg[34]/D
    0:05:31  454706.8      0.16     172.8    1488.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:31  454712.6      0.16     172.7    1488.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:31  454718.7      0.16     172.6    1488.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:31  454726.5      0.16     172.5    1488.6 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:32  454729.9      0.16     172.5    1488.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:32  454724.6      0.16     172.4    1445.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:32  454730.7      0.16     172.3    1445.6 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:32  454733.6      0.16     172.3    1445.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:32  454734.4      0.16     172.2    1445.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:32  454747.2      0.16     172.2    1458.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:32  454751.2      0.16     172.1    1458.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:32  454752.3      0.16     172.1    1458.6 path/path/path/add_out_reg[39]/D
    0:05:32  454753.1      0.16     172.2    1458.6 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:32  454753.3      0.16     172.1    1458.6 path/genblk1[22].path/path/add_out_reg[38]/D
    0:05:32  454760.0      0.16     172.1    1458.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:32  454761.6      0.16     172.1    1458.6 path/genblk1[3].path/path/add_out_reg[35]/D
    0:05:32  454768.8      0.16     171.9    1458.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:33  454771.1      0.16     171.8    1458.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:33  454775.7      0.16     171.8    1458.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  454777.0      0.16     171.8    1458.6 path/genblk1[1].path/path/add_out_reg[38]/D
    0:05:33  454779.9      0.16     171.7    1458.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:33  454774.1      0.16     171.7    1413.0 path/genblk1[27].path/path/add_out_reg[33]/D
    0:05:33  454777.0      0.16     171.5    1413.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:33  454779.1      0.16     171.4    1413.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:33  454781.8      0.16     171.1    1413.0 path/genblk1[20].path/path/add_out_reg[33]/D
    0:05:33  454790.8      0.16     171.0    1413.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:05:33  454791.1      0.16     170.9    1413.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:33  454792.4      0.16     170.9    1413.0 path/path/path/add_out_reg[39]/D
    0:05:34  454793.2      0.16     170.8    1413.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:34  454793.8      0.16     170.7    1413.0 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:34  454799.6      0.16     170.7    1413.0 path/path/path/add_out_reg[39]/D
    0:05:34  454801.2      0.16     170.5    1413.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:34  454809.7      0.16     170.5    1413.0 path/genblk1[15].path/path/add_out_reg[37]/D
    0:05:34  454814.2      0.16     170.3    1413.0 path/genblk1[4].path/path/add_out_reg[33]/D
    0:05:34  454817.2      0.16     170.2    1413.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:34  454817.2      0.16     170.1    1413.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:34  454824.3      0.16     170.0    1413.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:34  454828.3      0.16     170.1    1413.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:05:34  454840.8      0.16     170.0    1460.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:34  454845.6      0.16     169.9    1460.4 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:35  454846.7      0.16     169.8    1460.4 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:35  454846.4      0.16     169.7    1460.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:35  454850.7      0.16     169.7    1460.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:35  454848.0      0.16     169.7    1422.9 path/genblk1[9].path/path/add_out_reg[33]/D
    0:05:35  454849.1      0.16     169.6    1422.9 path/genblk1[5].path/path/add_out_reg[33]/D
    0:05:35  454850.9      0.16     169.5    1422.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:35  454853.6      0.16     169.6    1422.9 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:35  454850.2      0.16     169.5    1376.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:35  454853.3      0.16     169.5    1376.9 path/genblk1[3].path/path/add_out_reg[38]/D
    0:05:35  454857.9      0.16     169.5    1376.9 path/genblk1[18].path/path/add_out_reg[35]/D
    0:05:35  454869.3      0.16     169.2    1376.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:35  454872.0      0.16     169.2    1376.9 path/genblk1[13].path/path/add_out_reg[36]/D
    0:05:36  454899.6      0.16     169.1    1416.5 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:36  454899.9      0.16     169.0    1416.5 path/genblk1[6].path/path/add_out_reg[39]/D
    0:05:36  454906.8      0.16     168.9    1416.5 path/genblk1[3].path/path/add_out_reg[38]/D
    0:05:36  454909.7      0.16     168.6    1416.5 path/genblk1[19].path/path/add_out_reg[37]/D
    0:05:36  454909.2      0.16     168.5    1416.5 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:36  454907.3      0.16     168.5    1416.5 path/genblk1[20].path/path/add_out_reg[33]/D
    0:05:36  454908.1      0.16     168.2    1416.5 path/genblk1[17].path/path/add_out_reg[38]/D
    0:05:36  454907.6      0.16     168.1    1416.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:36  454903.1      0.16     168.0    1403.4 path/genblk1[5].path/path/add_out_reg[33]/D
    0:05:36  454917.2      0.16     168.0    1451.0 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:37  454920.9      0.16     167.9    1451.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:37  454922.5      0.15     167.9    1451.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:37  454925.2      0.15     167.8    1451.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:37  454932.9      0.15     167.7    1451.0 path/genblk1[15].path/path/add_out_reg[37]/D
    0:05:37  454934.5      0.15     167.7    1451.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:05:37  454943.8      0.15     167.6    1474.7 path/genblk1[12].path/path/add_out_reg[36]/D
    0:05:37  454935.8      0.15     167.5    1415.7 path/genblk1[16].path/path/add_out_reg[37]/D
    0:05:37  454932.3      0.15     167.4    1391.9 path/genblk1[21].path/path/add_out_reg[38]/D
    0:05:37  454938.7      0.15     167.4    1391.9 path/genblk1[1].path/path/add_out_reg[33]/D
    0:05:37  454940.9      0.15     167.5    1391.9 path/genblk1[4].path/path/add_out_reg[33]/D
    0:05:37  454941.4      0.15     167.5    1391.9 path/genblk1[3].path/path/add_out_reg[38]/D
    0:05:37  454941.4      0.15     167.4    1391.8 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:37  454940.3      0.15     167.4    1391.8 path/genblk1[21].path/path/add_out_reg[38]/D
    0:05:38  454942.5      0.15     167.4    1391.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:38  454944.3      0.15     167.3    1391.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  454951.5      0.15     167.2    1391.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:38  454958.7      0.15     167.1    1391.8 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:38  454962.4      0.15     166.9    1391.8 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:38  454966.9      0.15     166.7    1391.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:38  454971.2      0.15     166.8    1391.8 path/genblk1[21].path/path/add_out_reg[38]/D
    0:05:38  454971.2      0.15     166.8    1391.8 path/genblk1[5].path/path/add_out_reg[33]/D
    0:05:38  454973.8      0.15     166.6    1391.8 path/genblk1[5].path/path/add_out_reg[33]/D
    0:05:38  454974.1      0.15     166.6    1391.8 path/genblk1[16].path/path/add_out_reg[36]/D
    0:05:39  454975.7      0.15     166.5    1391.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:39  454977.8      0.15     166.5    1391.8 path/genblk1[14].path/path/add_out_reg[37]/D
    0:05:39  454999.6      0.15     166.3    1455.0 path/genblk1[20].path/path/add_out_reg[33]/D
    0:05:39  454999.9      0.15     166.3    1455.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:05:39  455009.0      0.15     166.3    1502.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:39  455014.8      0.15     166.3    1502.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:39  455015.3      0.15     166.1    1502.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:39  455029.2      0.15     166.1    1502.4 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:39  455026.8      0.15     166.0    1502.4 path/genblk1[30].path/path/add_out_reg[39]/D
    0:05:39  455028.9      0.15     165.9    1502.4 path/genblk1[18].path/path/add_out_reg[37]/D
    0:05:39  455032.6      0.15     165.8    1502.4 path/genblk1[21].path/path/add_out_reg[38]/D
    0:05:39  455032.1      0.15     165.7    1502.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:40  455039.3      0.15     165.6    1502.4 path/genblk1[21].path/path/add_out_reg[38]/D
    0:05:40  455039.0      0.15     165.6    1502.4 path/genblk1[22].path/path/add_out_reg[35]/D
    0:05:40  455053.4      0.15     165.5    1526.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:40  455052.3      0.15     165.4    1526.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:40  455056.6      0.15     165.3    1526.0 path/genblk1[15].path/path/add_out_reg[37]/D
    0:05:40  455065.3      0.15     165.3    1526.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:40  455068.5      0.15     165.2    1526.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:40  455066.9      0.15     165.0    1488.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  455073.3      0.15     164.7    1488.5 path/genblk1[21].path/path/add_out_reg[35]/D
    0:05:40  455065.6      0.15     164.7    1472.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:40  455071.5      0.15     164.6    1472.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:40  455072.8      0.15     164.6    1472.6 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:40  455073.9      0.15     164.4    1472.6 path/genblk1[22].path/path/add_out_reg[35]/D
    0:05:41  455085.6      0.15     164.3    1519.9 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:41  455086.1      0.15     164.2    1519.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:05:41  455091.4      0.15     163.9    1519.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:05:41  455091.7      0.15     163.9    1519.9 path/genblk1[20].path/path/add_out_reg[33]/D
    0:05:41  455093.8      0.15     163.8    1519.9 path/genblk1[12].path/path/add_out_reg[36]/D
    0:05:41  455097.5      0.15     163.7    1519.9 path/genblk1[28].path/path/add_out_reg[33]/D
    0:05:41  455102.6      0.15     163.7    1519.9 path/genblk1[3].path/path/add_out_reg[38]/D
    0:05:41  455097.8      0.15     163.5    1474.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:41  455101.0      0.15     163.8    1474.3 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:41  455103.4      0.15     163.7    1474.3 path/genblk1[1].path/path/add_out_reg[39]/D
    0:05:41  455104.2      0.15     163.6    1474.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:41  455106.0      0.15     163.5    1474.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:42  455110.0      0.15     163.4    1474.3 path/genblk1[27].path/path/add_out_reg[34]/D
    0:05:42  455103.6      0.15     163.5    1450.6 path/genblk1[15].path/path/add_out_reg[37]/D
    0:05:42  455103.6      0.15     163.5    1450.6 path/genblk1[13].path/path/add_out_reg[37]/D
    0:05:42  455119.1      0.15     163.4    1498.1 path/genblk1[2].path/path/add_out_reg[39]/D
    0:05:42  455120.7      0.15     163.4    1498.1 path/genblk1[27].path/path/add_out_reg[34]/D
    0:05:42  455125.7      0.15     163.2    1498.1 path/genblk1[16].path/path/add_out_reg[36]/D
    0:05:42  455132.9      0.15     163.2    1498.1 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:42  455134.0      0.15     163.2    1498.1 path/genblk1[3].path/path/add_out_reg[38]/D
    0:05:42  455139.3      0.15     163.0    1498.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:42  455131.6      0.15     162.9    1452.5 path/genblk1[25].path/path/add_out_reg[34]/D
    0:05:42  455134.0      0.15     162.9    1452.5 path/genblk1[28].path/path/add_out_reg[33]/D
    0:05:42  455134.0      0.15     162.9    1452.5 path/genblk1[3].path/path/add_out_reg[38]/D
    0:05:42  455143.3      0.15     162.7    1452.5 path/genblk1[5].path/path/add_out_reg[33]/D
    0:05:43  455149.1      0.15     162.5    1452.5 path/genblk1[15].path/path/add_out_reg[37]/D
    0:05:43  455150.2      0.15     162.7    1452.5 path/genblk1[30].path/path/add_out_reg[38]/D
    0:05:43  455160.3      0.15     162.7    1500.1 path/genblk1[11].path/path/add_out_reg[33]/D
    0:05:43  455170.9      0.15     162.6    1516.0 path/genblk1[5].path/path/add_out_reg[33]/D
    0:05:43  455176.0      0.15     162.6    1516.0 path/genblk1[21].path/path/add_out_reg[35]/D
    0:05:43  455176.0      0.15     162.5    1516.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:43  455178.4      0.15     162.3    1515.9 path/genblk1[28].path/path/add_out_reg[33]/D
    0:05:43  455177.3      0.15     162.2    1515.9 path/genblk1[9].path/path/add_out_reg[33]/D
    0:05:43  455180.0      0.15     162.2    1515.9 path/genblk1[6].path/path/add_out_reg[32]/D
    0:05:43  455180.5      0.15     162.2    1515.9 path/genblk1[5].path/path/add_out_reg[33]/D
    0:05:43  455180.5      0.15     162.2    1515.9 path/genblk1[13].path/path/add_out_reg[37]/D
    0:05:43  455180.0      0.15     162.2    1515.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:05:43  455183.7      0.15     161.9    1515.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:44  455185.8      0.15     162.1    1515.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:44  455193.0      0.15     162.0    1515.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:44  455196.5      0.15     161.9    1515.9 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:44  455196.2      0.15     161.8    1515.9 path/genblk1[6].path/path/add_out_reg[36]/D
    0:05:44  455196.2      0.15     161.8    1515.9 path/genblk1[27].path/path/add_out_reg[34]/D
    0:05:44  455196.0      0.15     161.8    1515.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:44  455197.0      0.15     161.7    1515.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:44  455201.5      0.15     161.6    1515.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:44  455202.3      0.15     161.6    1515.9 path/genblk1[19].path/path/add_out_reg[37]/D
    0:05:44  455203.7      0.15     161.6    1515.9 path/genblk1[16].path/path/add_out_reg[36]/D
    0:05:44  455204.7      0.15     161.4    1515.9 path/genblk1[15].path/path/add_out_reg[35]/D
    0:05:44  455206.6      0.15     161.3    1515.9 path/genblk1[15].path/path/add_out_reg[35]/D
    0:05:44  455210.3      0.15     161.0    1515.9 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:44  455211.4      0.15     161.0    1515.9 path/genblk1[2].path/path/add_out_reg[39]/D
    0:05:45  455211.4      0.15     160.9    1515.9 path/genblk1[30].path/path/add_out_reg[38]/D
    0:05:45  455212.2      0.15     160.8    1515.9 path/genblk1[17].path/path/add_out_reg[38]/D
    0:05:45  455214.3      0.15     160.7    1515.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:45  455217.2      0.15     160.6    1515.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:45  455220.2      0.15     160.5    1515.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:45  455221.2      0.15     160.5    1515.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:45  455222.6      0.15     160.5    1515.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:45  455227.6      0.15     160.5    1515.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:45  455229.2      0.15     160.3    1515.9 path/genblk1[21].path/path/add_out_reg[35]/D
    0:05:45  455233.7      0.15     160.2    1515.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:45  455240.6      0.15     160.1    1515.9 path/genblk1[10].path/path/add_out_reg[35]/D
    0:05:45  455241.7      0.15     160.1    1515.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:46  455245.4      0.15     160.0    1515.8 path/genblk1[27].path/path/add_out_reg[34]/D
    0:05:52  455246.0      0.15     160.0    1515.8                          
    0:05:54  455165.4      0.15     160.0    1515.8                          
    0:05:56  454927.0      0.15     160.0    1515.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:56  454927.0      0.15     160.0    1515.8                          
    0:05:56  454768.2      0.15     159.6     404.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/net290627
    0:05:56  454615.0      0.15     159.4      32.4 path/genblk1[28].path/path/net290013
    0:05:57  454606.5      0.15     159.4      23.8 path/genblk1[21].path/path/add_out_reg[35]/D
    0:05:57  454609.2      0.15     159.2      23.8 path/genblk1[13].path/path/add_out_reg[37]/D
    0:05:57  454610.5      0.15     159.2      23.8 path/genblk1[10].path/path/add_out_reg[35]/D
    0:05:57  454618.2      0.15     159.1      23.8 path/genblk1[5].path/path/add_out_reg[33]/D
    0:05:57  454619.8      0.15     159.1      23.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:57  454623.5      0.15     159.1      23.8 path/genblk1[2].path/path/add_out_reg[39]/D
    0:05:57  454619.8      0.15     158.9      23.8 path/genblk1[15].path/path/add_out_reg[35]/D
    0:05:58  454620.3      0.15     158.8      23.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:58  454622.2      0.15     158.8      23.8 path/genblk1[22].path/path/add_out_reg[35]/D
    0:05:58  454628.8      0.15     158.7      23.8 path/genblk1[21].path/path/add_out_reg[35]/D
    0:05:58  454635.0      0.15     158.6      23.8 path/genblk1[12].path/path/add_out_reg[36]/D
    0:05:58  454642.4      0.15     158.6      23.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:58  454640.3      0.15     158.6      23.8 path/genblk1[30].path/path/add_out_reg[38]/D
    0:05:58  454644.8      0.15     158.5      23.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:58  454646.9      0.15     158.5      23.8 path/genblk1[21].path/path/add_out_reg[35]/D
    0:05:58  454653.8      0.15     158.4      23.8 path/genblk1[20].path/path/add_out_reg[33]/D
    0:05:58  454653.3      0.14     158.2      23.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:58  454653.8      0.14     158.2      23.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:58  454653.3      0.14     158.1      23.8 path/genblk1[21].path/path/add_out_reg[35]/D
    0:05:59  454652.5      0.14     158.1      23.8 path/genblk1[2].path/path/add_out_reg[39]/D
    0:05:59  454652.2      0.14     158.0      23.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:59  454653.3      0.14     158.0      23.8 path/genblk1[19].path/path/add_out_reg[38]/D
    0:05:59  454654.6      0.14     158.0      23.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:59  454654.9      0.14     158.0      23.8 path/genblk1[5].path/path/add_out_reg[33]/D
    0:05:59  454654.9      0.14     158.0      23.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:59  454658.6      0.14     157.9      23.8 path/genblk1[15].path/path/add_out_reg[35]/D
    0:05:59  454668.5      0.14     157.9      23.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:59  454677.5      0.14     157.9      23.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:59  454677.8      0.14     157.9      23.8 path/genblk1[5].path/path/add_out_reg[33]/D
    0:05:59  454677.3      0.14     157.8      23.8 path/genblk1[13].path/path/add_out_reg[37]/D
    0:05:59  454677.0      0.14     157.8      23.8 path/genblk1[31].path/path/add_out_reg[38]/D
    0:06:00  454679.4      0.14     157.6      23.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:00  454673.5      0.14     157.6      23.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:00  454673.5      0.14     157.6      23.8 path/genblk1[15].path/path/add_out_reg[35]/D
    0:06:00  454673.3      0.14     157.6      23.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:00  454676.2      0.14     157.5      23.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:00  454678.3      0.14     157.4      23.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:00  454681.8      0.14     157.0      23.8 path/genblk1[29].path/path/add_out_reg[38]/D
    0:06:00  454691.3      0.14     157.0      39.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:00  454693.2      0.14     156.9      39.7 path/genblk1[8].path/path/add_out_reg[37]/D
    0:06:00  454698.3      0.14     156.6      39.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:00  454698.8      0.14     156.6      39.7 path/genblk1[12].path/path/add_out_reg[38]/D
    0:06:00  454700.4      0.14     156.5      39.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:01  454699.9      0.14     156.5      39.7 path/genblk1[8].path/path/add_out_reg[37]/D
    0:06:01  454698.8      0.14     156.5      39.7 path/genblk1[1].path/path/add_out_reg[33]/D
    0:06:01  454701.5      0.14     156.4      39.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:01  454702.5      0.14     156.3      39.7 path/genblk1[27].path/path/add_out_reg[39]/D
    0:06:01  454707.8      0.14     156.3      39.7 path/genblk1[14].path/path/add_out_reg[37]/D
    0:06:01  454707.8      0.14     156.3      39.7 path/genblk1[8].path/path/add_out_reg[39]/D
    0:06:01  454707.8      0.14     156.3      39.7 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:01  454715.0      0.14     156.3      39.7 path/genblk1[14].path/path/add_out_reg[37]/D
    0:06:01  454717.7      0.14     156.2      39.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:01  454726.2      0.14     156.1      39.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:01  454727.0      0.14     156.1      39.7 path/genblk1[1].path/path/add_out_reg[34]/D
    0:06:01  454727.8      0.14     156.0      39.7 path/genblk1[2].path/path/add_out_reg[39]/D
    0:06:01  454727.8      0.14     156.0      39.7 path/genblk1[13].path/path/add_out_reg[37]/D
    0:06:02  454728.6      0.14     156.0      39.7 path/genblk1[5].path/path/add_out_reg[33]/D
    0:06:02  454728.6      0.14     155.9      39.7 path/genblk1[20].path/path/add_out_reg[33]/D
    0:06:02  454735.0      0.14     155.9      39.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:02  454743.0      0.14     155.9      39.7 path/genblk1[24].path/path/add_out_reg[37]/D
    0:06:02  454743.2      0.14     155.9      39.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:02  454743.2      0.14     155.8      39.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:02  454744.0      0.14     155.8      39.7 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:02  454744.0      0.14     155.7      39.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:02  454745.1      0.14     155.7      39.7 path/genblk1[2].path/path/add_out_reg[39]/D
    0:06:02  454749.6      0.14     155.6      39.7 path/genblk1[5].path/path/add_out_reg[34]/D
    0:06:02  454753.3      0.14     155.5      39.7 path/genblk1[25].path/path/add_out_reg[37]/D
    0:06:02  454756.0      0.14     155.5      39.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:02  454756.8      0.14     155.4      39.7 path/genblk1[27].path/path/add_out_reg[39]/D
    0:06:02  454755.7      0.14     155.4      39.7 path/genblk1[3].path/path/add_out_reg[38]/D
    0:06:03  454758.4      0.14     155.3      39.7 path/path/path/add_out_reg[37]/D
    0:06:03  454764.8      0.14     155.2      39.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:03  454766.1      0.14     155.2      39.7 path/genblk1[22].path/path/add_out_reg[35]/D
    0:06:03  454766.1      0.14     155.1      39.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:03  454771.1      0.14     155.1      39.7 path/genblk1[29].path/path/add_out_reg[38]/D
    0:06:03  454770.6      0.14     155.2      39.7 path/genblk1[19].path/path/add_out_reg[38]/D
    0:06:03  454783.7      0.14     155.2      39.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:03  454783.1      0.14     155.1      39.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:03  454786.8      0.14     155.1      39.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:03  454787.4      0.14     155.0      39.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:03  454789.2      0.14     155.0      39.7 path/genblk1[21].path/path/add_out_reg[35]/D
    0:06:04  454789.8      0.14     154.9      39.7 path/genblk1[31].path/path/add_out_reg[38]/D
    0:06:04  454781.5      0.14     154.9      39.7 path/genblk1[5].path/path/add_out_reg[34]/D
    0:06:04  454783.9      0.14     154.8      39.7 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:04  454793.2      0.14     154.8      69.3 path/genblk1[5].path/path/add_out_reg[34]/D
    0:06:04  454793.8      0.14     154.8      69.3 path/genblk1[22].path/path/add_out_reg[35]/D
    0:06:04  454797.5      0.14     154.7      69.3 path/genblk1[27].path/path/add_out_reg[39]/D
    0:06:04  454800.9      0.14     154.7      69.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:04  454800.9      0.14     154.6      69.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:04  454801.2      0.14     154.6      69.3 path/genblk1[25].path/path/add_out_reg[37]/D
    0:06:04  454800.7      0.14     154.5      69.3 path/genblk1[13].path/path/add_out_reg[33]/D
    0:06:04  454801.7      0.14     154.5      69.3 path/genblk1[2].path/path/add_out_reg[39]/D
    0:06:04  454801.7      0.14     154.5      69.3 path/genblk1[4].path/path/add_out_reg[38]/D
    0:06:05  454806.8      0.14     154.4      69.3 path/genblk1[20].path/path/add_out_reg[33]/D
    0:06:05  454805.5      0.14     154.3      69.3 path/genblk1[4].path/path/add_out_reg[37]/D
    0:06:05  454808.1      0.14     154.3      69.3 path/genblk1[12].path/path/add_out_reg[35]/D
    0:06:05  454810.3      0.14     154.3      69.3 path/genblk1[18].path/path/add_out_reg[35]/D
    0:06:05  454809.7      0.14     154.2      69.3 path/genblk1[4].path/path/add_out_reg[36]/D
    0:06:05  454811.8      0.14     154.2      69.3 path/genblk1[14].path/path/add_out_reg[37]/D
    0:06:05  454813.7      0.14     154.1      69.3 path/genblk1[16].path/path/add_out_reg[39]/D
    0:06:05  454814.5      0.14     154.0      69.3 path/genblk1[13].path/path/add_out_reg[37]/D
    0:06:05  454814.5      0.14     154.0      69.3 path/genblk1[17].path/path/add_out_reg[38]/D
    0:06:05  454815.8      0.14     153.9      69.3 path/genblk1[27].path/path/add_out_reg[39]/D
    0:06:05  454825.1      0.14     153.9      93.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:05  454830.5      0.14     153.9      93.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:06  454833.1      0.14     153.6      93.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:06  454833.4      0.14     153.6      93.1 path/genblk1[21].path/path/add_out_reg[35]/D
    0:06:06  454834.7      0.14     153.6      93.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:06  454836.9      0.14     153.6      93.1 path/genblk1[25].path/path/add_out_reg[37]/D
    0:06:06  454837.1      0.14     153.6      93.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:06  454840.0      0.14     153.5      93.1 path/genblk1[12].path/path/add_out_reg[38]/D
    0:06:06  454833.4      0.14     153.4      15.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/net290739
    0:06:06  454836.6      0.14     153.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:06  454837.9      0.14     153.3       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:07  454839.0      0.14     153.3       0.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:06:07  454839.5      0.14     153.2       0.0 path/genblk1[17].path/path/add_out_reg[38]/D
    0:06:07  454840.6      0.14     153.2       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:07  454843.2      0.14     153.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:07  454845.6      0.14     153.0       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:06:07  454856.3      0.14     153.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:07  454854.9      0.14     153.0       0.0 path/genblk1[30].path/path/add_out_reg[38]/D
    0:06:07  454858.1      0.14     153.0       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:06:07  454860.5      0.14     153.0       0.0 path/path/path/add_out_reg[37]/D
    0:06:07  454864.5      0.14     152.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:07  454867.2      0.14     152.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:07  454869.0      0.14     152.9       0.0 path/genblk1[5].path/path/add_out_reg[38]/D
    0:06:07  454870.6      0.14     152.9       0.0 path/genblk1[30].path/path/add_out_reg[38]/D
    0:06:08  454872.8      0.14     152.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:08  454872.2      0.14     152.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:08  454876.0      0.14     152.8       0.0 path/genblk1[21].path/path/add_out_reg[35]/D
    0:06:08  454879.7      0.14     152.8       0.0 path/genblk1[5].path/path/add_out_reg[38]/D
    0:06:08  454879.7      0.14     152.8       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:06:08  454882.1      0.14     152.7       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:08  454888.2      0.14     152.5       0.0                          
    0:06:08  454891.4      0.14     152.5       0.0                          
    0:06:09  454896.2      0.14     152.4       0.0                          
    0:06:09  454900.2      0.14     152.3       0.0                          
    0:06:09  454899.6      0.14     152.2       0.0                          
    0:06:09  454901.0      0.14     152.0       0.0                          
    0:06:09  454901.8      0.14     152.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:09  454901.8      0.14     152.0       0.0                          
    0:06:10  454901.8      0.14     152.0       0.0                          
    0:06:24  453324.6      0.14     148.7       0.0                          
    0:06:29  453053.3      0.14     148.6       0.0                          
    0:06:34  452928.3      0.14     148.7       0.0                          
    0:06:34  452922.4      0.14     148.7       0.0                          
    0:06:35  452919.0      0.14     148.7       0.0                          
    0:06:36  452916.3      0.14     148.7       0.0                          
    0:06:36  452916.3      0.14     148.7       0.0                          
    0:06:38  452916.3      0.14     148.7       0.0                          
    0:06:41  452111.4      0.21     155.7       0.0                          
    0:06:41  452094.9      0.21     155.6       0.0                          
    0:06:42  452094.9      0.21     155.6       0.0                          
    0:06:42  452094.9      0.21     155.6       0.0                          
    0:06:42  452094.9      0.21     155.6       0.0                          
    0:06:42  452094.9      0.21     155.6       0.0                          
    0:06:42  452094.9      0.21     155.6       0.0                          
    0:06:42  452104.5      0.15     150.6       0.0 path/genblk1[29].path/path/add_out_reg[38]/D
    0:06:43  452106.6      0.15     150.4       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:43  452110.6      0.14     150.0       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:43  452118.1      0.14     149.8       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:43  452122.6      0.14     149.6       0.0 path/genblk1[30].path/path/add_out_reg[34]/D
    0:06:43  452122.3      0.14     149.6       0.0 path/genblk1[28].path/path/add_out_reg[36]/D
    0:06:43  452132.2      0.14     149.4       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:06:43  452136.7      0.14     149.0       0.0 path/genblk1[30].path/path/add_out_reg[34]/D
    0:06:43  452142.5      0.14     149.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:43  452148.1      0.14     148.9       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:43  452150.3      0.14     148.6       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:06:43  452152.9      0.14     148.6       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:06:44  452156.1      0.14     148.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:44  452159.8      0.14     148.3       0.0 path/genblk1[16].path/path/add_out_reg[39]/D
    0:06:44  452162.5      0.14     148.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:44  452163.0      0.14     148.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:44  452166.2      0.14     148.2       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:44  452165.7      0.14     148.0       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:44  452168.9      0.14     147.9       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:06:44  452170.7      0.14     147.9       0.0 path/genblk1[30].path/path/add_out_reg[34]/D
    0:06:44  452177.4      0.14     147.8       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:44  452179.2      0.14     147.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:44  452180.0      0.14     147.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:44  452180.0      0.14     147.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:44  452187.8      0.14     147.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:44  452194.1      0.14     147.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:06:44  452198.1      0.14     147.5       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:06:45  452201.6      0.14     147.4       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:06:45  452201.6      0.14     147.4       0.0 path/genblk1[23].path/path/add_out_reg[39]/D
    0:06:45  452205.6      0.14     147.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:45  452210.4      0.14     147.2       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:06:45  452210.6      0.14     147.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:45  452216.2      0.14     147.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:45  452218.3      0.14     146.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:45  452224.5      0.14     146.3       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:45  452226.3      0.14     146.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:45  452229.8      0.14     146.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:45  452247.9      0.14     146.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:46  452248.7      0.14     146.0       0.0 path/genblk1[28].path/path/add_out_reg[36]/D
    0:06:46  452251.6      0.14     146.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:46  452255.1      0.14     146.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:46  452259.3      0.14     146.0       0.0 path/genblk1[30].path/path/add_out_reg[34]/D
    0:06:46  452259.6      0.14     146.0       0.0 path/genblk1[28].path/path/add_out_reg[37]/D
    0:06:46  452259.6      0.14     146.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:46  452267.3      0.14     145.9       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:46  452267.3      0.14     145.9       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:46  452268.6      0.14     145.9       0.0 path/genblk1[5].path/path/add_out_reg[33]/D
    0:06:46  452268.1      0.14     145.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:46  452277.9      0.14     145.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:46  452280.6      0.14     145.7       0.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:06:46  452282.7      0.14     145.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:47  452283.8      0.14     145.5       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:06:47  452286.7      0.14     145.3       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:06:47  452288.6      0.14     145.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:47  452292.6      0.14     145.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:47  452295.5      0.14     145.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:47  452296.3      0.14     145.1       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:06:47  452300.5      0.14     145.1       0.0 path/genblk1[23].path/path/add_out_reg[39]/D
    0:06:47  452306.1      0.14     145.0       0.0 path/path/path/add_out_reg[37]/D
    0:06:47  452310.4      0.14     144.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:47  452314.1      0.14     144.8       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:06:47  452317.8      0.14     144.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:47  452321.8      0.14     144.7       0.0 path/genblk1[21].path/path/add_out_reg[35]/D
    0:06:47  452323.4      0.14     144.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:48  452325.0      0.14     144.7       0.0 path/genblk1[21].path/path/add_out_reg[36]/D
    0:06:48  452325.0      0.14     144.7       0.0 path/genblk1[21].path/path/add_out_reg[35]/D
    0:06:48  452327.9      0.14     144.7       0.0 path/genblk1[30].path/path/add_out_reg[34]/D
    0:06:48  452329.5      0.14     144.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:48  452329.5      0.14     144.6       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:06:48  452333.0      0.14     144.5       0.0 path/genblk1[23].path/path/add_out_reg[39]/D
    0:06:48  452335.1      0.14     144.4       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:06:48  452336.7      0.14     144.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:48  452339.9      0.14     144.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:48  452339.9      0.14     144.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:48  452340.4      0.14     144.1       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:06:48  452336.7      0.14     144.1       0.0 path/genblk1[5].path/path/add_out_reg[33]/D
    0:06:49  452342.8      0.14     144.1       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:49  452344.4      0.14     144.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:49  452343.9      0.14     144.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:49  452346.0      0.13     144.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:49  452349.8      0.13     144.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:49  452354.3      0.13     144.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:49  452358.3      0.13     144.0       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:06:49  452366.2      0.13     143.9       0.0 path/genblk1[7].path/path/add_out_reg[36]/D
    0:06:49  452366.8      0.13     143.8       0.0 path/genblk1[21].path/path/add_out_reg[33]/D
    0:06:49  452367.3      0.13     143.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:49  452368.1      0.13     143.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:49  452367.3      0.13     143.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:49  452370.5      0.13     143.4       0.0 path/genblk1[30].path/path/add_out_reg[34]/D
    0:06:50  452377.4      0.13     143.4       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:06:50  452382.7      0.13     143.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:50  452382.7      0.13     143.4       0.0 path/genblk1[31].path/path/add_out_reg[38]/D
    0:06:50  452385.9      0.13     143.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:50  452391.5      0.13     143.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:50  452391.5      0.13     143.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:50  452394.7      0.13     143.0       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:06:50  452396.6      0.13     142.9       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:06:50  452396.6      0.13     142.9       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:06:50  452399.0      0.13     142.9       0.0 path/genblk1[8].path/path/add_out_reg[35]/D
    0:06:50  452405.1      0.13     142.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:50  452406.7      0.13     142.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:50  452411.2      0.13     142.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:51  452411.5      0.13     142.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:51  452413.9      0.13     142.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:51  452417.3      0.13     142.7       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:06:51  452417.6      0.13     142.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:51  452418.6      0.13     142.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:51  452424.8      0.13     142.6       0.0 path/genblk1[8].path/path/add_out_reg[35]/D
    0:06:51  452426.6      0.13     142.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:51  452432.2      0.13     142.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:51  452432.7      0.13     142.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:06:51  452436.7      0.13     142.5       0.0 path/genblk1[5].path/path/add_out_reg[33]/D
    0:06:51  452436.7      0.13     142.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:51  452438.1      0.13     142.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:51  452438.1      0.13     142.3       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:06:52  452439.9      0.13     142.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:52  452439.9      0.13     142.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:52  452443.9      0.13     142.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:52  452448.4      0.13     142.2       0.0 path/genblk1[25].path/path/add_out_reg[37]/D
    0:06:52  452447.9      0.13     142.1       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:06:52  452451.1      0.13     141.9       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:52  452456.4      0.13     141.7       0.0 path/genblk1[27].path/path/add_out_reg[39]/D
    0:06:52  452457.5      0.13     141.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:52  452461.7      0.13     141.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:52  452472.9      0.13     141.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:52  452474.5      0.13     141.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:52  452476.4      0.13     141.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:53  452483.0      0.13     141.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:53  452491.8      0.13     141.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:53  452503.2      0.13     141.1       0.0 path/genblk1[25].path/path/add_out_reg[37]/D
    0:06:53  452505.4      0.13     141.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:53  452511.7      0.13     140.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:53  452518.4      0.13     140.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:53  452520.0      0.13     140.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:53  452520.8      0.13     140.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:53  452526.1      0.13     140.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:53  452527.4      0.13     140.8       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:06:53  452529.6      0.13     140.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:53  452529.6      0.13     140.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:54  452532.5      0.13     140.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:54  452534.1      0.13     140.6       0.0 path/genblk1[29].path/path/add_out_reg[36]/D
    0:06:54  452534.4      0.13     140.6       0.0 path/genblk1[21].path/path/add_out_reg[33]/D
    0:06:54  452536.7      0.13     140.6       0.0 path/genblk1[19].path/path/add_out_reg[38]/D
    0:06:54  452536.7      0.13     140.6       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:06:54  452539.9      0.13     140.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:54  452541.8      0.13     140.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:54  452541.5      0.13     140.4       0.0 path/genblk1[17].path/path/add_out_reg[38]/D
    0:06:54  452543.9      0.13     140.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:54  452545.0      0.13     140.5       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:06:54  452545.0      0.13     140.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:54  452545.8      0.13     140.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:54  452550.8      0.13     140.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:55  452555.4      0.13     139.9       0.0 path/genblk1[12].path/path/add_out_reg[38]/D
    0:06:55  452555.9      0.13     139.9       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:06:55  452566.8      0.13     139.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:55  452569.7      0.13     139.8       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:06:55  452570.8      0.13     139.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  452576.1      0.13     139.7       0.0 path/genblk1[29].path/path/add_out_reg[36]/D
    0:06:55  452578.0      0.13     139.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:55  452581.7      0.13     139.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:55  452597.9      0.13     139.5       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:06:55  452603.0      0.13     139.4       0.0 path/genblk1[31].path/path/add_out_reg[38]/D
    0:06:55  452603.8      0.13     139.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:55  452611.5      0.13     139.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:06:56  452612.8      0.13     139.3       0.0 path/genblk1[15].path/path/add_out_reg[33]/D
    0:06:56  452613.4      0.13     139.3       0.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:06:56  452613.4      0.13     139.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:56  452615.0      0.13     139.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:56  452617.6      0.13     139.2       0.0 path/genblk1[25].path/path/add_out_reg[37]/D
    0:06:56  452618.4      0.13     139.2       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:06:56  452619.7      0.13     139.1       0.0 path/genblk1[30].path/path/add_out_reg[34]/D
    0:06:56  452622.1      0.13     139.1       0.0 path/genblk1[21].path/path/add_out_reg[33]/D
    0:06:56  452624.3      0.13     139.1       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:56  452626.1      0.13     139.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:56  452624.5      0.13     139.0       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:56  452624.5      0.13     139.0       0.0 path/genblk1[8].path/path/add_out_reg[35]/D
    0:06:56  452626.1      0.13     138.9       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:57  452628.8      0.13     138.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:57  452635.2      0.13     138.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:57  452638.4      0.13     138.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:57  452640.8      0.13     138.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:57  452643.7      0.13     138.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:57  452649.8      0.13     138.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:57  452649.8      0.13     138.7       0.0 path/genblk1[7].path/path/add_out_reg[36]/D
    0:06:57  452653.3      0.13     138.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:57  452658.0      0.13     138.7       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:06:57  452663.1      0.13     138.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:57  452663.4      0.13     138.5       0.0                          
    0:06:57  452656.7      0.13     138.5       0.0                          
    0:07:09  452622.7      0.13     138.5       0.0                          
    0:07:11  452517.6      0.13     138.5       0.0                          
    0:07:12  452406.7      0.13     138.5       0.0                          
    0:07:12  452295.8      0.13     138.5       0.0                          
    0:07:13  452183.2      0.13     138.5       0.0                          
    0:07:13  452072.3      0.13     138.5       0.0                          
    0:07:14  451961.4      0.13     138.5       0.0                          
    0:07:14  451850.5      0.13     138.5       0.0                          
    0:07:15  451739.5      0.13     138.5       0.0                          
    0:07:15  451628.6      0.13     138.5       0.0                          
    0:07:16  451517.7      0.13     138.5       0.0                          
    0:07:17  451406.8      0.13     138.5       0.0                          
    0:07:17  451295.1      0.13     138.5       0.0                          
    0:07:18  451184.9      0.13     138.5       0.0                          
    0:07:18  451073.2      0.13     138.5       0.0                          
    0:07:19  450963.1      0.13     138.5       0.0                          
    0:07:19  450851.4      0.13     138.5       0.0                          
    0:07:20  450741.2      0.13     138.5       0.0                          
    0:07:20  450629.5      0.13     138.5       0.0                          
    0:07:21  450517.8      0.13     138.5       0.0                          
    0:07:21  450419.1      0.13     138.5       0.0                          
    0:07:22  450381.9      0.13     138.5       0.0                          
    0:07:22  450373.1      0.13     138.5       0.0                          
    0:07:22  450295.4      0.13     138.5       0.0                          
    0:07:22  450260.6      0.13     138.5       0.0                          
    0:07:22  450201.0      0.13     138.5       0.0                          
    0:07:22  450194.4      0.13     138.5       0.0                          
    0:07:23  450069.9      0.13     138.5       0.0                          
    0:07:23  449930.2      0.13     138.5       0.0                          
    0:07:24  449792.2      0.13     138.5       0.0                          
    0:07:25  449651.7      0.13     138.5       0.0                          
    0:07:25  449514.5      0.13     138.5       0.0                          
    0:07:26  449373.2      0.13     138.5       0.0                          
    0:07:26  449233.6      0.13     138.5       0.0                          
    0:07:27  449094.7      0.13     138.5       0.0                          
    0:07:27  448955.1      0.13     138.5       0.0                          
    0:07:28  448817.0      0.13     138.5       0.0                          
    0:07:29  448676.6      0.13     138.5       0.0                          
    0:07:29  448539.3      0.13     138.5       0.0                          
    0:07:30  448398.1      0.13     138.5       0.0                          
    0:07:30  448258.4      0.13     138.5       0.0                          
    0:07:31  448119.6      0.13     138.5       0.0                          
    0:07:31  447979.9      0.13     138.5       0.0                          
    0:07:32  447841.8      0.13     138.5       0.0                          
    0:07:33  447701.4      0.13     138.5       0.0                          
    0:07:33  447564.1      0.13     138.5       0.0                          
    0:07:34  447418.9      0.13     138.5       0.0                          
    0:07:34  447277.7      0.13     138.5       0.0                          
    0:07:35  447138.8      0.13     138.5       0.0                          
    0:07:35  446999.2      0.13     138.5       0.0                          
    0:07:36  446861.1      0.13     138.5       0.0                          
    0:07:37  446719.1      0.13     138.5       0.0                          
    0:07:37  446584.2      0.13     138.5       0.0                          
    0:07:38  446443.8      0.13     138.5       0.0                          
    0:07:38  446302.5      0.13     138.5       0.0                          
    0:07:39  446163.7      0.13     138.5       0.0                          
    0:07:39  446024.0      0.13     138.5       0.0                          
    0:07:40  445886.0      0.13     138.5       0.0                          
    0:07:40  445743.9      0.13     138.5       0.0                          
    0:07:41  445609.0      0.13     138.5       0.0                          
    0:07:41  445537.8      0.13     138.3       0.0                          
    0:07:41  445530.8      0.13     138.3       0.0                          
    0:07:42  445524.5      0.13     138.3       0.0                          
    0:07:42  445519.7      0.13     138.3       0.0                          
    0:07:42  445513.8      0.13     138.3       0.0                          
    0:07:42  445510.4      0.13     138.3       0.0                          
    0:07:42  445505.6      0.13     138.3       0.0                          
    0:07:42  445499.5      0.13     138.3       0.0                          
    0:07:42  445479.0      0.13     138.2       0.0                          
    0:07:42  445473.1      0.13     138.2       0.0                          
    0:07:42  445461.1      0.13     138.2       0.0                          
    0:07:43  445399.4      0.13     138.2       0.0                          
    0:07:43  445346.5      0.13     138.2       0.0                          
    0:07:43  445188.5      0.13     138.2       0.0                          
    0:07:43  445025.7      0.13     138.2       0.0                          
    0:07:44  444862.9      0.13     138.2       0.0                          
    0:07:44  444724.9      0.13     138.2       0.0                          
    0:07:44  444577.8      0.13     138.2       0.0                          
    0:07:44  444550.6      0.13     138.1       0.0                          
    0:07:44  444542.1      0.13     138.1       0.0                          
    0:07:44  444533.9      0.13     138.1       0.0                          
    0:07:44  444526.7      0.13     138.1       0.0                          
    0:07:45  444523.5      0.13     138.0       0.0                          
    0:07:45  444505.9      0.13     138.0       0.0                          
    0:07:45  444501.4      0.13     138.0       0.0                          
    0:07:45  444500.6      0.13     138.0       0.0                          
    0:07:45  444497.2      0.13     138.0       0.0                          
    0:07:45  444479.3      0.13     137.9       0.0                          
    0:07:45  444473.0      0.13     137.9       0.0                          
    0:07:45  444471.9      0.13     137.9       0.0                          
    0:07:45  444464.2      0.13     137.9       0.0                          
    0:07:47  444442.6      0.13     137.9       0.0                          
    0:07:48  444440.5      0.13     137.9       0.0                          
    0:07:48  444437.6      0.13     137.8       0.0                          
    0:07:48  444434.9      0.13     137.8       0.0                          
    0:07:48  444432.3      0.13     137.8       0.0                          
    0:07:49  444430.7      0.13     137.8       0.0                          
    0:07:49  444425.3      0.13     137.7       0.0                          
    0:07:49  444422.7      0.13     137.7       0.0                          
    0:07:50  444418.4      0.13     137.7       0.0                          
    0:07:50  444416.6      0.13     137.7       0.0                          
    0:07:57  444415.8      0.13     137.7       0.0                          
    0:08:00  444413.6      0.13     137.7       0.0                          
    0:08:00  444411.8      0.13     137.7       0.0                          
    0:08:00  444409.4      0.13     137.7       0.0                          
    0:08:00  444404.3      0.13     137.7       0.0                          
    0:08:00  444400.3      0.13     137.7       0.0                          
    0:08:00  444394.8      0.13     137.7       0.0                          
    0:08:01  444391.3      0.13     137.7       0.0                          
    0:08:01  444388.9      0.13     137.7       0.0                          
    0:08:01  444388.6      0.13     137.7       0.0                          
    0:08:01  444385.7      0.13     137.7       0.0                          
    0:08:01  444384.9      0.13     137.7       0.0                          
    0:08:02  444382.5      0.13     137.7       0.0                          
    0:08:04  444379.3      0.13     137.7       0.0                          
    0:08:05  444241.8      0.19     145.6       0.0                          
    0:08:05  444238.6      0.19     145.5       0.0                          
    0:08:05  444238.6      0.19     145.5       0.0                          
    0:08:05  444238.6      0.19     145.5       0.0                          
    0:08:06  444238.6      0.19     145.5       0.0                          
    0:08:06  444238.6      0.19     145.5       0.0                          
    0:08:06  444238.6      0.19     145.5       0.0                          
    0:08:06  444246.3      0.13     139.7       0.0 path/genblk1[18].path/path/add_out_reg[35]/D
    0:08:06  444251.1      0.13     139.4       0.0 path/genblk1[20].path/path/add_out_reg[35]/D
    0:08:06  444264.1      0.13     139.1       0.0 path/genblk1[7].path/path/add_out_reg[36]/D
    0:08:06  444267.6      0.13     138.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:07  444268.7      0.13     138.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:07  444274.8      0.13     138.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:07  444275.9      0.13     138.7       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:08:07  444279.3      0.13     138.6       0.0 path/genblk1[22].path/path/add_out_reg[34]/D
    0:08:07  444278.8      0.13     138.6       0.0                          
    0:08:07  444277.2      0.13     138.6       0.0                          
    0:08:07  444279.0      0.13     138.4       0.0                          
    0:08:07  444282.0      0.13     138.3       0.0                          
    0:08:07  444282.8      0.13     137.9       0.0                          
    0:08:07  444293.4      0.13     137.8       0.0                          
    0:08:07  444293.7      0.13     137.8       0.0                          
    0:08:07  444295.5      0.13     137.7       0.0                          
    0:08:08  444296.3      0.13     137.7       0.0                          
    0:08:08  444298.7      0.13     137.6       0.0                          
    0:08:08  444302.5      0.13     137.6       0.0                          
    0:08:08  444303.3      0.13     137.5       0.0                          
    0:08:08  444303.5      0.13     137.5       0.0                          
    0:08:08  444304.3      0.13     137.5       0.0 path/genblk1[14].path/path/add_out_reg[37]/D
    0:08:08  444309.4      0.13     137.4       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:08:08  444309.4      0.13     137.4       0.0 path/genblk1[28].path/path/add_out_reg[37]/D
    0:08:08  444309.9      0.13     137.3       0.0 path/genblk1[29].path/path/add_out_reg[36]/D
    0:08:08  444308.8      0.13     137.3       0.0 path/genblk1[14].path/path/add_out_reg[34]/D
    0:08:09  444311.2      0.13     137.3       0.0 path/genblk1[6].path/path/add_out_reg[28]/D
    0:08:09  444312.8      0.13     137.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:09  444313.1      0.13     137.3       0.0 path/genblk1[5].path/path/add_out_reg[33]/D
    0:08:09  444317.9      0.13     137.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:09  444317.6      0.13     137.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:09  444319.2      0.13     137.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:09  444322.1      0.13     137.1       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:08:09  444328.8      0.13     136.9       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:08:09  444329.6      0.13     136.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:09  444330.9      0.13     136.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:09  444340.5      0.13     136.8       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:08:09  444343.2      0.13     136.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:09  444343.9      0.13     136.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:10  444346.3      0.13     136.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:10  444349.0      0.13     136.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:10  444353.3      0.13     136.2       0.0 path/genblk1[8].path/path/add_out_reg[35]/D
    0:08:10  444355.7      0.13     136.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:10  444356.5      0.13     136.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:10  444359.6      0.13     136.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:10  444364.4      0.13     135.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:10  444369.0      0.13     135.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:08:10  444371.3      0.13     135.6       0.0 path/genblk1[5].path/path/add_out_reg[33]/D
    0:08:10  444374.8      0.13     135.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:10  444379.6      0.13     135.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:10  444397.1      0.13     135.2       0.0 path/genblk1[4].path/path/add_out_reg[25]/D
    0:08:11  444399.0      0.13     135.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:11  444403.0      0.13     135.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:11  444407.0      0.13     134.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:11  444409.9      0.13     134.8       0.0 path/genblk1[4].path/path/add_out_reg[27]/D
    0:08:11  444414.4      0.13     134.6       0.0 path/genblk1[23].path/path/add_out_reg[38]/D
    0:08:11  444415.5      0.13     134.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:11  444414.7      0.13     134.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:11  444417.4      0.13     134.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:11  444419.5      0.13     134.2       0.0 path/genblk1[31].path/path/add_out_reg[38]/D
    0:08:11  444422.2      0.13     134.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:11  444426.7      0.13     134.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:11  444432.0      0.13     133.7       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:08:12  444435.2      0.13     133.9       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:08:12  444441.3      0.13     133.9       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:08:12  444446.9      0.12     133.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:12  444451.1      0.12     133.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:12  444457.8      0.12     133.7       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:08:12  444462.3      0.12     133.6       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:08:12  444465.8      0.12     133.6       0.0 path/genblk1[25].path/path/add_out_reg[37]/D
    0:08:12  444467.9      0.12     133.5       0.0 path/genblk1[19].path/path/add_out_reg[39]/D
    0:08:12  444471.4      0.12     133.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444476.4      0.12     133.5       0.0 path/path/path/add_out_reg[37]/D
    0:08:12  444478.3      0.12     133.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:12  444486.0      0.12     133.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:12  444487.9      0.12     133.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:08:13  444492.9      0.12     133.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:13  444496.9      0.12     133.3       0.0 path/genblk1[20].path/path/add_out_reg[33]/D
    0:08:13  444499.0      0.12     133.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:13  444504.1      0.12     133.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:13  444507.5      0.12     133.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:13  444510.5      0.12     133.1       0.0 path/path/path/add_out_reg[37]/D
    0:08:13  444511.3      0.12     133.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:13  444515.5      0.12     133.1       0.0 path/genblk1[2].path/path/add_out_reg[31]/D
    0:08:13  444521.4      0.12     133.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:13  444523.2      0.12     132.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:13  444525.4      0.12     132.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:13  444529.9      0.12     132.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:14  444534.1      0.12     133.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:14  444536.0      0.12     133.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:14  444538.9      0.12     133.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:14  444543.2      0.12     133.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:14  444546.9      0.12     132.9       0.0 path/genblk1[23].path/path/add_out_reg[39]/D
    0:08:14  444549.0      0.12     132.9       0.0 path/genblk1[7].path/path/add_out_reg[36]/D
    0:08:14  444556.7      0.12     132.9       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:08:14  444558.6      0.12     132.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:14  444563.4      0.12     132.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:14  444570.0      0.12     132.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:14  444572.4      0.12     132.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:14  444577.8      0.12     132.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:08:14  444582.8      0.12     132.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:15  444585.5      0.12     132.6       0.0 path/genblk1[22].path/path/add_out_reg[34]/D
    0:08:15  444591.6      0.12     132.6       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:08:15  444594.5      0.12     132.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:15  444603.3      0.12     132.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:15  444605.4      0.12     132.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:15  444609.9      0.12     132.3       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:08:15  444614.5      0.12     132.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:15  444619.5      0.12     132.1       0.0 path/genblk1[6].path/path/add_out_reg[25]/D
    0:08:15  444621.9      0.12     132.1       0.0 path/genblk1[22].path/path/add_out_reg[34]/D
    0:08:15  444621.4      0.12     132.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:15  444624.8      0.12     131.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:15  444627.8      0.12     131.9       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:08:15  444635.0      0.12     131.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:16  444639.7      0.12     131.7       0.0 path/path/path/add_out_reg[37]/D
    0:08:16  444642.7      0.12     131.6       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:08:16  444648.0      0.12     131.6       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:08:16  444650.9      0.12     131.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:16  444654.6      0.12     131.5       0.0 path/genblk1[22].path/path/add_out_reg[34]/D
    0:08:16  444656.8      0.12     131.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:16  444663.7      0.12     131.4       0.0 path/genblk1[22].path/path/add_out_reg[34]/D
    0:08:16  444666.1      0.12     131.3       0.0 path/genblk1[10].path/path/add_out_reg[36]/D
    0:08:16  444669.3      0.12     131.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:16  444677.8      0.12     131.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:16  444680.7      0.12     131.2       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:08:16  444682.0      0.12     131.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:16  444684.2      0.12     131.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:16  444689.0      0.12     131.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:19  444692.9      0.12     131.3       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1802 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 49352 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:04:06 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             216148.675176
Buf/Inv area:                    13163.009998
Noncombinational area:          228544.266019
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                444692.941195
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:04:25 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 152.6832 mW   (89%)
  Net Switching Power  =  19.4122 mW   (11%)
                         ---------
Total Dynamic Power    = 172.0954 mW  (100%)

Cell Leakage Power     =   9.3119 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.4430e+05        1.5434e+03        3.8895e+06        1.4974e+05  (  82.55%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  8.3711e+03        1.7866e+04        5.4224e+06        3.1662e+04  (  17.45%)
--------------------------------------------------------------------------------------------------
Total          1.5267e+05 uW     1.9409e+04 uW     9.3119e+06 nW     1.8140e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:04:26 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[21].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[21].path/path/add_out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[21].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[21].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[21].path/Mat_a_Mem/Mem/U26/Z (TBUF_X2)     0.13       0.21 f
  path/genblk1[21].path/Mat_a_Mem/Mem/data_out[2] (memory_b20_SIZE32_LOGSIZE5_22)
                                                          0.00       0.21 f
  path/genblk1[21].path/Mat_a_Mem/data_out[2] (seqMemory_b20_SIZE32_22)
                                                          0.00       0.21 f
  path/genblk1[21].path/path/in0[2] (mac_b20_g0_11)       0.00       0.21 f
  path/genblk1[21].path/path/mult_21/a[2] (mac_b20_g0_11_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[21].path/path/mult_21/U2098/Z (XOR2_X1)
                                                          0.07       0.29 f
  path/genblk1[21].path/path/mult_21/U2097/ZN (NAND2_X1)
                                                          0.04       0.32 r
  path/genblk1[21].path/path/mult_21/U1277/Z (BUF_X1)     0.05       0.37 r
  path/genblk1[21].path/path/mult_21/U1718/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[21].path/path/mult_21/U574/CO (FA_X1)      0.11       0.52 f
  path/genblk1[21].path/path/mult_21/U563/S (FA_X1)       0.15       0.66 r
  path/genblk1[21].path/path/mult_21/U561/CO (FA_X1)      0.07       0.73 r
  path/genblk1[21].path/path/mult_21/U552/S (FA_X1)       0.11       0.84 f
  path/genblk1[21].path/path/mult_21/U551/S (FA_X1)       0.14       0.99 r
  path/genblk1[21].path/path/mult_21/U1409/ZN (NOR2_X1)
                                                          0.03       1.02 f
  path/genblk1[21].path/path/mult_21/U1504/ZN (NOR2_X1)
                                                          0.05       1.07 r
  path/genblk1[21].path/path/mult_21/U1502/ZN (NAND2_X1)
                                                          0.03       1.10 f
  path/genblk1[21].path/path/mult_21/U1501/ZN (OAI21_X1)
                                                          0.05       1.15 r
  path/genblk1[21].path/path/mult_21/U1398/Z (BUF_X2)     0.05       1.20 r
  path/genblk1[21].path/path/mult_21/U2224/ZN (AOI21_X1)
                                                          0.04       1.24 f
  path/genblk1[21].path/path/mult_21/U1381/ZN (XNOR2_X1)
                                                          0.06       1.30 f
  path/genblk1[21].path/path/mult_21/product[27] (mac_b20_g0_11_DW_mult_tc_1)
                                                          0.00       1.30 f
  path/genblk1[21].path/path/add_27/A[27] (mac_b20_g0_11_DW01_add_1)
                                                          0.00       1.30 f
  path/genblk1[21].path/path/add_27/U463/ZN (NOR2_X1)     0.04       1.34 r
  path/genblk1[21].path/path/add_27/U626/ZN (OAI21_X1)
                                                          0.03       1.37 f
  path/genblk1[21].path/path/add_27/U625/ZN (AOI21_X1)
                                                          0.06       1.44 r
  path/genblk1[21].path/path/add_27/U837/ZN (OAI21_X1)
                                                          0.03       1.47 f
  path/genblk1[21].path/path/add_27/U789/ZN (AOI21_X1)
                                                          0.05       1.52 r
  path/genblk1[21].path/path/add_27/U796/ZN (OAI21_X1)
                                                          0.04       1.56 f
  path/genblk1[21].path/path/add_27/U457/Z (BUF_X1)       0.05       1.61 f
  path/genblk1[21].path/path/add_27/U847/ZN (AOI21_X1)
                                                          0.05       1.65 r
  path/genblk1[21].path/path/add_27/U459/ZN (XNOR2_X1)
                                                          0.06       1.72 r
  path/genblk1[21].path/path/add_27/SUM[38] (mac_b20_g0_11_DW01_add_1)
                                                          0.00       1.72 r
  path/genblk1[21].path/path/U13/ZN (INV_X1)              0.02       1.74 f
  path/genblk1[21].path/path/U14/ZN (NOR2_X1)             0.04       1.78 r
  path/genblk1[21].path/path/add_out_reg[38]/D (DFF_X2)
                                                          0.01       1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[21].path/path/add_out_reg[38]/CK (DFF_X2)
                                                          0.00       1.70 r
  library setup time                                     -0.03       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
