<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://www.tomshardware.com/news/intel-completes-development-of-18a-20a-nodes">Original</a>
    <h1>Intel tapes out chips on 1.8nm and 2nm production nodes</h1>
    
    <div id="readability-page-1" class="page"><article aria-label="article" data-id="sPGWsduzS9uHYPKSipFqJT">
<header>
<nav aria-label="Breadcrumbs">
<ol>
<li>
<a href="https://www.tomshardware.com" aria-label="Return to Home">Home</a>
</li>
<li>
<a href="https://www.tomshardware.com/news" aria-label="Return to News">News</a>
</li>
</ol>
</nav>


</header>
<section>
<div itemprop="image" itemscope="" itemtype="https://schema.org/ImageObject">
<div>
<div>
<div>
<picture><source type="image/webp" alt="Intel" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" srcset="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-320-80.jpg.webp 320w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-480-80.jpg.webp 480w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-650-80.jpg.webp 650w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-970-80.jpg.webp 970w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-1024-80.jpg.webp 1024w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-1200-80.jpg.webp 1200w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-1920-80.jpg.webp 1920w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX.jpg"/><source type="image/jpeg" alt="Intel" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" srcset="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-1200-80.jpg 1200w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-1920-80.jpg 1920w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX.jpg"/><img src="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-320-80.jpg" alt="Intel" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" srcset="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-1200-80.jpg 1200w, https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX-1920-80.jpg 1920w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX.jpg"/></picture>
</div>
</div>
</div>
<meta itemprop="url" content="https://cdn.mos.cms.futurecdn.net/rVargrx2PRrE3QdGAf22wX.jpg"/>
<meta itemprop="height" content="600"/>
<meta itemprop="width" content="338"/>
<figcaption itemprop="caption description">
<span itemprop="copyrightHolder">(Image credit: Intel)</span>
</figcaption>
</div>

<div id="article-body">
<p><em><strong>Update 3/8/2023:</strong></em> Intel has pointed out a translation error with the report from UDN — the presentation shared with the press covered the previously-announced tape-out of internal test chips for the 18A and 20A process nodes, and test chips for a large potential foundry customer have taped out, and silicon is running in the lab. The development of the nodes is not final. We&#39;ve amended the text below. </p><p><em><strong>Original Article:</strong></em></p><p>Intel has completed chip tape-outs of its Intel 18A (1.8nm-class) and Intel 20A (2nm-class) fabrication processes that will be used to make the company&#39;s products, as well as chips for clients of its Intel Foundry Services (IFS) division, reports <a href="https://money.udn.com/money/story/5612/7009627?s=31" data-url="https://money.udn.com/money/story/5612/7009627?s=31">UDN</a>.  </p><p>Wang Rui, president and chairman of Intel China, said at an event that the company had finalized the development of its <a href="https://www.tomshardware.com/news/intel-process-packaging-roadmap-2025">Intel 18A (18 angstroms-class) and Intel 20A (20 angstroms-class)</a> fabrication processes. However, this does not mean that the production nodes are ready for commercial manufacturing, but rather that Intel is working towards finalizing the specifications, materials, requirements, and performance targets for both technologies. </p><figure data-bordeaux-image-check=""><div><p><picture><source type="image/webp" alt="Intel" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" data-normal="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" data-srcset="https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-320-80.jpg.webp 320w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-480-80.jpg.webp 480w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-650-80.jpg.webp 650w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-970-80.jpg.webp 970w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-1024-80.jpg.webp 1024w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-1200-80.jpg.webp 1200w" data-sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX.jpg"/><source type="image/jpeg" alt="Intel" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" data-normal="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" data-srcset="https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-1200-80.jpg 1200w" data-sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX.jpg"/><img src="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" alt="Intel" onerror="if(this.src &amp;&amp; this.src.indexOf(&#39;missing-image.svg&#39;) !== -1){return true;};this.parentNode.replaceChild(window.missingImage(),this)" data-normal="https://vanilla.futurecdn.net/tomshardware/media/img/missing-image.svg" data-srcset="https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX-1200-80.jpg 1200w" data-sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/JAoH77BDCG8HzeSFHJWGkX.jpg"/></picture></p></div><figcaption itemprop="caption description"><span itemprop="copyrightHolder">(Image credit: Intel)</span></figcaption></figure><p>Intel&#39;s 20A fabrication technology will rely on gate-all-around RibbonFET transistors and will use backside power delivery. Shrinking metal pitches, introducing all-new transistor structures and adding backside power delivery at the same time is a risky move, but it is expected that 20A will allow Intel to leapfrog the company&#39;s competitors — TSMC and Samsung Foundry. Intel plans to start using this node in the first half of 2024. </p><p>Intel&#39;s 18A manufacturing process will further refine the company&#39;s RibbonFET and PowerVia technologies, as well as shrink transistor sizes. The development of this node is apparently going so well that Intel pulled in its introduction from 2025 to the second half of 2024. Intel originally planned to use ASML&#39;s Twinscan EXE scanners with a 0.55 numerical aperture (NA) optics for at least some of the production of its 1.8 angstroms node, but because it decided to start using the technology sooner, it will rely on extensive use of existing Twinscan NXE scanners with 0.33 NA optics, as well as EUV double patterning.  </p><p>The company itself expects its 1.8nm-class manufacturing technology to be the industry&#39;s most advanced node when it enters high-volume manufacturing (HVM) in the second half of 2024. </p><p>Intel&#39;s 20A and 18A fabrication technologies are being developed both for the company&#39;s own products as well as for chips that will be produced by IFS for its foundry customers. </p><p>&#34;We have an active pipeline of engagements with seven out of the 10 largest foundry customers coupled with consistent pipeline growth to include 43 potential customers and ecosystem partner test chips,&#34; <a href="https://www.tomshardware.com/news/intel-ifs-lands-3nm-to-make-3nm-chips-for-major-customer">said</a> Pat Gelsinger, chief executive of Intel, on a recent conference call with analysts and investors. &#34;Additionally, we continue to make progress on Intel 18A, and have already shared the engineering release of PDK 0.5 (process design kit) with our lead customers and expect to have the final production release in the next few weeks.&#34;</p>
</div>
<div id="slice-container-newsletterForm-articleInbodyContent"><div data-hydrate="true" data-reactroot=""><div><section></section><section><p>Get instant access to breaking news, in-depth reviews and helpful tips.</p></section></div></div></div>
<div id="slice-container-authorBio"><div data-reactroot=""><p>Anton Shilov is a Freelance News Writer at Tom’s Hardware US. Over the past couple of decades, he has covered everything from CPUs and GPUs to supercomputers and from modern process technologies and latest fab tools to high-tech industry trends.</p></div></div>



<!-- Drop in a standard article here maybe? -->


</section>













</article></div>
  </body>
</html>
