#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov 20 21:16:14 2019
# Process ID: 1856
# Current directory: D:/FPGA/vivadoproject/PL_part
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3872 D:\FPGA\vivadoproject\PL_part\PL_part.xpr
# Log file: D:/FPGA/vivadoproject/PL_part/vivado.log
# Journal file: D:/FPGA/vivadoproject/PL_part\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/vivadoproject/PL_part/PL_part.xpr
update_compile_order -fileset sources_1
close_project
create_project PL_time D:/FPGA/vivadoproject/PL_time -part xc7z020clg400-2
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {5024} CONFIG.memory_type {rom} CONFIG.coefficient_file {D:/FPGA/vivadoproject/PL_part/rom_1024.coe}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
generate_target all [get_files  d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 2 dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/FPGA/vivadoproject/PL_time/PL_time.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/vivadoproject/PL_time/PL_time.ip_user_files -ipstatic_source_dir D:/FPGA/vivadoproject/PL_time/PL_time.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivadoproject/PL_time/PL_time.cache/compile_simlib/modelsim} {questa=D:/FPGA/vivadoproject/PL_time/PL_time.cache/compile_simlib/questa} {riviera=D:/FPGA/vivadoproject/PL_time/PL_time.cache/compile_simlib/riviera} {activehdl=D:/FPGA/vivadoproject/PL_time/PL_time.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name xfft -vendor xilinx.com -library ip -version 9.0 -module_name xfft_0 -dir d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip
set_property -dict [list CONFIG.transform_length {4096} CONFIG.target_clock_frequency {33} CONFIG.implementation_options {pipelined_streaming_io} CONFIG.scaling_options {unscaled} CONFIG.aresetn {true} CONFIG.xk_index {true} CONFIG.output_ordering {natural_order} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {5}] [get_ips xfft_0]
generate_target {instantiation_template} [get_files d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip/xfft_0/xfft_0.xci]
generate_target all [get_files  d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip/xfft_0/xfft_0.xci]
catch { config_ip_cache -export [get_ips -all xfft_0] }
export_ip_user_files -of_objects [get_files d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip/xfft_0/xfft_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip/xfft_0/xfft_0.xci]
launch_runs -jobs 2 xfft_0_synth_1
export_simulation -of_objects [get_files d:/FPGA/vivadoproject/PL_time/PL_time.srcs/sources_1/ip/xfft_0/xfft_0.xci] -directory D:/FPGA/vivadoproject/PL_time/PL_time.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/vivadoproject/PL_time/PL_time.ip_user_files -ipstatic_source_dir D:/FPGA/vivadoproject/PL_time/PL_time.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivadoproject/PL_time/PL_time.cache/compile_simlib/modelsim} {questa=D:/FPGA/vivadoproject/PL_time/PL_time.cache/compile_simlib/questa} {riviera=D:/FPGA/vivadoproject/PL_time/PL_time.cache/compile_simlib/riviera} {activehdl=D:/FPGA/vivadoproject/PL_time/PL_time.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
