$date
	Sun Aug 25 20:19:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pc $end
$var wire 16 ! count [15:0] $end
$var reg 1 " clk $end
$var reg 1 # increment $end
$var reg 1 $ load $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # increment $end
$var wire 1 $ load $end
$var reg 16 % count [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
0$
0#
0"
bx !
$end
#1
b1 !
b1 %
1"
1$
#2
0"
1#
#3
b10 !
b10 %
1"
0$
#4
0"
0#
#5
b11 !
b11 %
1"
1#
#6
0"
#7
b100 !
b100 %
1"
#8
0"
#9
b101 !
b101 %
1"
#10
0"
#11
b110 !
b110 %
1"
#12
0"
#13
b111 !
b111 %
1"
#14
0"
#15
b1000 !
b1000 %
1"
