INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:19:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 2.360ns (26.472%)  route 6.555ns (73.528%))
  Logic Levels:           23  (CARRY4=11 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1785, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X42Y162        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y162        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=31, routed)          0.510     1.272    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X41Y161        LUT5 (Prop_lut5_I2_O)        0.043     1.315 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_4/O
                         net (fo=1, routed)           0.000     1.315    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_4_n_0
    SLICE_X41Y161        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.502 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.502    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X41Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.551 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.551    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X41Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.600 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.600    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X41Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.649 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.649    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X41Y165        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.794 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.306     2.101    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X40Y166        LUT3 (Prop_lut3_I0_O)        0.127     2.228 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_17/O
                         net (fo=34, routed)          1.216     3.444    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_17_n_0
    SLICE_X6Y177         LUT6 (Prop_lut6_I0_O)        0.127     3.571 f  lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_3/O
                         net (fo=2, routed)           0.790     4.361    lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_3_n_0
    SLICE_X13Y162        LUT6 (Prop_lut6_I4_O)        0.043     4.404 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_20/O
                         net (fo=7, routed)           0.469     4.873    lsq1/handshake_lsq_lsq1_core/dataReg_reg[26]
    SLICE_X13Y155        LUT4 (Prop_lut4_I1_O)        0.043     4.916 f  lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4/O
                         net (fo=9, routed)           0.175     5.091    lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4_n_0
    SLICE_X14Y155        LUT6 (Prop_lut6_I0_O)        0.043     5.134 r  lsq1/handshake_lsq_lsq1_core/level4_c1[19]_i_3/O
                         net (fo=42, routed)          0.387     5.521    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X15Y151        LUT3 (Prop_lut3_I1_O)        0.048     5.569 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=5, routed)           0.349     5.918    lsq1/handshake_lsq_lsq1_core/dataReg_reg[6]
    SLICE_X16Y149        LUT6 (Prop_lut6_I1_O)        0.126     6.044 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.263     6.307    addf0/operator/DI[3]
    SLICE_X14Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.494 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     6.495    addf0/operator/ltOp_carry_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.545 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.545    addf0/operator/ltOp_carry__0_n_0
    SLICE_X14Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.595 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.595    addf0/operator/ltOp_carry__1_n_0
    SLICE_X14Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.645 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.645    addf0/operator/ltOp_carry__2_n_0
    SLICE_X14Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.767 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.490     7.257    addf0/operator/CO[0]
    SLICE_X13Y152        LUT2 (Prop_lut2_I0_O)        0.137     7.394 r  addf0/operator/i__carry_i_3/O
                         net (fo=1, routed)           0.000     7.394    addf0/operator/p_1_in[1]
    SLICE_X13Y152        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.220     7.614 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.454     8.068    addf0/operator/RightShifterComponent/O[2]
    SLICE_X16Y155        LUT4 (Prop_lut4_I0_O)        0.118     8.186 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.270     8.456    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X12Y154        LUT5 (Prop_lut5_I0_O)        0.043     8.499 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.437     8.936    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X13Y147        LUT3 (Prop_lut3_I1_O)        0.050     8.986 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.437     9.423    addf0/operator/RightShifterComponent/level4_c1_reg[23]_1
    SLICE_X13Y150        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=1785, unset)         0.483    11.183    addf0/operator/RightShifterComponent/clk
    SLICE_X13Y150        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[21]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X13Y150        FDRE (Setup_fdre_C_R)       -0.378    10.769    addf0/operator/RightShifterComponent/level4_c1_reg[21]
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  1.346    




