set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/pdk/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/pdk/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/home/passant/efabless/caravel_user_project/openlane/user_proj_example"
set ::env(DESIGN_NAME) "user_proj_example"
set ::env(DESIGN_IS_CORE) "0"
set ::env(VERILOG_FILES) "/home/passant/efabless/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/defines.v /home/passant/efabless/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v"
set ::env(CLOCK_PERIOD) "25"
set ::env(CLOCK_PORT) "wb_clk_i"
set ::env(CLOCK_NET) "counter.clk"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 2800 1760"
set ::env(FP_PIN_ORDER_CFG) "/home/passant/efabless/caravel_user_project/openlane/user_proj_example/pin_order.cfg"
set ::env(MAX_TRANSITION_CONSTRAINT) "1.0"
set ::env(MAX_FANOUT_CONSTRAINT) "16"
set ::env(PL_TARGET_DENSITY) "0.55"
set ::env(PL_RESIZER_SETUP_SLACK_MARGIN) "0.4"
set ::env(GLB_RESIZER_SETUP_SLACK_MARGIN) "0.2"
set ::env(GLB_RESIZER_HOLD_SLACK_MARGIN) "0.2"
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) "0.4"
set ::env(MAGIC_DEF_LABELS) "0"
set ::env(SYNTH_BUFFERING) "0"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "1"
set ::env(HEURISTIC_ANTENNA_THRESHOLD) "110"
set ::env(GRT_REPAIR_ANTENNAS) "1"
set ::env(VDD_NETS) "vccd1"
set ::env(GND_NETS) "vssd1"
set ::env(IO_SYNC) "0"
set ::env(BASE_SDC_FILE) "/home/passant/efabless/caravel_user_project/openlane/user_proj_example/base_user_proj_example.sdc"
set ::env(RUN_CVC) "1"
set ::env(FP_CORE_UTIL) "45"
set ::env(RT_MAX_LAYER) "met4"
