{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/Net:false|/Net1:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-254,-130",
   "Default View_Layers":"/Net1:true|/Net:true|",
   "Default View_ScaleFactor":"0.742716",
   "Default View_TopLeft":"-28,186",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayPinAutomationMissing":"1",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layers":"/Net:true|/Net1:true|",
   "Grouping and No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1270 -y 60 -swap {84 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 0 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 105 104 106 107 108 109 110 111 112} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 60L -pinDir M_AXI_SG right -pinY M_AXI_SG 0R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 20R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 40R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 60R -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 40L -pinDir M_AXIS_CNTRL right -pinY M_AXIS_CNTRL 80R -pinDir S_AXIS_STS left -pinY S_AXIS_STS 80L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 100L -pinDir m_axi_sg_aclk left -pinY m_axi_sg_aclk 120L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 160L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 140L -pinDir axi_resetn left -pinY axi_resetn 180L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 100R -pinDir mm2s_cntrl_reset_out_n right -pinY mm2s_cntrl_reset_out_n 120R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 140R -pinDir s2mm_sts_reset_out_n right -pinY s2mm_sts_reset_out_n 160R -pinDir mm2s_introut right -pinY mm2s_introut 180R -pinDir s2mm_introut right -pinY s2mm_introut 200R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 200 -y 60 -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 0R -pinDir M_AXI_HPM1_FPD right -pinY M_AXI_HPM1_FPD 20R -pinDir maxihpm0_fpd_aclk left -pinY maxihpm0_fpd_aclk 0L -pinDir maxihpm1_fpd_aclk left -pinY maxihpm1_fpd_aclk 20L -pinBusDir pl_ps_irq0 left -pinBusY pl_ps_irq0 40L -pinDir pl_resetn0 right -pinY pl_resetn0 40R -pinDir pl_clk0 right -pinY pl_clk0 60R
preplace inst axis_subset_converter_0 -pg 1 -lvl 3 -x 960 -y 100 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 20L
preplace inst adc_ctrl_0 -pg 1 -lvl 2 -x 640 -y 100 -swap {0 1 2 3 4 13 11 5 6 7 8 9 10 12 14 15 16 17 18 19 20 21} -defaultsOSRD -pinDir m_axis right -pinY m_axis 0R -pinDir rst left -pinY rst 0L -pinDir clk_500 left -pinY clk_500 180L -pinDir clk_250 left -pinY clk_250 140L -pinDir clk_125p left -pinY clk_125p 20L -pinDir clk_125n left -pinY clk_125n 40L -pinDir adc_clk_in_p left -pinY adc_clk_in_p 60L -pinDir adc_clk_in_n left -pinY adc_clk_in_n 80L -pinDir adc_data_or_p left -pinY adc_data_or_p 100L -pinDir adc_data_or_n left -pinY adc_data_or_n 120L -pinBusDir adc_data_in_p left -pinBusY adc_data_in_p 160L -pinBusDir adc_data_in_n left -pinBusY adc_data_in_n 200L -pinBusDir adc_prog left -pinBusY adc_prog 220L -pinDir adc_prog_en left -pinY adc_prog_en 240L -pinDir adc_en left -pinY adc_en 260L -pinBusDir led right -pinBusY led 20R -pinDir spi_csn right -pinY spi_csn 40R -pinDir spi_clk right -pinY spi_clk 60R -pinDir spi_sdio right -pinY spi_sdio 80R
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 200 -y 240 -swap {0 1 3 2 4} -defaultsOSRD -pinDir reset left -pinY reset 0L -pinDir clk_in1 left -pinY clk_in1 20L -pinDir clk_out1 right -pinY clk_out1 40R -pinDir locked right -pinY locked 0R -pinDir clk_out2 right -pinY clk_out2 60R
preplace netloc Net 1 1 3 490 40 790 240 NJ
preplace netloc Net1 1 1 3 490 420 810 200 NJ
preplace netloc clk_wiz_0_locked 1 1 1 N 240
preplace netloc axis_subset_converter_0_M_AXIS 1 3 1 N 100
preplace netloc adc_ctrl_0_m_axis 1 2 1 N 100
levelinfo -pg 1 -90 200 640 960 1270 1430
pagesize -pg 1 -db -bbox -sgen -90 0 1430 430
",
   "Grouping and No Loops_PinnedBlocks":"",
   "Grouping and No Loops_ScaleFactor":"1.0",
   "Grouping and No Loops_TopLeft":"27,-22",
   "Interfaces View_Layers":"/Net1:false|/Net:false|",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-46,-71",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_reset_rtl -pg 1 -lvl 0 -x -80 -y 480 -defaultsOSRD
preplace port port-id_clk_125p -pg 1 -lvl 0 -x -80 -y 680 -defaultsOSRD
preplace port port-id_clk_125n -pg 1 -lvl 0 -x -80 -y 710 -defaultsOSRD
preplace port port-id_adc_clk_in_p -pg 1 -lvl 0 -x -80 -y 730 -defaultsOSRD
preplace port port-id_adc_clk_in_n -pg 1 -lvl 0 -x -80 -y 750 -defaultsOSRD
preplace port port-id_adc_data_or_n -pg 1 -lvl 0 -x -80 -y 790 -defaultsOSRD
preplace port port-id_adc_data_or_p -pg 1 -lvl 0 -x -80 -y 770 -defaultsOSRD
preplace portBus adc_data_in_p -pg 1 -lvl 0 -x -80 -y 810 -defaultsOSRD
preplace portBus adc_data_in_n -pg 1 -lvl 0 -x -80 -y 880 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 3250 -y 630 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 510 -y 290 -swap {40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84} -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 3 -x 1130 -y 930 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 50 -y 490 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 3 -x 1130 -y 342 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 2 -x 510 -y 100 -defaultsOSRD
preplace inst rst_clk_wiz_0_499M -pg 1 -lvl 2 -x 510 -y 490 -defaultsOSRD
preplace inst adc_ctrl_0 -pg 1 -lvl 2 -x 510 -y 760 -defaultsOSRD
preplace inst ps8_0_axi_periph|xbar -pg 1 -lvl 2 -x 2520 -y 652 -defaultsOSRD
preplace inst ps8_0_axi_periph|s00_couplers -pg 1 -lvl 1 -x 1280 -y 322 -defaultsOSRD
preplace inst ps8_0_axi_periph|s01_couplers -pg 1 -lvl 1 -x 1280 -y 572 -defaultsOSRD
preplace inst ps8_0_axi_periph|m00_couplers -pg 1 -lvl 3 -x 2810 -y 692 -defaultsOSRD
preplace inst ps8_0_axi_periph|s00_couplers|auto_ds -pg 1 -lvl 1 -x 1410 -y 332 -defaultsOSRD
preplace inst ps8_0_axi_periph|s00_couplers|auto_pc -pg 1 -lvl 2 -x 1740 -y 352 -defaultsOSRD
preplace inst ps8_0_axi_periph|s01_couplers|auto_cc -pg 1 -lvl 1 -x 1430 -y 602 -defaultsOSRD
preplace inst ps8_0_axi_periph|s01_couplers|auto_ds -pg 1 -lvl 2 -x 1780 -y 622 -defaultsOSRD
preplace inst ps8_0_axi_periph|s01_couplers|auto_pc -pg 1 -lvl 3 -x 2110 -y 642 -defaultsOSRD
preplace netloc Net 1 1 3 180 380 830 1040 3070J
preplace netloc Net1 1 1 3 160 950 870 1050 3060
preplace netloc reset_rtl_1 1 0 2 -60 410 170
preplace netloc rst_clk_wiz_0_499M_peripheral_aresetn 1 2 1 840 530n
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 2 1 850 140n
preplace netloc clk_125p_1 1 0 2 NJ 680 150
preplace netloc clk_125n_1 1 0 2 NJ 710 N
preplace netloc adc_clk_in_p_1 1 0 2 NJ 730 N
preplace netloc adc_clk_in_n_1 1 0 2 NJ 750 N
preplace netloc adc_data_or_p_1_1 1 0 2 NJ 770 N
preplace netloc adc_data_in_p_1 1 0 2 NJ 810 N
preplace netloc adc_data_or_p_2 1 0 2 NJ 790 N
preplace netloc adc_data_in_n_1 1 0 2 NJ 880 150
preplace netloc clk_wiz_0_clk_out2 1 1 1 150 490n
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 -50 270 160 200 860 192 3070
preplace netloc adc_ctrl_0_m_axis 1 2 1 820 690n
preplace netloc axis_subset_converter_0_M_AXIS 1 3 1 3050 580n
preplace netloc ps8_0_axi_periph_M00_AXI 1 3 1 3040 560n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 1 870 280n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 2 1 880 260n
preplace netloc ps8_0_axi_periph|ps8_0_axi_periph_ACLK_net 1 0 3 1070 762 2360 762 2680
preplace netloc ps8_0_axi_periph|ps8_0_axi_periph_ARESETN_net 1 0 3 1080 772 2370 772 2690
preplace netloc ps8_0_axi_periph|S00_ACLK_1 1 0 1 1040 372n
preplace netloc ps8_0_axi_periph|S00_ARESETN_1 1 0 1 1050 392n
preplace netloc ps8_0_axi_periph|S01_ACLK_1 1 0 1 1060 622n
preplace netloc ps8_0_axi_periph|S01_ARESETN_1 1 0 1 1090 642n
preplace netloc ps8_0_axi_periph|M00_ACLK_1 1 0 3 1040J 742 NJ 742 2660
preplace netloc ps8_0_axi_periph|M00_ARESETN_1 1 0 3 NJ 752 NJ 752 2670
preplace netloc ps8_0_axi_periph|ps8_0_axi_periph_to_s00_couplers 1 0 1 N 312
preplace netloc ps8_0_axi_periph|s00_couplers_to_xbar 1 1 1 2360 352n
preplace netloc ps8_0_axi_periph|ps8_0_axi_periph_to_s01_couplers 1 0 1 N 562
preplace netloc ps8_0_axi_periph|s01_couplers_to_xbar 1 1 1 N 642
preplace netloc ps8_0_axi_periph|m00_couplers_to_ps8_0_axi_periph 1 3 1 N 692
preplace netloc ps8_0_axi_periph|xbar_to_m00_couplers 1 2 1 N 652
preplace netloc ps8_0_axi_periph|s00_couplers|S_ACLK_1 1 0 2 1230 412 1580
preplace netloc ps8_0_axi_periph|s00_couplers|S_ARESETN_1 1 0 2 1240 422 1590
preplace netloc ps8_0_axi_periph|s00_couplers|s00_couplers_to_auto_ds 1 0 1 N 312
preplace netloc ps8_0_axi_periph|s00_couplers|auto_ds_to_auto_pc 1 1 1 N 332
preplace netloc ps8_0_axi_periph|s00_couplers|auto_pc_to_s00_couplers 1 2 1 N 352
preplace netloc ps8_0_axi_periph|s01_couplers|M_ACLK_1 1 0 3 1240 702 1600 702 1950J
preplace netloc ps8_0_axi_periph|s01_couplers|S_ACLK_1 1 0 1 1250 582n
preplace netloc ps8_0_axi_periph|s01_couplers|M_ARESETN_1 1 0 3 1230 712 1610 712 1960J
preplace netloc ps8_0_axi_periph|s01_couplers|S_ARESETN_1 1 0 1 1260 602n
preplace netloc ps8_0_axi_periph|s01_couplers|s01_couplers_to_auto_cc 1 0 1 N 562
preplace netloc ps8_0_axi_periph|s01_couplers|auto_cc_to_auto_ds 1 1 1 N 602
preplace netloc ps8_0_axi_periph|s01_couplers|auto_ds_to_auto_pc 1 2 1 N 622
preplace netloc ps8_0_axi_periph|s01_couplers|auto_pc_to_s01_couplers 1 3 1 N 642
levelinfo -pg 1 -80 50 510 1130 3250 3440
levelinfo -hier ps8_0_axi_periph * 1280 2520 2810 *
levelinfo -hier ps8_0_axi_periph|s00_couplers * 1410 1740 *
levelinfo -hier ps8_0_axi_periph|s01_couplers * 1430 1780 2110 *
pagesize -pg 1 -db -bbox -sgen -270 -20 3440 1060
pagesize -hier ps8_0_axi_periph -db -bbox -sgen 1010 222 2950 802
pagesize -hier ps8_0_axi_periph|s00_couplers -db -bbox -sgen 1200 252 1920 432
pagesize -hier ps8_0_axi_periph|s01_couplers -db -bbox -sgen 1200 502 2290 722
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"4",
   "da_zynq_ultra_ps_e_cnt":"1"
}
