Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 23 13:28:04 2019
| Host         : Victor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sap_1_timing_summary_routed.rpt -pb sap_1_timing_summary_routed.pb -rpx sap_1_timing_summary_routed.rpx -warn_on_violation
| Design       : sap_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U4/addr2_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U4/addr2_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U4/addr2_reg[2]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: U4/addr2_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 428 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.990        0.000                      0                   69        0.219        0.000                      0                   69        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.990        0.000                      0                   69        0.219        0.000                      0                   69        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 U4/addr2_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.543ns  (logic 0.611ns (24.029%)  route 1.932ns (75.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.466ns = ( 17.466 - 10.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 13.102 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.558    13.102    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/addr2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.459    13.561 r  U4/addr2_reg[2]/Q
                         net (fo=25, routed)          1.002    14.563    U4/addr2_reg_n_1_[2]
    SLICE_X31Y33         LUT4 (Prop_lut4_I2_O)        0.152    14.715 r  U4/D_mar_reg[3]_i_1/O
                         net (fo=8, routed)           0.930    15.645    U1/Q_reg[3]_1[0]
    SLICE_X31Y33         FDCE                                         r  U1/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.438    17.466    U1/CLK
    SLICE_X31Y33         FDCE                                         r  U1/Q_reg[0]/C
                         clock pessimism              0.611    18.077    
                         clock uncertainty           -0.035    18.042    
    SLICE_X31Y33         FDCE (Setup_fdce_C_CE)      -0.407    17.635    U1/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.635    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 U4/addr2_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U8/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.630ns  (logic 0.583ns (22.165%)  route 2.047ns (77.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.467ns = ( 17.467 - 10.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 13.102 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.558    13.102    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/addr2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.459    13.561 r  U4/addr2_reg[3]/Q
                         net (fo=24, routed)          0.911    14.473    U4/addr2_reg_n_1_[3]
    SLICE_X30Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.597 r  U4/D_output_register_reg[7]_i_1/O
                         net (fo=16, routed)          1.136    15.733    U8/E[0]
    SLICE_X12Y30         FDCE                                         r  U8/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.439    17.467    U8/Q_reg[0]_0
    SLICE_X12Y30         FDCE                                         r  U8/Q_reg[3]/C
                         clock pessimism              0.596    18.063    
                         clock uncertainty           -0.035    18.028    
    SLICE_X12Y30         FDCE (Setup_fdce_C_CE)      -0.169    17.859    U8/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.859    
                         arrival time                         -15.733    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 U4/addr2_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.389ns  (logic 0.611ns (25.579%)  route 1.778ns (74.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.465ns = ( 17.465 - 10.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 13.102 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.558    13.102    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/addr2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.459    13.561 r  U4/addr2_reg[2]/Q
                         net (fo=25, routed)          1.002    14.563    U4/addr2_reg_n_1_[2]
    SLICE_X31Y33         LUT4 (Prop_lut4_I2_O)        0.152    14.715 r  U4/D_mar_reg[3]_i_1/O
                         net (fo=8, routed)           0.776    15.491    U1/Q_reg[3]_1[0]
    SLICE_X33Y32         FDCE                                         r  U1/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.437    17.465    U1/CLK
    SLICE_X33Y32         FDCE                                         r  U1/Q_reg[1]/C
                         clock pessimism              0.611    18.076    
                         clock uncertainty           -0.035    18.041    
    SLICE_X33Y32         FDCE (Setup_fdce_C_CE)      -0.407    17.634    U1/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         17.634    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 U4/addr2_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.343ns  (logic 0.611ns (26.077%)  route 1.732ns (73.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.464ns = ( 17.464 - 10.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 13.102 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.558    13.102    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/addr2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.459    13.561 r  U4/addr2_reg[2]/Q
                         net (fo=25, routed)          1.002    14.563    U4/addr2_reg_n_1_[2]
    SLICE_X31Y33         LUT4 (Prop_lut4_I2_O)        0.152    14.715 r  U4/D_mar_reg[3]_i_1/O
                         net (fo=8, routed)           0.730    15.445    U1/Q_reg[3]_1[0]
    SLICE_X28Y29         FDCE                                         r  U1/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.436    17.464    U1/CLK
    SLICE_X28Y29         FDCE                                         r  U1/Q_reg[2]/C
                         clock pessimism              0.596    18.060    
                         clock uncertainty           -0.035    18.025    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.407    17.618    U1/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.618    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 U4/addr2_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.343ns  (logic 0.611ns (26.077%)  route 1.732ns (73.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.464ns = ( 17.464 - 10.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 13.102 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.558    13.102    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/addr2_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.459    13.561 r  U4/addr2_reg[2]/Q
                         net (fo=25, routed)          1.002    14.563    U4/addr2_reg_n_1_[2]
    SLICE_X31Y33         LUT4 (Prop_lut4_I2_O)        0.152    14.715 r  U4/D_mar_reg[3]_i_1/O
                         net (fo=8, routed)           0.730    15.445    U1/Q_reg[3]_1[0]
    SLICE_X28Y29         FDCE                                         r  U1/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.436    17.464    U1/CLK
    SLICE_X28Y29         FDCE                                         r  U1/Q_reg[3]/C
                         clock pessimism              0.596    18.060    
                         clock uncertainty           -0.035    18.025    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.407    17.618    U1/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.618    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.299ns  (logic 0.609ns (26.494%)  route 1.690ns (73.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 17.468 - 10.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 13.102 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.558    13.102    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.459    13.561 r  U4/addr2_reg[1]/Q
                         net (fo=26, routed)          1.021    14.583    U4/addr2_reg_n_1_[1]
    SLICE_X33Y33         LUT4 (Prop_lut4_I1_O)        0.150    14.733 r  U4/D_instruction_register_reg[7]_i_1/O
                         net (fo=16, routed)          0.668    15.401    U3/E[0]
    SLICE_X33Y35         FDCE                                         r  U3/Q_tmp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.440    17.468    U3/Q_tmp_reg[0]_0
    SLICE_X33Y35         FDCE                                         r  U3/Q_tmp_reg[4]/C
                         clock pessimism              0.611    18.079    
                         clock uncertainty           -0.035    18.044    
    SLICE_X33Y35         FDCE (Setup_fdce_C_CE)      -0.413    17.631    U3/Q_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         17.631    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.299ns  (logic 0.609ns (26.494%)  route 1.690ns (73.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 17.468 - 10.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 13.102 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.558    13.102    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.459    13.561 r  U4/addr2_reg[1]/Q
                         net (fo=26, routed)          1.021    14.583    U4/addr2_reg_n_1_[1]
    SLICE_X33Y33         LUT4 (Prop_lut4_I1_O)        0.150    14.733 r  U4/D_instruction_register_reg[7]_i_1/O
                         net (fo=16, routed)          0.668    15.401    U3/E[0]
    SLICE_X33Y35         FDCE                                         r  U3/Q_tmp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.440    17.468    U3/Q_tmp_reg[0]_0
    SLICE_X33Y35         FDCE                                         r  U3/Q_tmp_reg[5]/C
                         clock pessimism              0.611    18.079    
                         clock uncertainty           -0.035    18.044    
    SLICE_X33Y35         FDCE (Setup_fdce_C_CE)      -0.413    17.631    U3/Q_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         17.631    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.299ns  (logic 0.609ns (26.494%)  route 1.690ns (73.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 17.468 - 10.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 13.102 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.558    13.102    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.459    13.561 r  U4/addr2_reg[1]/Q
                         net (fo=26, routed)          1.021    14.583    U4/addr2_reg_n_1_[1]
    SLICE_X33Y33         LUT4 (Prop_lut4_I1_O)        0.150    14.733 r  U4/D_instruction_register_reg[7]_i_1/O
                         net (fo=16, routed)          0.668    15.401    U3/E[0]
    SLICE_X33Y35         FDCE                                         r  U3/Q_tmp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.440    17.468    U3/Q_tmp_reg[0]_0
    SLICE_X33Y35         FDCE                                         r  U3/Q_tmp_reg[6]/C
                         clock pessimism              0.611    18.079    
                         clock uncertainty           -0.035    18.044    
    SLICE_X33Y35         FDCE (Setup_fdce_C_CE)      -0.413    17.631    U3/Q_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         17.631    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 U4/addr2_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/Q_tmp_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.299ns  (logic 0.609ns (26.494%)  route 1.690ns (73.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 17.468 - 10.000 ) 
    Source Clock Delay      (SCD):    8.102ns = ( 13.102 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.558    13.102    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/addr2_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.459    13.561 r  U4/addr2_reg[1]/Q
                         net (fo=26, routed)          1.021    14.583    U4/addr2_reg_n_1_[1]
    SLICE_X33Y33         LUT4 (Prop_lut4_I1_O)        0.150    14.733 r  U4/D_instruction_register_reg[7]_i_1/O
                         net (fo=16, routed)          0.668    15.401    U3/E[0]
    SLICE_X33Y35         FDCE                                         r  U3/Q_tmp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.440    17.468    U3/Q_tmp_reg[0]_0
    SLICE_X33Y35         FDCE                                         r  U3/Q_tmp_reg[7]/C
                         clock pessimism              0.611    18.079    
                         clock uncertainty           -0.035    18.044    
    SLICE_X33Y35         FDCE (Setup_fdce_C_CE)      -0.413    17.631    U3/Q_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         17.631    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 U4/addr2_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U7/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.454ns  (logic 0.583ns (23.759%)  route 1.871ns (76.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 17.468 - 10.000 ) 
    Source Clock Delay      (SCD):    8.101ns = ( 13.101 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          2.236    10.757    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.881 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567    11.448    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.544 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.557    13.101    U4/addr2_reg[0]_2
    SLICE_X32Y33         FDCE                                         r  U4/addr2_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.459    13.560 r  U4/addr2_reg[0]/Q
                         net (fo=27, routed)          1.510    15.070    U4/addr2_reg_n_1_[0]
    SLICE_X31Y33         LUT4 (Prop_lut4_I1_O)        0.124    15.194 r  U4/D_b_register_reg[7]_i_1/O
                         net (fo=16, routed)          0.361    15.555    U7/E[0]
    SLICE_X28Y33         FDCE                                         r  U7/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.985    15.326    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    15.426 r  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    15.937    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.028 r  CLK_BUFG_inst/O
                         net (fo=47, routed)          1.440    17.468    U7/Q_reg[0]_0
    SLICE_X28Y33         FDCE                                         r  U7/Q_reg[0]/C
                         clock pessimism              0.596    18.064    
                         clock uncertainty           -0.035    18.029    
    SLICE_X28Y33         FDCE (Setup_fdce_C_CE)      -0.205    17.824    U7/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.824    
                         arrival time                         -15.555    
  -------------------------------------------------------------------
                         slack                                  2.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U4/T_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/addr2_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.710%)  route 0.140ns (42.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 8.391 - 5.000 ) 
    Source Clock Delay      (SCD):    2.522ns = ( 7.522 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.796     6.679    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.724 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.938    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.964 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.559     7.522    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/T_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.146     7.668 r  U4/T_reg[1]/Q
                         net (fo=5, routed)           0.140     7.808    U4/T[1]
    SLICE_X32Y33         LUT6 (Prop_lut6_I2_O)        0.045     7.853 r  U4/addr2[0]_i_1/O
                         net (fo=1, routed)           0.000     7.853    U4/addr2[0]_i_1_n_1
    SLICE_X32Y33         FDCE                                         r  U4/addr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.116     7.243    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.299 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.537    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.566 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.825     8.391    U4/addr2_reg[0]_2
    SLICE_X32Y33         FDCE                                         r  U4/addr2_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.855     7.535    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.099     7.634    U4/addr2_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.634    
                         arrival time                           7.853    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U4/T_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/T_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.367ns  (logic 0.194ns (52.886%)  route 0.173ns (47.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 8.392 - 5.000 ) 
    Source Clock Delay      (SCD):    2.521ns = ( 7.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.796     6.679    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.724 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.938    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.964 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.558     7.521    U4/addr2_reg[0]_2
    SLICE_X32Y33         FDCE                                         r  U4/T_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.146     7.667 r  U4/T_reg[0]/Q
                         net (fo=6, routed)           0.173     7.840    U4/T[0]
    SLICE_X33Y34         LUT4 (Prop_lut4_I2_O)        0.048     7.888 r  U4/T[2]_i_1/O
                         net (fo=1, routed)           0.000     7.888    U4/T[2]_i_1_n_1
    SLICE_X33Y34         FDCE                                         r  U4/T_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.116     7.243    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.299 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.537    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.566 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.826     8.392    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/T_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.855     7.536    
    SLICE_X33Y34         FDCE (Hold_fdce_C_D)         0.114     7.650    U4/T_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.650    
                         arrival time                           7.888    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U0/Q_tmp_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/Q_tmp_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.084%)  route 0.174ns (47.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 8.389 - 5.000 ) 
    Source Clock Delay      (SCD):    2.519ns = ( 7.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.796     6.679    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.724 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.938    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.964 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.556     7.519    U0/CLK
    SLICE_X32Y31         FDCE                                         r  U0/Q_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.146     7.665 r  U0/Q_tmp_reg[0]/Q
                         net (fo=5, routed)           0.174     7.839    U0/Q_tmp_reg[0]
    SLICE_X32Y31         LUT4 (Prop_lut4_I1_O)        0.043     7.882 r  U0/Q_tmp[3]_i_2/O
                         net (fo=1, routed)           0.000     7.882    U0/p_0_in[3]
    SLICE_X32Y31         FDCE                                         r  U0/Q_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.116     7.243    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.299 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.537    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.566 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.823     8.389    U0/CLK
    SLICE_X32Y31         FDCE                                         r  U0/Q_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.869     7.519    
    SLICE_X32Y31         FDCE (Hold_fdce_C_D)         0.114     7.633    U0/Q_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.633    
                         arrival time                           7.882    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U4/T_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/T_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.191ns (52.498%)  route 0.173ns (47.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 8.392 - 5.000 ) 
    Source Clock Delay      (SCD):    2.521ns = ( 7.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.796     6.679    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     6.724 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     6.938    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.964 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.558     7.521    U4/addr2_reg[0]_2
    SLICE_X32Y33         FDCE                                         r  U4/T_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.146     7.667 r  U4/T_reg[0]/Q
                         net (fo=6, routed)           0.173     7.840    U4/T[0]
    SLICE_X33Y34         LUT4 (Prop_lut4_I0_O)        0.045     7.885 r  U4/T[1]_i_1/O
                         net (fo=1, routed)           0.000     7.885    U4/T[1]_i_1_n_1
    SLICE_X33Y34         FDCE                                         r  U4/T_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.116     7.243    U3/clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     7.299 f  U3/CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     7.537    CLK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.566 f  CLK_BUFG_inst/O
                         net (fo=47, routed)          0.826     8.392    U4/addr2_reg[0]_2
    SLICE_X33Y34         FDCE                                         r  U4/T_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.855     7.536    
    SLICE_X33Y34         FDCE (Hold_fdce_C_D)         0.098     7.634    U4/T_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.634    
                         arrival time                           7.885    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.584     1.467    U9/clk
    SLICE_X7Y29          FDRE                                         r  U9/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U9/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.716    U9/refresh_counter_reg_n_1_[7]
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  U9/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    U9/refresh_counter_reg[4]_i_1_n_5
    SLICE_X7Y29          FDRE                                         r  U9/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    U9/clk
    SLICE_X7Y29          FDRE                                         r  U9/refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    U9/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.469    U9/clk
    SLICE_X7Y31          FDRE                                         r  U9/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U9/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.718    U9/refresh_counter_reg_n_1_[15]
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  U9/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    U9/refresh_counter_reg[12]_i_1_n_5
    SLICE_X7Y31          FDRE                                         r  U9/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    U9/clk
    SLICE_X7Y31          FDRE                                         r  U9/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.105     1.574    U9/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    U9/clk
    SLICE_X7Y28          FDRE                                         r  U9/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U9/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.715    U9/refresh_counter_reg_n_1_[3]
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  U9/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    U9/refresh_counter_reg[0]_i_1_n_5
    SLICE_X7Y28          FDRE                                         r  U9/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.852     1.979    U9/clk
    SLICE_X7Y28          FDRE                                         r  U9/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    U9/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    U9/clk
    SLICE_X7Y30          FDRE                                         r  U9/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U9/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    U9/refresh_counter_reg_n_1_[11]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  U9/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    U9/refresh_counter_reg[8]_i_1_n_5
    SLICE_X7Y30          FDRE                                         r  U9/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    U9/clk
    SLICE_X7Y30          FDRE                                         r  U9/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X7Y30          FDRE (Hold_fdre_C_D)         0.105     1.573    U9/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.584     1.467    U9/clk
    SLICE_X7Y29          FDRE                                         r  U9/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U9/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.713    U9/refresh_counter_reg_n_1_[4]
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  U9/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    U9/refresh_counter_reg[4]_i_1_n_8
    SLICE_X7Y29          FDRE                                         r  U9/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    U9/clk
    SLICE_X7Y29          FDRE                                         r  U9/refresh_counter_reg[4]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    U9/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U9/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U9/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.469    U9/clk
    SLICE_X7Y31          FDRE                                         r  U9/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U9/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.715    U9/refresh_counter_reg_n_1_[12]
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  U9/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    U9/refresh_counter_reg[12]_i_1_n_8
    SLICE_X7Y31          FDRE                                         r  U9/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    U9/clk
    SLICE_X7Y31          FDRE                                         r  U9/refresh_counter_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.105     1.574    U9/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y31   U0/Q_tmp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y31   U0/Q_tmp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y31   U0/Q_tmp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y31   U0/Q_tmp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   U1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y32   U1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y29   U1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y29   U1/Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32   U1/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31   U3/Q_tmp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31   U3/Q_tmp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31   U3/Q_tmp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31   U3/Q_tmp_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   U0/Q_tmp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   U0/Q_tmp_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   U0/Q_tmp_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   U0/Q_tmp_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y35   U3/Q_tmp_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   U0/Q_tmp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   U0/Q_tmp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   U0/Q_tmp_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y31   U0/Q_tmp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   U1/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   U1/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32   U1/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y29   U1/Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y29   U1/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y31   U3/Q_tmp_reg[0]/C



