<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tfgg484-1" LaunchTime="1712657349">
  <File Type="PA-TCL" Name="nanoControleur.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="nanoControleur_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="nanoControleur_reports.tcl"/>
  <File Type="RDS-RDS" Name="nanoControleur.vds"/>
  <File Type="RDS-UTIL" Name="nanoControleur_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="nanoControleur_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="nanoControleur.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="nanoControleur_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="nanoControleur_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/nanoProcesseur_package.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/nanoProcesseur_package.vhd"/>
        <Attr Name="ImportTime" Val="1704216347"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/ALU.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/ALU.vhd"/>
        <Attr Name="ImportTime" Val="1704216344"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/Address_Decode.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/Address_Decode.vhd"/>
        <Attr Name="ImportTime" Val="1704216344"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/Data_Multiplexer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/Data_Multiplexer.vhd"/>
        <Attr Name="ImportTime" Val="1704216345"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/Instruction_Register.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/Instruction_Register.vhd"/>
        <Attr Name="ImportTime" Val="1704216345"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/Operandes_Multiplexer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/Operandes_Multiplexer.vhd"/>
        <Attr Name="ImportTime" Val="1704216345"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/Operandes_Register.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/Operandes_Register.vhd"/>
        <Attr Name="ImportTime" Val="1704216345"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/Output_Register.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/Output_Register.vhd"/>
        <Attr Name="ImportTime" Val="1704216345"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/Program_Counter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/Program_Counter.vhd"/>
        <Attr Name="ImportTime" Val="1704216345"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/RAM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/RAM.vhd"/>
        <Attr Name="ImportTime" Val="1704216346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/ROM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/ROM.vhd"/>
        <Attr Name="ImportTime" Val="1704216346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/Sequenceur.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/Sequenceur.vhd"/>
        <Attr Name="ImportTime" Val="1704216346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/Status_Register.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/Status_Register.vhd"/>
        <Attr Name="ImportTime" Val="1704216346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/W_Register.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/W_Register.vhd"/>
        <Attr Name="ImportTime" Val="1704216346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/nanoProcesseur.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/nanoProcesseur.vhd"/>
        <Attr Name="ImportTime" Val="1704216347"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design.hdl/nanoControleur.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/design.hdl/nanoControleur.vhd"/>
        <Attr Name="ImportTime" Val="1704216346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="nanoControleur"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/IO_Const.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="P:/Formation/200_Bachelor/230_Niveau-1/233_Professeurs/1262_Archi_Sys_Info/1262.3_Sys_num_appliques/EASE/nanoprocesseur_v4.ews/Vivado/Vivado.srcs/constrs_1/new/IO_Const.xdc"/>
        <Attr Name="ImportTime" Val="1704214364"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
