/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  wire [18:0] _02_;
  wire [13:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [39:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(in_data[75] ? _00_ : in_data[30]);
  assign celloutsig_0_27z = !(celloutsig_0_18z ? celloutsig_0_8z : celloutsig_0_17z);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[152] : in_data[170]);
  assign celloutsig_1_2z = ~in_data[143];
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_11z = celloutsig_1_6z | ~(celloutsig_1_8z[0]);
  assign celloutsig_0_17z = celloutsig_0_4z[2] | ~(celloutsig_0_6z[2]);
  assign celloutsig_0_2z = in_data[53] ^ in_data[51];
  assign celloutsig_1_6z = celloutsig_1_4z ^ celloutsig_1_5z[10];
  assign celloutsig_1_16z = celloutsig_1_9z[0] ^ in_data[143];
  assign celloutsig_0_18z = celloutsig_0_4z[6] ^ celloutsig_0_6z[0];
  reg [18:0] _14_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 19'h00000;
    else _14_ <= in_data[21:3];
  assign { _02_[18:9], _00_, _02_[7:0] } = _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= celloutsig_1_5z[8:0];
  assign celloutsig_0_7z = { celloutsig_0_6z[2], celloutsig_0_4z } & { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_13z = celloutsig_1_8z == { _01_[2:0], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[172:170] <= in_data[158:156];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } < { in_data[175:173], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_5z = { in_data[86:85], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } < { celloutsig_0_3z[5:3], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_5z[1:0], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z, in_data[143], celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_6z[0], celloutsig_0_7z } % { 1'h1, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_9z[8:5], celloutsig_0_15z } % { 1'h1, celloutsig_0_4z[4:0], celloutsig_0_4z };
  assign celloutsig_1_15z = ~ { celloutsig_1_14z[5:2], celloutsig_1_4z };
  assign celloutsig_1_5z = { in_data[189:175], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } | { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_3z = _02_[15:10] | { _02_[9], _00_, _02_[7:5], celloutsig_0_1z };
  assign celloutsig_0_8z = & { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_18z = | { _01_[8:1], celloutsig_1_4z, _01_, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_17z = ^ { celloutsig_1_9z[2:0], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_28z = ^ { celloutsig_0_20z[7:1], celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_5z[15:9], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_11z } >> { celloutsig_1_0z, _01_, celloutsig_1_2z };
  assign celloutsig_0_15z = { _02_[12:9], _00_, _02_[7:5], celloutsig_0_8z } >> { celloutsig_0_10z[13:7], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z } << { in_data[44], celloutsig_0_3z };
  assign celloutsig_0_6z = _02_[17:15] << celloutsig_0_4z[3:1];
  assign celloutsig_1_9z = { celloutsig_1_5z[13:12], celloutsig_1_2z, celloutsig_1_4z } >> celloutsig_1_5z[15:12];
  assign celloutsig_0_10z[13:7] = celloutsig_0_4z & { celloutsig_0_2z, celloutsig_0_3z };
  assign { out_data[104], out_data[100], out_data[109:105], out_data[127:110], out_data[98:96], celloutsig_1_19z[7:2], out_data[99], out_data[102], celloutsig_1_19z[1] } = ~ { celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_14z[9:2], celloutsig_1_11z, _01_, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, in_data[143] };
  assign _02_[8] = _00_;
  assign celloutsig_0_10z[6:0] = celloutsig_0_10z[13:7];
  assign { celloutsig_1_19z[39:8], celloutsig_1_19z[0] } = { out_data[127:104], out_data[119], out_data[102], out_data[104], out_data[100:96], out_data[102] };
  assign { out_data[128], out_data[103], out_data[101], out_data[32], out_data[0] } = { celloutsig_1_18z, out_data[119], out_data[104], celloutsig_0_27z, celloutsig_0_28z };
endmodule
