Fitter report for PCTime
Sun Jun 21 20:16:30 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB Macrocells
 19. Parallel Expander
 20. Shareable Expander
 21. Logic Cell Interconnection
 22. Fitter Device Options
 23. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Sun Jun 21 20:16:30 2020        ;
; Quartus II Version    ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name         ; PCTime                                       ;
; Top-level Entity Name ; PCTime                                       ;
; Family                ; MAX3000A                                     ;
; Device                ; EPM3064ALC44-10                              ;
; Timing Models         ; Final                                        ;
; Total macrocells      ; 58 / 64 ( 91 % )                             ;
; Total pins            ; 21 / 34 ( 62 % )                             ;
+-----------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM3064ALC44-10 ;               ;
; Fitter Effort                                                              ; Standard Fit    ; Auto Fit      ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                                              ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; On              ; On            ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
; Use Best Effort Settings for Compilation                                   ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Windows 10/Desktop/Count PC Time/PCTime.pin.


+------------------------------------------------------------------+
; Fitter Resource Usage Summary                                    ;
+-----------------------------------+------------------------------+
; Resource                          ; Usage                        ;
+-----------------------------------+------------------------------+
; Logic cells                       ; 58 / 64 ( 91 % )             ;
; Registers                         ; 39 / 64 ( 61 % )             ;
; Number of pterms used             ; 205                          ;
; User inserted logic elements      ; 0                            ;
; I/O pins                          ; 21 / 34 ( 62 % )             ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )               ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )                ;
; Global signals                    ; 1                            ;
; Shareable expanders               ; 30 / 64 ( 47 % )             ;
; Parallel expanders                ; 3 / 60 ( 5 % )               ;
; Cells using turbo bit             ; 58 / 64 ( 91 % )             ;
; Maximum fan-out node              ; lpm_counter:N0_rtl_1|dffs[0] ;
; Maximum fan-out                   ; 35                           ;
; Highest non-global fan-out signal ; lpm_counter:N0_rtl_1|dffs[0] ;
; Highest non-global fan-out        ; 35                           ;
; Total fan-out                     ; 730                          ;
; Average fan-out                   ; 6.70                         ;
+-----------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                    ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name     ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; CLK_4MHZ ; 43    ; --       ; --  ; 14                    ; 0                  ; yes    ; 3.3-V LVTTL  ; User                 ;
; SWITCH   ; 37    ; --       ; 4   ; 14                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; SWITCH7D ; 34    ; --       ; 4   ; 4                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                     ;
+-------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; BUZZER      ; 39    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; CLK_160HZ   ; 40    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; CLK_1HZ     ; 41    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LEDDATAo[0] ; 4     ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LEDDATAo[1] ; 5     ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LEDDATAo[2] ; 6     ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LEDDATAo[3] ; 8     ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LEDDATAo[4] ; 9     ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LEDDATAo[5] ; 11    ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; LEDDATAo[6] ; 12    ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; SCAN[0]     ; 19    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; SCAN[1]     ; 18    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; SCAN[2]     ; 16    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; SCAN[3]     ; 14    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
+-------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 4        ; 3          ; --       ; LEDDATAo[0]    ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 5        ; 4          ; --       ; LEDDATAo[1]    ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 6        ; 5          ; --       ; LEDDATAo[2]    ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 7        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 7          ; --       ; LEDDATAo[3]    ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 9        ; 8          ; --       ; LEDDATAo[4]    ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 10       ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; LEDDATAo[5]    ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 12       ; 11         ; --       ; LEDDATAo[6]    ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 13       ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 14       ; 13         ; --       ; SCAN[3]        ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 15       ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 16       ; 15         ; --       ; SCAN[2]        ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 17       ; 16         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 18       ; 17         ; --       ; SCAN[1]        ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 19       ; 18         ; --       ; SCAN[0]        ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 24       ; 23         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 32         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; SWITCH7D       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 35       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 36       ; 35         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 36         ; --       ; SWITCH         ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 38       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 39       ; 38         ; --       ; BUZZER         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 40       ; 39         ; --       ; CLK_160HZ      ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 41       ; 40         ; --       ; CLK_1HZ        ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; CLK_4MHZ       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 44       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; 3.3-V LVTTL  ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+------------------------------------------------------------------------+
; Dedicated Inputs I/O                                                   ;
+----------+-------+-------+-------+--------------+------------+---------+
; Name     ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+----------+-------+-------+-------+--------------+------------+---------+
; CLK_4MHZ ; 43    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
+----------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                        ;
+----------------------------+------------+------+------------------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name          ; Library Name ;
+----------------------------+------------+------+------------------------------+--------------+
; |PCTime                    ; 58         ; 21   ; |PCTime                      ; work         ;
;    |lpm_counter:N0_rtl_1|  ; 4          ; 0    ; |PCTime|lpm_counter:N0_rtl_1 ; work         ;
;    |lpm_counter:N2_rtl_0|  ; 4          ; 0    ; |PCTime|lpm_counter:N2_rtl_0 ; work         ;
+----------------------------+------------+------+------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                               ;
+------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                   ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+------------------------+----------+---------+--------------+--------+----------------------+------------------+
; CLK_160HZ~reg0         ; LC62     ; 12      ; Clock        ; no     ; --                   ; --               ;
; CLK_1HZ~reg0           ; LC64     ; 15      ; Clock        ; no     ; --                   ; --               ;
; CLK_4MHZ               ; PIN_43   ; 14      ; Clock        ; yes    ; On                   ; --               ;
; SWITCH                 ; PIN_37   ; 14      ; Async. clear ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[0]  ; LC41     ; 13      ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[10] ; LC51     ; 8       ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[11] ; LC52     ; 7       ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[12] ; LC61     ; 7       ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[1]  ; LC55     ; 13      ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[2]  ; LC63     ; 13      ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[3]  ; LC50     ; 12      ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[4]  ; LC53     ; 12      ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[5]  ; LC54     ; 11      ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[6]  ; LC56     ; 11      ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[7]  ; LC58     ; 11      ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[8]  ; LC60     ; 9       ; Clock enable ; no     ; --                   ; --               ;
; \Frequency160HZ:CS[9]  ; LC59     ; 9       ; Clock enable ; no     ; --                   ; --               ;
+------------------------+----------+---------+--------------+--------+----------------------+------------------+


+-------------------------------------------------------------------------+
; Global & Other Fast Signals                                             ;
+----------+----------+---------+----------------------+------------------+
; Name     ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+----------+----------+---------+----------------------+------------------+
; CLK_4MHZ ; PIN_43   ; 14      ; On                   ; --               ;
+----------+----------+---------+----------------------+------------------+


+-------------------------------------------+
; Non-Global High Fan-Out Signals           ;
+---------------------------------+---------+
; Name                            ; Fan-Out ;
+---------------------------------+---------+
; lpm_counter:N0_rtl_1|dffs[1]    ; 35      ;
; lpm_counter:N0_rtl_1|dffs[0]    ; 35      ;
; lpm_counter:N0_rtl_1|dffs[2]    ; 34      ;
; lpm_counter:N0_rtl_1|dffs[3]    ; 31      ;
; N1[0]                           ; 29      ;
; N1[2]                           ; 28      ;
; N1[1]                           ; 28      ;
; S[0]                            ; 27      ;
; S[1]                            ; 26      ;
; lpm_counter:N2_rtl_0|dffs[1]    ; 24      ;
; lpm_counter:N2_rtl_0|dffs[0]    ; 24      ;
; lpm_counter:N2_rtl_0|dffs[2]    ; 22      ;
; N3[1]                           ; 21      ;
; lpm_counter:N2_rtl_0|dffs[3]    ; 21      ;
; N3[0]                           ; 21      ;
; N3[2]                           ; 20      ;
; CLK_1HZ~reg0                    ; 15      ;
; SWITCH                          ; 14      ;
; \Frequency160HZ:CS[1]           ; 13      ;
; \Frequency160HZ:CS[2]           ; 13      ;
; \Frequency160HZ:CS[0]           ; 13      ;
; CLK_160HZ~reg0                  ; 12      ;
; \Frequency160HZ:CS[4]           ; 12      ;
; \Frequency160HZ:CS[3]           ; 12      ;
; \Frequency160HZ:CS[7]           ; 11      ;
; \Frequency160HZ:CS[6]           ; 11      ;
; \Frequency160HZ:CS[5]           ; 11      ;
; \Frequency160HZ:CS[9]           ; 9       ;
; \Frequency160HZ:CS[8]           ; 9       ;
; \Frequency1HZ:CS[1]             ; 8       ;
; \Frequency1HZ:CS[0]             ; 8       ;
; \Frequency160HZ:CS[10]          ; 8       ;
; \Frequency1HZ:CS[2]             ; 7       ;
; \Frequency160HZ:CS[11]          ; 7       ;
; \Frequency160HZ:CS[12]          ; 7       ;
; \Frequency1HZ:CS[3]             ; 6       ;
; lpm_counter:N0_rtl_1|dffs[1]~66 ; 5       ;
; \Frequency1HZ:CS[4]             ; 5       ;
; SWITCH7D                        ; 4       ;
; \Frequency1HZ:CS[5]             ; 4       ;
; \Frequency1HZ:CS[6]             ; 4       ;
; lpm_counter:N2_rtl_0|dffs[3]~71 ; 3       ;
; lpm_counter:N0_rtl_1|dffs[1]~42 ; 3       ;
; \Frequency1HZ:CS[7]             ; 3       ;
; Mux10~22                        ; 2       ;
; Mux10~19                        ; 2       ;
; Mux9~20                         ; 2       ;
; Mux9~19                         ; 2       ;
; Mux9~18                         ; 2       ;
; N1[1]~58                        ; 2       ;
+---------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 88 / 144 ( 61 % ) ;
+----------------------------+-------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 14.50) ; Number of LABs  (Total = 4) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 0                           ;
; 10                                      ; 1                           ;
; 11                                      ; 0                           ;
; 12                                      ; 0                           ;
; 13                                      ; 0                           ;
; 14                                      ; 0                           ;
; 15                                      ; 0                           ;
; 16                                      ; 3                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 3                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 7.50) ; Number of LABs  (Total = 3) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 1                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 0                           ;
; 4                                               ; 0                           ;
; 5                                               ; 0                           ;
; 6                                               ; 0                           ;
; 7                                               ; 0                           ;
; 8                                               ; 1                           ;
; 9                                               ; 1                           ;
; 10                                              ; 0                           ;
; 11                                              ; 0                           ;
; 12                                              ; 0                           ;
; 13                                              ; 1                           ;
+-------------------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                     ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC2        ; Mux9~18, Mux9~19, Mux9~20, lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[2], S[1], S[0], lpm_counter:N0_rtl_1|dffs[1], N1[0], N1[1], N3[0], N3[1], lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[3]                                                                       ; Mux9~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC15       ; lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[3], S[1], lpm_counter:N0_rtl_1|dffs[2], S[0], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[3], lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[0]                                                                                                ; Mux14~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC13       ; lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], S[1], S[0], N1[2], N1[1], N1[0]                                                                                                                                                                                                   ; Mux13~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC1        ; N1[0], N1[1], S[1], S[0], N3[0], N3[1], N1[2], N3[2], Mux8~40                                                                                                                                                                                                                                                                                             ; LEDDATAo[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC4        ; Mux10~17bal, Mux10~19, Mux10~22, lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[2], S[1], S[0], lpm_counter:N0_rtl_1|dffs[0], N1[0], N3[0], lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[0]                                                                                                             ; LEDDATAo[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC5        ; N1[2], N1[1], N1[0], S[1], S[0], N3[2], N3[1], N3[0], Mux11~15, Mux11~21                                                                                                                                                                                                                                                                                  ; LEDDATAo[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC16       ; Mux14~37, S[1], S[0], lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[3], lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[0], N3[1], N3[0], N3[2], N1[1], N1[0], N1[2]                                                                                                                                                                    ; LEDDATAo[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC11       ; lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], S[1], S[0], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[2], N1[1], N1[0], N1[2], N3[1], N3[0], N3[2], lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[3], lpm_counter:N2_rtl_0|dffs[2]                                                      ; LEDDATAo[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC14       ; Mux13~21, N1[2], N1[1], N1[0], S[1], S[0], N3[2], N3[1], N3[0], lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3], lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[0]                                                                                                                                                                    ; LEDDATAo[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC3        ; Mux9~28, Mux9~18, Mux9~19, Mux9~20, lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[2], S[1], S[0], N1[1], N1[2], N3[1], N3[2], lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[3], lpm_counter:N2_rtl_0|dffs[2]                                                                                            ; LEDDATAo[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC26       ; \Frequency1HZ:CS[2], \Frequency1HZ:CS[0], \Frequency1HZ:CS[1], \Frequency1HZ:CS[3], CLK_160HZ~reg0                                                                                                                                                                                                                                                        ; \Frequency1HZ:CS[7], \Frequency1HZ:CS[6], \Frequency1HZ:CS[3], \Frequency1HZ:CS[4], \Frequency1HZ:CS[5], CLK_1HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC31       ; \Frequency1HZ:CS[3], \Frequency1HZ:CS[2], \Frequency1HZ:CS[0], \Frequency1HZ:CS[1], \Frequency1HZ:CS[4], CLK_160HZ~reg0                                                                                                                                                                                                                                   ; \Frequency1HZ:CS[7], \Frequency1HZ:CS[6], \Frequency1HZ:CS[4], \Frequency1HZ:CS[5], CLK_1HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC32       ; N1[2], N1[1], N1[0], S[1], S[0], lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[3]                                                                                                                                                                                                   ; Mux11~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC17       ; lpm_counter:N0_rtl_1|dffs[1]~42, lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], N1[0], lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N0_rtl_1|dffs[3]~60, CLK_1HZ~reg0, SWITCH                                                                                                                                     ; N3[0], N1[0], N1[1]~58, N1[1], N1[2], lpm_counter:N2_rtl_0|dffs[0]~45, lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[1]~52, lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2]~60, lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux13~19, Mux12~15, Mux14~35, Mux11~21, Mux11~24, Mux9~20, Mux10~27, Mux8~45, Mux13~21, Mux9~28                                                                                                                                                                                                                                                        ;
;  B  ; LC19       ; lpm_counter:N0_rtl_1|dffs[3]~56, lpm_counter:N0_rtl_1|dffs[3]~57, lpm_counter:N0_rtl_1|dffs[3]~58, lpm_counter:N0_rtl_1|dffs[3]~59, lpm_counter:N0_rtl_1|dffs[3]~60, CLK_1HZ~reg0, SWITCH                                                                                                                                                                 ; N3[0], lpm_counter:N0_rtl_1|dffs[1]~43, lpm_counter:N0_rtl_1|dffs[3]~59, lpm_counter:N0_rtl_1|dffs[3]~60, N1[0], N1[1]~58, N1[1], N1[2], lpm_counter:N2_rtl_0|dffs[0]~45, lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[1]~52, lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2]~60, lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux12~15, Mux11~21, Mux9~25, Mux10~19, Mux13~21, Mux14~37, Mux9~28, Mux8~33sexp1bal, Mux10~17bal                                                                                                                                                    ;
;  B  ; LC23       ; lpm_counter:N0_rtl_1|dffs[1]~42, lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[2]~50, CLK_1HZ~reg0, SWITCH                                                                                                                                                                          ; N3[0], lpm_counter:N0_rtl_1|dffs[1]~43, lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N0_rtl_1|dffs[3]~56, lpm_counter:N0_rtl_1|dffs[3]~57, lpm_counter:N0_rtl_1|dffs[3]~58, lpm_counter:N0_rtl_1|dffs[3]~60, N1[0], N1[1]~58, N1[1], N1[2], lpm_counter:N2_rtl_0|dffs[0]~45, lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[1]~52, lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2]~60, lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux12~15, Mux11~21, Mux9~25, Mux10~19, Mux10~27, Mux13~21, Mux14~37, Mux9~28, Mux8~33sexp1bal                                                       ;
;  B  ; LC29       ; \Frequency1HZ:CS[5], \Frequency1HZ:CS[6], \Frequency1HZ:CS[4], \Frequency1HZ:CS[3], \Frequency1HZ:CS[2], \Frequency1HZ:CS[0], \Frequency1HZ:CS[1], \Frequency1HZ:CS[7], CLK_160HZ~reg0                                                                                                                                                                    ; \Frequency1HZ:CS[7], \Frequency1HZ:CS[5], CLK_1HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC28       ; \Frequency1HZ:CS[5], \Frequency1HZ:CS[4], \Frequency1HZ:CS[3], \Frequency1HZ:CS[2], \Frequency1HZ:CS[0], \Frequency1HZ:CS[1], \Frequency1HZ:CS[6], CLK_160HZ~reg0                                                                                                                                                                                         ; \Frequency1HZ:CS[7], \Frequency1HZ:CS[6], \Frequency1HZ:CS[5], CLK_1HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC27       ; \Frequency1HZ:CS[0], \Frequency1HZ:CS[1], \Frequency1HZ:CS[2], CLK_160HZ~reg0                                                                                                                                                                                                                                                                             ; \Frequency1HZ:CS[7], \Frequency1HZ:CS[6], \Frequency1HZ:CS[2], \Frequency1HZ:CS[3], \Frequency1HZ:CS[4], \Frequency1HZ:CS[5], CLK_1HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC22       ; lpm_counter:N0_rtl_1|dffs[1]~42, lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[1]~43, CLK_1HZ~reg0, SWITCH                                                                                                                                                                                                        ; N3[0], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[2]~50, lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N0_rtl_1|dffs[3]~56, lpm_counter:N0_rtl_1|dffs[3]~57, lpm_counter:N0_rtl_1|dffs[3]~58, lpm_counter:N0_rtl_1|dffs[3]~60, N1[0], N1[1]~58, N1[1], N1[2], lpm_counter:N2_rtl_0|dffs[0]~45, lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[1]~52, lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2]~60, lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux12~15, Mux11~21, Mux9~25, Mux10~19, Mux10~27, Mux13~21, Mux14~37, Mux9~28, Mux8~33sexp1bal                         ;
;  B  ; LC20       ; S[0], S[1], SWITCH7D                                                                                                                                                                                                                                                                                                                                      ; SCAN[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC21       ; S[0], S[1], SWITCH7D                                                                                                                                                                                                                                                                                                                                      ; SCAN[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC25       ; S[0], S[1], SWITCH7D                                                                                                                                                                                                                                                                                                                                      ; SCAN[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC30       ; S[0], S[1], SWITCH7D                                                                                                                                                                                                                                                                                                                                      ; SCAN[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC18       ; \Frequency1HZ:CS[0], \Frequency1HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                  ; \Frequency1HZ:CS[7], \Frequency1HZ:CS[6], \Frequency1HZ:CS[2], \Frequency1HZ:CS[1], \Frequency1HZ:CS[3], \Frequency1HZ:CS[4], \Frequency1HZ:CS[5], CLK_1HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC24       ; N1[2], N1[1], S[1], S[0], lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], N3[2], N3[1]                                                                                                                                                                                            ; Mux8~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  C  ; LC45       ; CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                            ; S[1], SCAN~18, SCAN~21, SCAN~24, SCAN~27, Mux13~19, Mux12~15, Mux14~35, Mux11~15, Mux11~21, Mux11~24, Mux9~18, Mux9~19, Mux9~20, Mux9~25, Mux10~19, Mux10~22, Mux10~27, Mux8~45, Mux13~21, Mux14~37, Mux9~28, Mux8~39sexp2, Mux8~39sexp3, Mux8~39sexp4, Mux8~33sexp1bal, Mux10~17bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC40       ; CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                            ; \Frequency1HZ:CS[7], \Frequency1HZ:CS[6], \Frequency1HZ:CS[2], \Frequency1HZ:CS[1], \Frequency1HZ:CS[3], \Frequency1HZ:CS[4], \Frequency1HZ:CS[5], CLK_1HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  C  ; LC42       ; S[0], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                      ; SCAN~18, SCAN~21, SCAN~24, SCAN~27, Mux13~19, Mux12~15, Mux14~35, Mux11~15, Mux11~21, Mux11~24, Mux9~18, Mux9~19, Mux9~20, Mux9~25, Mux10~19, Mux10~22, Mux10~27, Mux8~45, Mux13~21, Mux14~37, Mux9~28, Mux8~39sexp2, Mux8~39sexp3, Mux8~39sexp4, Mux8~33sexp1bal, Mux10~17bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC33       ; lpm_counter:N2_rtl_0|dffs[0], N1[1], N1[0], N1[2], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3], lpm_counter:N2_rtl_0|dffs[1], CLK_1HZ~reg0, SWITCH                                                                 ; lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[1]~42, lpm_counter:N0_rtl_1|dffs[3]~57, lpm_counter:N0_rtl_1|dffs[3]~59, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~70, N3[1]~62, N3[1], N3[2]~71, N3[2], LessThan0~7, Mux13~19, Mux12~15, Mux14~35, Mux11~15, Mux11~24, Mux9~18, Mux10~27, Mux8~45, Mux9~28, lpm_counter:N0_rtl_1|dffs[1]~66                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC38       ; N3[2], N3[0], N3[1], lpm_counter:N0_rtl_1|dffs[0], CLK_1HZ~reg0, SWITCH                                                                                                                                                                                                                                                                                   ; N3[0], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[2]~50, lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N0_rtl_1|dffs[3]~56, lpm_counter:N0_rtl_1|dffs[3]~57, lpm_counter:N0_rtl_1|dffs[3]~58, lpm_counter:N0_rtl_1|dffs[3]~60, N1[0], N1[1]~58, N1[1], N1[2], lpm_counter:N2_rtl_0|dffs[0]~45, lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[1]~52, lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2]~60, lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux12~15, Mux11~21, Mux10~27, Mux13~21, Mux14~37, Mux9~28, Mux8~33sexp1bal, Mux10~17bal ;
;  C  ; LC48       ; lpm_counter:N0_rtl_1|dffs[1]~66, N1[0], N1[2], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], N1[1], lpm_counter:N0_rtl_1|dffs[2], N1[1]~58, CLK_1HZ~reg0, SWITCH                                                                                                                                              ; N3[0], N1[1], N1[2], lpm_counter:N2_rtl_0|dffs[0]~45, lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[1]~52, lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2]~60, lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux13~19, Mux12~15, Mux14~35, Mux11~21, Mux11~24, Mux9~25, Mux8~45, Mux13~21, Mux9~28, Mux8~33sexp1bal, Mux10~17bal                                                                                                                                                                                                                                                     ;
;  C  ; LC47       ; lpm_counter:N0_rtl_1|dffs[1]~66, N1[1], N1[0], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], N1[2], lpm_counter:N0_rtl_1|dffs[2], N1[1]~58, CLK_1HZ~reg0, SWITCH                                                                                                                                              ; N3[0], N1[1], N1[2], lpm_counter:N2_rtl_0|dffs[0]~45, lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[1]~52, lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2]~60, lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux13~19, Mux12~15, Mux14~35, Mux11~21, Mux11~24, Mux9~20, Mux9~25, Mux8~45, Mux13~21, Mux8~33sexp1bal, Mux10~17bal                                                                                                                                                                                                                                                     ;
;  C  ; LC46       ; lpm_counter:N0_rtl_1|dffs[1]~66, lpm_counter:N2_rtl_0|dffs[0], N1[1], N1[0], N1[2], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N2_rtl_0|dffs[0]~45, CLK_1HZ~reg0, SWITCH                                                                                         ; N3[0], lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[1]~52, lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2]~60, lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux13~19, Mux12~15, Mux14~35, Mux11~15, Mux9~19, Mux10~27, Mux14~37, Mux9~28, Mux8~39sexp3, Mux10~17bal                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC39       ; lpm_counter:N0_rtl_1|dffs[1]~66, lpm_counter:N2_rtl_0|dffs[1]~52, lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[1]~54, lpm_counter:N2_rtl_0|dffs[0], N1[1], N1[0], N1[2], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[2], CLK_1HZ~reg0, SWITCH                          ; N3[0], lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2]~60, lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux13~19, Mux12~15, Mux14~35, Mux11~15, Mux9~25, Mux10~22, Mux10~27, Mux14~37, Mux9~28, Mux8~39sexp2, Mux8~39sexp3, Mux8~39sexp4                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC37       ; lpm_counter:N0_rtl_1|dffs[1]~66, lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[0], N1[1], N1[0], N1[2], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N2_rtl_0|dffs[2]~60, CLK_1HZ~reg0, SWITCH                             ; N3[0], lpm_counter:N2_rtl_0|dffs[1]~54, lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux13~19, Mux12~15, Mux14~35, Mux11~15, Mux9~19, Mux9~25, Mux10~22, Mux10~27, Mux14~37, Mux8~39sexp2, Mux8~39sexp4                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC36       ; lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~68, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~70, lpm_counter:N2_rtl_0|dffs[3]~71, CLK_1HZ~reg0, SWITCH                                                                                                                                                                 ; N3[0], lpm_counter:N2_rtl_0|dffs[1]~54, lpm_counter:N2_rtl_0|dffs[3]~70, lpm_counter:N2_rtl_0|dffs[3]~71, N3[1]~62, N3[1], N3[2]~71, N3[2], Mux13~19, Mux12~15, Mux14~35, Mux11~15, Mux9~19, Mux9~25, Mux10~22, Mux14~37, Mux9~28, Mux8~39sexp2, Mux8~39sexp3, Mux8~39sexp4, Mux10~17bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC34       ; lpm_counter:N2_rtl_0|dffs[0], N1[1], N1[0], N1[2], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3], N3[1], lpm_counter:N2_rtl_0|dffs[1], N3[0], N3[1]~62, lpm_counter:N2_rtl_0|dffs[3]~71, N3[2], CLK_1HZ~reg0, SWITCH ; lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[1]~42, lpm_counter:N0_rtl_1|dffs[3]~58, lpm_counter:N0_rtl_1|dffs[3]~59, lpm_counter:N2_rtl_0|dffs[3]~69, lpm_counter:N2_rtl_0|dffs[3]~70, N3[1], N3[2]~71, N3[2], LessThan0~7, Mux13~19, Mux12~15, Mux14~35, Mux11~15, Mux11~24, Mux9~25, Mux8~45, Mux9~28, Mux8~33sexp1bal, Mux10~17bal, lpm_counter:N0_rtl_1|dffs[1]~66                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC35       ; lpm_counter:N2_rtl_0|dffs[0], N1[1], N1[0], N1[2], lpm_counter:N0_rtl_1|dffs[3], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3], N3[0], lpm_counter:N2_rtl_0|dffs[1], N3[2], N3[1], N3[2]~71, lpm_counter:N2_rtl_0|dffs[3]~71, CLK_1HZ~reg0, SWITCH ; lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[1]~42, lpm_counter:N0_rtl_1|dffs[3]~56, lpm_counter:N0_rtl_1|dffs[3]~59, lpm_counter:N2_rtl_0|dffs[3]~67, lpm_counter:N2_rtl_0|dffs[3]~70, N3[1], N3[2], LessThan0~7, Mux13~19, Mux12~15, Mux14~35, Mux11~15, Mux11~24, Mux9~18, Mux9~25, Mux8~45, Mux8~33sexp1bal, Mux10~17bal, lpm_counter:N0_rtl_1|dffs[1]~66                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC43       ; N3[2], N3[1], N3[0], S[1], S[0], lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[3], lpm_counter:N2_rtl_0|dffs[0]                                                                                                                                                                                                   ; Mux11~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC44       ; lpm_counter:N0_rtl_1|dffs[3], S[1], S[0], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N2_rtl_0|dffs[3], lpm_counter:N2_rtl_0|dffs[0], N1[1], N1[2], N3[1], N3[2]                                                                                                                                                                                            ; Mux10~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC41       ; CLK_4MHZ                                                                                                                                                                                                                                                                                                                                                  ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[8], \Frequency160HZ:CS[2], \Frequency160HZ:CS[3], \Frequency160HZ:CS[4], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[9], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC62       ; CLK_4MHZ, \Frequency160HZ:CS[2], \Frequency160HZ:CS[1], \Frequency160HZ:CS[0], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[11], \Frequency160HZ:CS[8], \Frequency160HZ:CS[4], \Frequency160HZ:CS[10], \Frequency160HZ:CS[5], \Frequency160HZ:CS[12], \Frequency160HZ:CS[3], \Frequency160HZ:CS[9]                                    ; CLK_160HZ, S[0], \Frequency1HZ:CS[0], \Frequency1HZ:CS[7], \Frequency1HZ:CS[6], \Frequency1HZ:CS[2], S[1], \Frequency1HZ:CS[1], \Frequency1HZ:CS[3], \Frequency1HZ:CS[4], \Frequency1HZ:CS[5], CLK_1HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC55       ; CLK_4MHZ, \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[11], \Frequency160HZ:CS[8], \Frequency160HZ:CS[10], \Frequency160HZ:CS[5], \Frequency160HZ:CS[12], \Frequency160HZ:CS[4], \Frequency160HZ:CS[3], \Frequency160HZ:CS[2], \Frequency160HZ:CS[9], \Frequency160HZ:CS[1], \Frequency160HZ:CS[0]                                    ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[8], \Frequency160HZ:CS[2], \Frequency160HZ:CS[3], \Frequency160HZ:CS[4], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[9], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC52       ; CLK_4MHZ, \Frequency160HZ:CS[10], \Frequency160HZ:CS[4], \Frequency160HZ:CS[2], \Frequency160HZ:CS[9], \Frequency160HZ:CS[1], \Frequency160HZ:CS[8], \Frequency160HZ:CS[3], \Frequency160HZ:CS[7], \Frequency160HZ:CS[6], \Frequency160HZ:CS[0], \Frequency160HZ:CS[5], \Frequency160HZ:CS[12], \Frequency160HZ:CS[11]                                    ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[3], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  D  ; LC59       ; CLK_4MHZ, \Frequency160HZ:CS[8], \Frequency160HZ:CS[3], \Frequency160HZ:CS[2], \Frequency160HZ:CS[7], \Frequency160HZ:CS[6], \Frequency160HZ:CS[0], \Frequency160HZ:CS[1], \Frequency160HZ:CS[5], \Frequency160HZ:CS[4], \Frequency160HZ:CS[9]                                                                                                            ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[3], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[9], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC58       ; CLK_4MHZ, \Frequency160HZ:CS[6], \Frequency160HZ:CS[5], \Frequency160HZ:CS[4], \Frequency160HZ:CS[3], \Frequency160HZ:CS[2], \Frequency160HZ:CS[0], \Frequency160HZ:CS[1], \Frequency160HZ:CS[7]                                                                                                                                                          ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[8], \Frequency160HZ:CS[3], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[9], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC64       ; \Frequency1HZ:CS[2], \Frequency1HZ:CS[0], \Frequency1HZ:CS[1], \Frequency1HZ:CS[6], \Frequency1HZ:CS[3], \Frequency1HZ:CS[5], \Frequency1HZ:CS[4], \Frequency1HZ:CS[7], CLK_160HZ~reg0                                                                                                                                                                    ; CLK_1HZ, N3[0], lpm_counter:N0_rtl_1|dffs[0], lpm_counter:N0_rtl_1|dffs[1], lpm_counter:N0_rtl_1|dffs[2], lpm_counter:N0_rtl_1|dffs[3], N1[0], N1[1], N1[2], lpm_counter:N2_rtl_0|dffs[0], lpm_counter:N2_rtl_0|dffs[1], lpm_counter:N2_rtl_0|dffs[2], lpm_counter:N2_rtl_0|dffs[3], N3[1], N3[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC56       ; CLK_4MHZ, \Frequency160HZ:CS[5], \Frequency160HZ:CS[2], \Frequency160HZ:CS[3], \Frequency160HZ:CS[1], \Frequency160HZ:CS[0], \Frequency160HZ:CS[4], \Frequency160HZ:CS[7], \Frequency160HZ:CS[11], \Frequency160HZ:CS[8], \Frequency160HZ:CS[10], \Frequency160HZ:CS[12], \Frequency160HZ:CS[9], \Frequency160HZ:CS[6]                                    ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[8], \Frequency160HZ:CS[3], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[9], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC53       ; CLK_4MHZ, \Frequency160HZ:CS[3], \Frequency160HZ:CS[2], \Frequency160HZ:CS[0], \Frequency160HZ:CS[1], \Frequency160HZ:CS[4]                                                                                                                                                                                                                               ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[8], \Frequency160HZ:CS[3], \Frequency160HZ:CS[4], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[9], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC49       ; \Frequency1HZ:CS[7], \Frequency1HZ:CS[4], \Frequency1HZ:CS[3], \Frequency1HZ:CS[2], \Frequency1HZ:CS[0], \Frequency1HZ:CS[1], \Frequency1HZ:CS[6], \Frequency1HZ:CS[5], CLK_160HZ~reg0                                                                                                                                                                    ; \Frequency1HZ:CS[7], \Frequency1HZ:CS[6], \Frequency1HZ:CS[5], CLK_1HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC50       ; CLK_4MHZ, \Frequency160HZ:CS[1], \Frequency160HZ:CS[0], \Frequency160HZ:CS[2], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[11], \Frequency160HZ:CS[8], \Frequency160HZ:CS[10], \Frequency160HZ:CS[5], \Frequency160HZ:CS[12], \Frequency160HZ:CS[4], \Frequency160HZ:CS[9], \Frequency160HZ:CS[3]                                    ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[8], \Frequency160HZ:CS[3], \Frequency160HZ:CS[4], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[9], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC63       ; CLK_4MHZ, \Frequency160HZ:CS[0], \Frequency160HZ:CS[1], \Frequency160HZ:CS[2]                                                                                                                                                                                                                                                                             ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[8], \Frequency160HZ:CS[2], \Frequency160HZ:CS[3], \Frequency160HZ:CS[4], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[9], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC60       ; CLK_4MHZ, \Frequency160HZ:CS[3], \Frequency160HZ:CS[2], \Frequency160HZ:CS[7], \Frequency160HZ:CS[6], \Frequency160HZ:CS[0], \Frequency160HZ:CS[1], \Frequency160HZ:CS[5], \Frequency160HZ:CS[4]                                                                                                                                                          ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[3], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[9], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC51       ; CLK_4MHZ, \Frequency160HZ:CS[9], \Frequency160HZ:CS[8], \Frequency160HZ:CS[3], \Frequency160HZ:CS[2], \Frequency160HZ:CS[7], \Frequency160HZ:CS[6], \Frequency160HZ:CS[0], \Frequency160HZ:CS[1], \Frequency160HZ:CS[5], \Frequency160HZ:CS[4], \Frequency160HZ:CS[10]                                                                                    ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[3], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC61       ; CLK_4MHZ, \Frequency160HZ:CS[10], \Frequency160HZ:CS[11], \Frequency160HZ:CS[4], \Frequency160HZ:CS[2], \Frequency160HZ:CS[9], \Frequency160HZ:CS[1], \Frequency160HZ:CS[8], \Frequency160HZ:CS[3], \Frequency160HZ:CS[7], \Frequency160HZ:CS[6], \Frequency160HZ:CS[0], \Frequency160HZ:CS[5], \Frequency160HZ:CS[12]                                    ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[3], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  D  ; LC54       ; CLK_4MHZ, \Frequency160HZ:CS[2], \Frequency160HZ:CS[3], \Frequency160HZ:CS[1], \Frequency160HZ:CS[0], \Frequency160HZ:CS[4], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[11], \Frequency160HZ:CS[8], \Frequency160HZ:CS[10], \Frequency160HZ:CS[12], \Frequency160HZ:CS[9], \Frequency160HZ:CS[5]                                    ; \Frequency160HZ:CS[12], \Frequency160HZ:CS[10], \Frequency160HZ:CS[8], \Frequency160HZ:CS[3], \Frequency160HZ:CS[5], \Frequency160HZ:CS[6], \Frequency160HZ:CS[7], \Frequency160HZ:CS[9], \Frequency160HZ:CS[11], \Frequency160HZ:CS[1], CLK_160HZ~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC57       ; N3[1], N3[0], N3[2]                                                                                                                                                                                                                                                                                                                                       ; BUZZER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jun 21 20:16:30 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PCTime -c PCTime
Info: Selected device EPM3064ALC44-10 for design "PCTime"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Sun Jun 21 20:16:30 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


