INFO-FLOW: Workspace D:/decoder_sc/solution1 opened at Mon Apr 14 08:53:29 +0700 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 2.7 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.101 sec.
Command     ap_source done; 0.101 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=0 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=xocc 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
Execute       config_sdx -optimization_level=0 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty 27% 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
Execute       set_clock_uncertainty 27% 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=1 
Execute     config_export -vivado_phys_opt=none 
Execute     config_compile -name_max_length=256 
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
Execute     config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
Execute     config_bind -effort=medium 
Execute     config_rtl -auto_prefix=1 
Execute     config_rtl -enable_maxiConservative=1 
Execute     config_rtl -register_reset_num=3 
Execute     config_interface -m_axi_addr64=1 
Command   open_solution done; 0.241 sec.
Execute   set_part xc7z020clg484-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_sdx -optimization_level 0 -target xocc 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty 27% 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
Execute     set_clock_uncertainty 27% 
Execute   config_schedule -effort medium -enable_dsp_full_reg 
Execute   config_export -vivado_phys_opt none 
Execute   config_compile -name_max_length 256 -pipeline_loops 64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
Execute   config_bind -effort medium 
Execute   config_rtl -auto_prefix -register_reset_num 3 
Execute   config_interface -m_axi_addr64 
Execute   set_clock_uncertainty 27% 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO-FLOW: Linking Debug ...
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Command     elaborate done; error code: 2; 
Command   csynth_design done; error code: 2; 
Command ap_source done; error code: 1; 0.318 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/decoder_sc/solution1 opened at Mon Apr 14 09:24:11 +0700 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 2.7 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.114 sec.
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.163 sec.
Command     ap_source done; 0.164 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=0 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=xocc 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
Execute       config_sdx -optimization_level=0 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty 27% 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
Execute       set_clock_uncertainty 27% 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=1 
Execute     config_export -vivado_phys_opt=none 
Execute     config_compile -name_max_length=256 
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
Execute     config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
Execute     config_bind -effort=medium 
Execute     config_rtl -auto_prefix=1 
Execute     config_rtl -enable_maxiConservative=1 
Execute     config_rtl -register_reset_num=3 
Execute     config_interface -m_axi_addr64=1 
Command   open_solution done; 0.338 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ss/decoder_tb.cpp 
Execute     is_xip D:/ss/decoder_tb.cpp 
Execute     is_encrypted D:/ss/decoder.h 
Execute     is_xip D:/ss/decoder.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.105 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.461 sec.
Command ap_source done; 0.818 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/decoder_sc/solution1 opened at Mon Apr 14 11:23:04 +0700 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 2.7 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.151 sec.
Command     ap_source done; 0.151 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=0 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=xocc 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
Execute       config_sdx -optimization_level=0 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty 27% 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
Execute       set_clock_uncertainty 27% 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=1 
Execute     config_export -vivado_phys_opt=none 
Execute     config_compile -name_max_length=256 
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
Execute     config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
Execute     config_bind -effort=medium 
Execute     config_rtl -auto_prefix=1 
Execute     config_rtl -enable_maxiConservative=1 
Execute     config_rtl -register_reset_num=3 
Execute     config_interface -m_axi_addr64=1 
Command   open_solution done; 0.306 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ss/decoder_tb.cpp 
Execute     is_xip D:/ss/decoder_tb.cpp 
Execute     is_encrypted D:/ss/decoder.h 
Execute     is_xip D:/ss/decoder.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.108 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.344 sec.
Command ap_source done; 3.658 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/decoder_sc/solution1 opened at Mon Apr 14 11:24:58 +0700 2025
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 2.7 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.182 sec.
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.255 sec.
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.26 sec.
Command     ap_source done; 0.26 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Command     set_part done; 0.107 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=0 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=xocc 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
Execute       config_sdx -optimization_level=0 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty 27% 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
Execute       set_clock_uncertainty 27% 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=1 
Execute     config_export -vivado_phys_opt=none 
Execute     config_compile -name_max_length=256 
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
Execute     config_compile -pipeline_loops=64 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
Execute     config_bind -effort=medium 
Execute     config_rtl -auto_prefix=1 
Execute     config_rtl -enable_maxiConservative=1 
Execute     config_rtl -register_reset_num=3 
Execute     config_interface -m_axi_addr64=1 
Command   open_solution done; 0.537 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/ss/decoder_tb.cpp 
Execute     is_xip D:/ss/decoder_tb.cpp 
Execute     is_encrypted D:/ss/decoder.h 
Execute     is_xip D:/ss/decoder.h 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 0.151 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.755 sec.
Command ap_source done; 1.302 sec.
Execute cleanup_all 
