# EE303
This is a System Verilog code for a EE303(B) project to make a Digital watch. 
The coding was proceeded in EDA playground. The module ‘digital_watch’ is a building block for the digital watch. It’s template was presented from the lecture. The inputs for the module are input wire i_clk, input wire i_rst, input wire i_adjust_time, input wire [4:0] i_hour_new, input wire [5:0] i_minute_new, input wire [5:0] i_second_new, input wire i_stopwatch_mode, input wire i_stopwatch_start, input wire i_stopwatch_stop. The outputs are output logic [4:0] o_hour, output logic [5:0] o_minute, output logic [5:0] o_second.![image](https://github.com/mgleeim1/EE303/assets/119025457/cdea559c-3400-4c51-b423-0ef58c7cc5c3)

