==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file 'yuv_filter.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 98.617 ; gain = 49.203
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 98.617 ; gain = 49.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 98.617 ; gain = 49.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 98.820 ; gain = 49.406
INFO: [XFORM 203-602] Inlining function 'yuv_scale' into 'yuv_filter' (yuv_filter.c:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yuv_filter.c:92:33) to (yuv_filter.c:92:27) in function 'yuv2rgb'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rgb2yuv' (yuv_filter.c:30)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 119.598 ; gain = 70.184
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 131.441 ; gain = 82.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yuv_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'rgb2yuv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.77ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_34', yuv_filter.c:59) (3.36 ns)
	'add' operation ('tmp7', yuv_filter.c:59) (3.02 ns)
	'add' operation ('tmp_36', yuv_filter.c:59) (2.39 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.993 seconds; current allocated memory: 94.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 95.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'yuv2rgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.85ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'add' operation ('C', yuv_filter.c:97) (0 ns)
	'mul' operation ('tmp_7', yuv_filter.c:100) (3.36 ns)
	'add' operation ('tmp_3', yuv_filter.c:100) (3.02 ns)
	'add' operation ('tmp2', yuv_filter.c:102) (2.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 95.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 95.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'yuv_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 95.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 96.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb2yuv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_8ns_6ns_9ns_13_1' to 'yuv_filter_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_8ns_7s_16ns_16_1' to 'yuv_filter_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_8ns_8s_16ns_16_1' to 'yuv_filter_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb2yuv'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 96.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv2rgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1' to 'yuv_filter_ama_adeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_8s_8s_17ns_17_1' to 'yuv_filter_mac_mufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_mac_muladd_10ns_8s_18s_18_1' to 'yuv_filter_mac_mug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_ama_adeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'yuv_filter_mac_mug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv2rgb'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 97.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_width' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_height' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/Y_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/U_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/V_scale' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'yuv_filter' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_yuv_channels_ch1' to 'yuv_filter_p_yuv_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_yuv_channels_ch2' to 'yuv_filter_p_yuv_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_yuv_channels_ch3' to 'yuv_filter_p_yuv_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_scale_channels_ch1' to 'yuv_filter_p_scalkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_scale_channels_ch2' to 'yuv_filter_p_scallbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'yuv_filter_p_scale_channels_ch3' to 'yuv_filter_p_scalmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 98.564 MB.
INFO: [RTMG 210-278] Implementing memory 'yuv_filter_p_yuv_hbi_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 144.262 ; gain = 94.848
INFO: [SYSC 207-301] Generating SystemC RTL for yuv_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for yuv_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for yuv_filter.
INFO: [HLS 200-112] Total elapsed time: 10.4 seconds; peak allocated memory: 98.564 MB.
