##########################
### ESP Local Makefile ###
##########################

all: help

### Global design variables ###
DESIGN_PATH = $(PWD)
ESP_ROOT = $(realpath ../esp)

include $(ESP_ROOT)/tools/asicgen/asic_defs.sh

TECHLIB  = $(DIRTECH_NAME)
FPGA_TECHLIB = virtexu
BOARD    = profpga-xcvu440-epochs-1
DESIGN   = $(BOARD)
SMP = 0
LEON3_BASE_FREQ_MHZ ?= 78
LEON3_STACK ?= 0x5bfffff0

OVR_TECHLIB ?=
ifneq ("$(OVR_TECHLIB)", "")
TECHLIB = $(OVR_TECHLIB)
endif

### Chip-specific configuration ####
GRLIB_DEFCONFIG = $(DESIGN_PATH)/grlib_asic_defconfig
ESP_DEFCONFIG = $(DESIGN_PATH)/esp_asic_defconfig


### Design top level and testbench ###
CHIP_TOP = esp_top
TOP = fpga_proxy_top
SIMTOP = testbench


### Modelsim Simulation Options ###

# Compile flags
VCOMOPT +=
#VLOGOPT += +define+GF12
VLOGOPT += +define+ASIC
#XMLOGOPT += -DEFINE GF12
XMLOGOPT += -DEFINE ASIC
#NCLOGOPT += -DEFINE GF12
NCLOGOPT += -DEFINE ASIC

# Add Unisim libraries to simulate FPGA proxy
VSIMOPT += -L secureip_ver -L unisims_ver


# SIMULATION moved to testbench generic
VSIMOPT += -g SIMULATION=true


# Genus flags
#GENUS_VLOGOPT += -define GF12
GENUS_VLOGOPT += -define ASIC


### Additional design files ###
TOP_VHDL_RTL_PKGS += $(DESIGN_PATH)/pads_loc.vhd
TOP_VHDL_RTL_SRCS += $(DESIGN_PATH)/fpga_proxy_top.vhd
TOP_VLOG_RTL_SRCS +=
TOP_VHDL_SIM_PKGS +=
TOP_VHDL_SIM_SRCS += $(DESIGN_PATH)/top.vhd
TOP_VLOG_SIM_SRCS +=


### Xilinx Vivado hw_server ###
FPGA_HOST ?= localhost
XIL_HW_SERVER_PORT ?= 3121


# IP address or host name of the host connected to the FPGA
UART_IP ?=
UART_PORT ?=

# SSH IP address or host name of the ESP Linux instance or gateway
SSH_IP ?=
SSH_PORT ?= 22

# ESPLink IP address or gateway (DO NOT USE HOST NAME)
ESPLINK_IP ?=
ESPLINK_PORT ?= 46392

# MAC address for Linux if using IP address reservation (e.g. 00aabb33cc77)
# LINUX_MAC ?=


### Include global Makefile ###
include $(ESP_ROOT)/utils/Makefile

# Force socmap.vhd regeneration w/ FPGA emulation target technology
ifneq ("$(OVR_TECHLIB)", "")
.PHONY: socmap.vhd
endif
