[2021-09-09 10:03:50,419]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-09 10:03:50,420]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:50,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; ".

Peak memory: 14385152 bytes

[2021-09-09 10:03:50,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:51,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34811904 bytes

[2021-09-09 10:03:51,145]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-09 10:03:51,145]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:51,197]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :177
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :177
score:100
	Report mapping result:
		klut_size()     :301
		klut.num_gates():177
		max delay       :5
		max area        :177
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :48
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 8732672 bytes

[2021-09-09 10:03:51,197]mapper_test.py:220:[INFO]: area: 177 level: 5
[2021-09-09 12:04:02,657]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-09 12:04:02,657]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:04:03,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; ".

Peak memory: 14438400 bytes

[2021-09-09 12:04:03,199]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:04:03,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34918400 bytes

[2021-09-09 12:04:03,329]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-09 12:04:03,329]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:04:05,282]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :177
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :301
		klut.num_gates():177
		max delay       :5
		max area        :177
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :48
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 17125376 bytes

[2021-09-09 12:04:05,283]mapper_test.py:220:[INFO]: area: 177 level: 5
[2021-09-09 13:34:01,132]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-09 13:34:01,132]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:34:01,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; ".

Peak memory: 14667776 bytes

[2021-09-09 13:34:01,629]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:34:01,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 35155968 bytes

[2021-09-09 13:34:01,798]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-09 13:34:01,798]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:34:03,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :177
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :301
		klut.num_gates():177
		max delay       :5
		max area        :177
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :48
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 17379328 bytes

[2021-09-09 13:34:03,716]mapper_test.py:220:[INFO]: area: 177 level: 5
[2021-09-09 15:08:23,579]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-09 15:08:23,579]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:08:23,579]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:08:23,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34942976 bytes

[2021-09-09 15:08:23,722]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-09 15:08:23,722]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:08:25,819]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 17354752 bytes

[2021-09-09 15:08:25,820]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-09 15:37:27,865]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-09 15:37:27,865]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:37:27,866]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:37:28,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34922496 bytes

[2021-09-09 15:37:28,043]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-09 15:37:28,044]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:37:30,139]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 17231872 bytes

[2021-09-09 15:37:30,140]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-09 16:15:31,479]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-09 16:15:31,480]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:31,480]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:31,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 35188736 bytes

[2021-09-09 16:15:31,623]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-09 16:15:31,623]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:33,718]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 17297408 bytes

[2021-09-09 16:15:33,719]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-09 16:50:15,223]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-09 16:50:15,223]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:50:15,224]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:50:15,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 35135488 bytes

[2021-09-09 16:50:15,404]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-09 16:50:15,404]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:50:17,471]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 17219584 bytes

[2021-09-09 16:50:17,471]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-09 17:26:35,833]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-09 17:26:35,833]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:35,833]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:36,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 35110912 bytes

[2021-09-09 17:26:36,013]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-09 17:26:36,013]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:38,109]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 17199104 bytes

[2021-09-09 17:26:38,110]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-13 23:31:23,700]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-13 23:31:23,700]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:23,701]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:23,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34623488 bytes

[2021-09-13 23:31:23,834]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-13 23:31:23,834]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:25,738]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :241
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 14221312 bytes

[2021-09-13 23:31:25,739]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-13 23:42:35,568]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-13 23:42:35,569]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:35,569]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:35,705]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34623488 bytes

[2021-09-13 23:42:35,708]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-13 23:42:35,708]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:35,771]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 8089600 bytes

[2021-09-13 23:42:35,772]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-14 09:01:15,342]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-14 09:01:15,342]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:15,342]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:15,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34766848 bytes

[2021-09-14 09:01:15,516]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-14 09:01:15,516]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:17,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 17395712 bytes

[2021-09-14 09:01:17,343]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-14 09:21:34,156]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-14 09:21:34,156]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:34,157]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:34,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34758656 bytes

[2021-09-14 09:21:34,287]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-14 09:21:34,288]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:34,338]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 8704000 bytes

[2021-09-14 09:21:34,338]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-15 15:34:32,599]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-15 15:34:32,599]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:32,600]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:32,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34574336 bytes

[2021-09-15 15:34:32,778]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-15 15:34:32,778]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:34,442]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :238
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 16052224 bytes

[2021-09-15 15:34:34,442]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-15 15:54:54,469]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-15 15:54:54,469]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:54,470]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:54,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34578432 bytes

[2021-09-15 15:54:54,588]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-15 15:54:54,588]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:54,634]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 8314880 bytes

[2021-09-15 15:54:54,635]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-18 14:05:02,044]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-18 14:05:02,045]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:02,045]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:02,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34721792 bytes

[2021-09-18 14:05:02,168]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-18 14:05:02,168]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:03,865]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 14135296 bytes

[2021-09-18 14:05:03,866]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-18 16:29:36,294]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-18 16:29:36,295]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:36,295]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:36,412]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34660352 bytes

[2021-09-18 16:29:36,415]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-18 16:29:36,415]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:38,097]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 12689408 bytes

[2021-09-18 16:29:38,098]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-22 08:59:33,941]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-22 08:59:33,941]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:33,942]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:34,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34795520 bytes

[2021-09-22 08:59:34,116]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-22 08:59:34,117]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:34,981]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	Report mapping result:
		klut_size()     :364
		klut.num_gates():240
		max delay       :5
		max area        :240
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :90
		LUT fanins:3	 numbers :64
		LUT fanins:4	 numbers :86
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 12210176 bytes

[2021-09-22 08:59:34,981]mapper_test.py:220:[INFO]: area: 240 level: 5
[2021-09-22 11:28:16,070]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-22 11:28:16,071]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:16,071]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:16,233]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34652160 bytes

[2021-09-22 11:28:16,235]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-22 11:28:16,236]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:17,914]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 12562432 bytes

[2021-09-22 11:28:17,915]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-23 16:47:21,160]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-23 16:47:21,160]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:21,160]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:21,280]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34816000 bytes

[2021-09-23 16:47:21,282]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-23 16:47:21,282]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:22,960]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
balancing!
	current map manager:
		current min nodes:499
		current min depth:10
rewriting!
	current map manager:
		current min nodes:499
		current min depth:10
balancing!
	current map manager:
		current min nodes:499
		current min depth:10
rewriting!
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 13271040 bytes

[2021-09-23 16:47:22,960]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-23 17:10:19,117]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-23 17:10:19,118]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:19,118]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:19,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34738176 bytes

[2021-09-23 17:10:19,304]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-23 17:10:19,304]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:21,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
balancing!
	current map manager:
		current min nodes:499
		current min depth:10
rewriting!
	current map manager:
		current min nodes:499
		current min depth:10
balancing!
	current map manager:
		current min nodes:499
		current min depth:10
rewriting!
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 12582912 bytes

[2021-09-23 17:10:21,055]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-23 18:11:55,419]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-23 18:11:55,419]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:55,420]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:55,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34631680 bytes

[2021-09-23 18:11:55,540]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-23 18:11:55,540]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:57,270]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
balancing!
	current map manager:
		current min nodes:499
		current min depth:10
rewriting!
	current map manager:
		current min nodes:499
		current min depth:10
balancing!
	current map manager:
		current min nodes:499
		current min depth:10
rewriting!
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 13275136 bytes

[2021-09-23 18:11:57,270]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-27 16:39:03,145]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-27 16:39:03,145]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:03,145]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:03,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34684928 bytes

[2021-09-27 16:39:03,331]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-27 16:39:03,332]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:05,080]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
balancing!
	current map manager:
		current min nodes:499
		current min depth:10
rewriting!
	current map manager:
		current min nodes:499
		current min depth:10
balancing!
	current map manager:
		current min nodes:499
		current min depth:10
rewriting!
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 13201408 bytes

[2021-09-27 16:39:05,080]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-27 17:45:47,030]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-27 17:45:47,030]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:47,031]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:47,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34758656 bytes

[2021-09-27 17:45:47,154]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-27 17:45:47,154]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:48,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
balancing!
	current map manager:
		current min nodes:499
		current min depth:10
rewriting!
	current map manager:
		current min nodes:499
		current min depth:10
balancing!
	current map manager:
		current min nodes:499
		current min depth:10
rewriting!
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 13271040 bytes

[2021-09-27 17:45:48,837]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-28 02:12:00,464]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-28 02:12:00,464]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:00,464]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:00,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34508800 bytes

[2021-09-28 02:12:00,585]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-28 02:12:00,585]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:02,295]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 13164544 bytes

[2021-09-28 02:12:02,296]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-28 16:51:24,149]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-28 16:51:24,150]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:24,150]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:24,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34476032 bytes

[2021-09-28 16:51:24,273]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-28 16:51:24,274]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:25,949]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 12468224 bytes

[2021-09-28 16:51:25,949]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-09-28 17:30:26,702]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-09-28 17:30:26,702]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:26,702]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:26,820]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 35016704 bytes

[2021-09-28 17:30:26,823]mapper_test.py:156:[INFO]: area: 156 level: 5
[2021-09-28 17:30:26,823]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:28,475]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 13754368 bytes

[2021-09-28 17:30:28,476]mapper_test.py:220:[INFO]: area: 205 level: 5
[2021-10-09 10:42:53,779]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-09 10:42:53,780]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:53,780]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:53,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34537472 bytes

[2021-10-09 10:42:53,954]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-09 10:42:53,954]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:54,058]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 8347648 bytes

[2021-10-09 10:42:54,058]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-09 11:25:26,355]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-09 11:25:26,355]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:26,355]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:26,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34709504 bytes

[2021-10-09 11:25:26,476]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-09 11:25:26,476]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:26,635]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 8437760 bytes

[2021-10-09 11:25:26,635]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-09 16:33:30,722]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-09 16:33:30,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:30,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:30,897]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34885632 bytes

[2021-10-09 16:33:30,900]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-09 16:33:30,900]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:31,743]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 11460608 bytes

[2021-10-09 16:33:31,743]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-09 16:50:34,191]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-09 16:50:34,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:34,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:34,306]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34869248 bytes

[2021-10-09 16:50:34,309]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-09 16:50:34,309]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:35,150]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 11456512 bytes

[2021-10-09 16:50:35,151]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-12 11:01:48,649]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-12 11:01:48,650]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:48,650]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:48,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34787328 bytes

[2021-10-12 11:01:48,776]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-12 11:01:48,776]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:50,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 12431360 bytes

[2021-10-12 11:01:50,575]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-12 11:19:43,059]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-12 11:19:43,059]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:43,060]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:43,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34709504 bytes

[2021-10-12 11:19:43,187]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-12 11:19:43,187]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:43,296]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 7995392 bytes

[2021-10-12 11:19:43,297]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-12 13:37:17,188]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-12 13:37:17,189]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:17,189]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:17,362]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34635776 bytes

[2021-10-12 13:37:17,365]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-12 13:37:17,365]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:19,184]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 12255232 bytes

[2021-10-12 13:37:19,184]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-12 15:07:56,230]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-12 15:07:56,230]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:56,231]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:56,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34541568 bytes

[2021-10-12 15:07:56,403]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-12 15:07:56,403]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:58,238]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 12201984 bytes

[2021-10-12 15:07:58,238]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-12 18:52:54,350]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-12 18:52:54,351]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:54,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:54,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34869248 bytes

[2021-10-12 18:52:54,518]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-12 18:52:54,518]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:56,285]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 11698176 bytes

[2021-10-12 18:52:56,285]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-18 11:46:26,105]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-18 11:46:26,106]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:26,106]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:26,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34705408 bytes

[2021-10-18 11:46:26,290]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-18 11:46:26,290]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:28,059]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 11665408 bytes

[2021-10-18 11:46:28,060]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-18 12:04:26,150]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-18 12:04:26,150]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:26,150]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:26,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34463744 bytes

[2021-10-18 12:04:26,281]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-18 12:04:26,281]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:26,323]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 6856704 bytes

[2021-10-18 12:04:26,324]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-19 14:12:22,306]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-19 14:12:22,307]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:22,307]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:22,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34787328 bytes

[2021-10-19 14:12:22,431]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-19 14:12:22,432]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:22,467]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 6881280 bytes

[2021-10-19 14:12:22,467]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-22 13:34:45,953]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-22 13:34:45,953]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:45,954]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:46,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34869248 bytes

[2021-10-22 13:34:46,078]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-22 13:34:46,078]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:46,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 9740288 bytes

[2021-10-22 13:34:46,193]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-22 13:55:38,715]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-22 13:55:38,715]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:38,715]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:38,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34705408 bytes

[2021-10-22 13:55:38,839]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-22 13:55:38,839]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:38,954]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 9613312 bytes

[2021-10-22 13:55:38,955]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-22 14:02:43,409]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-22 14:02:43,409]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:43,409]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:43,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34516992 bytes

[2021-10-22 14:02:43,534]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-22 14:02:43,535]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:43,571]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 6696960 bytes

[2021-10-22 14:02:43,572]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-22 14:06:04,355]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-22 14:06:04,355]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:04,355]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:04,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34697216 bytes

[2021-10-22 14:06:04,479]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-22 14:06:04,479]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:04,515]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 6946816 bytes

[2021-10-22 14:06:04,515]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-23 13:35:51,938]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-23 13:35:51,939]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:51,939]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:52,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34738176 bytes

[2021-10-23 13:35:52,114]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-23 13:35:52,115]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:53,872]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :284
score:100
	Report mapping result:
		klut_size()     :409
		klut.num_gates():285
		max delay       :6
		max area        :284
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :112
		LUT fanins:3	 numbers :80
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 11784192 bytes

[2021-10-23 13:35:53,873]mapper_test.py:224:[INFO]: area: 285 level: 6
[2021-10-24 17:47:32,584]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-24 17:47:32,585]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:32,585]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:32,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34676736 bytes

[2021-10-24 17:47:32,709]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-24 17:47:32,709]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:34,781]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :284
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 11599872 bytes

[2021-10-24 17:47:34,781]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-24 18:07:57,931]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-24 18:07:57,931]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:57,931]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:58,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34684928 bytes

[2021-10-24 18:07:58,105]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-24 18:07:58,106]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:59,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
	current map manager:
		current min nodes:499
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :205
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :240
score:100
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 11763712 bytes

[2021-10-24 18:07:59,906]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-26 10:25:57,797]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-26 10:25:57,797]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:57,797]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:57,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34619392 bytes

[2021-10-26 10:25:57,920]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-26 10:25:57,921]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:57,956]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	current map manager:
		current min nodes:499
		current min depth:12
	Report mapping result:
		klut_size()     :301
		klut.num_gates():177
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :82
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 6795264 bytes

[2021-10-26 10:25:57,957]mapper_test.py:224:[INFO]: area: 177 level: 5
[2021-10-26 11:05:53,432]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-26 11:05:53,432]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:53,432]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:53,557]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34676736 bytes

[2021-10-26 11:05:53,560]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-26 11:05:53,560]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:55,329]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :301
		klut.num_gates():177
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :82
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 11325440 bytes

[2021-10-26 11:05:55,329]mapper_test.py:224:[INFO]: area: 177 level: 5
[2021-10-26 11:26:31,827]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-26 11:26:31,827]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:31,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:32,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34660352 bytes

[2021-10-26 11:26:32,003]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-26 11:26:32,003]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:33,743]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :357
		klut.num_gates():233
		max delay       :6
		max area        :284
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :96
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 11620352 bytes

[2021-10-26 11:26:33,744]mapper_test.py:224:[INFO]: area: 233 level: 6
[2021-10-26 12:24:37,636]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-26 12:24:37,637]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:37,637]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:37,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34611200 bytes

[2021-10-26 12:24:37,761]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-26 12:24:37,761]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:39,563]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 11390976 bytes

[2021-10-26 12:24:39,563]mapper_test.py:224:[INFO]: area: 205 level: 5
[2021-10-26 14:13:25,396]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-26 14:13:25,396]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:25,396]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:25,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34615296 bytes

[2021-10-26 14:13:25,529]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-26 14:13:25,529]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:25,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :301
		klut.num_gates():177
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :82
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 6766592 bytes

[2021-10-26 14:13:25,567]mapper_test.py:224:[INFO]: area: 177 level: 5
[2021-10-29 16:10:30,553]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-10-29 16:10:30,554]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:30,554]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:30,676]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34672640 bytes

[2021-10-29 16:10:30,679]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-10-29 16:10:30,679]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:30,716]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :376
		klut.num_gates():252
		max delay       :6
		max area        :252
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :92
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :102
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
Peak memory: 6578176 bytes

[2021-10-29 16:10:30,717]mapper_test.py:224:[INFO]: area: 252 level: 6
[2021-11-03 09:52:25,159]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-03 09:52:25,160]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:25,160]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:25,281]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34729984 bytes

[2021-11-03 09:52:25,284]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-03 09:52:25,284]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:25,336]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :376
		klut.num_gates():252
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :92
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :102
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig_output.v
	Peak memory: 7180288 bytes

[2021-11-03 09:52:25,337]mapper_test.py:226:[INFO]: area: 252 level: 5
[2021-11-03 10:04:36,324]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-03 10:04:36,325]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:36,325]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:36,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34516992 bytes

[2021-11-03 10:04:36,448]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-03 10:04:36,449]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:36,499]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :384
		klut.num_gates():260
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :92
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig_output.v
	Peak memory: 7143424 bytes

[2021-11-03 10:04:36,499]mapper_test.py:226:[INFO]: area: 260 level: 5
[2021-11-03 13:44:36,337]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-03 13:44:36,338]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:36,338]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:36,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34607104 bytes

[2021-11-03 13:44:36,464]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-03 13:44:36,465]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:36,518]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :384
		klut.num_gates():260
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :92
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig_output.v
	Peak memory: 7192576 bytes

[2021-11-03 13:44:36,519]mapper_test.py:226:[INFO]: area: 260 level: 5
[2021-11-03 13:50:51,392]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-03 13:50:51,392]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:51,393]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:51,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34664448 bytes

[2021-11-03 13:50:51,561]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-03 13:50:51,561]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:51,618]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :384
		klut.num_gates():260
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :105
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :92
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig_output.v
	Peak memory: 7258112 bytes

[2021-11-03 13:50:51,619]mapper_test.py:226:[INFO]: area: 260 level: 5
[2021-11-04 15:57:48,983]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-04 15:57:48,984]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:48,984]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:49,158]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34746368 bytes

[2021-11-04 15:57:49,161]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-04 15:57:49,161]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:49,221]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :312
		klut.num_gates():188
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :72
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig_output.v
	Peak memory: 7352320 bytes

[2021-11-04 15:57:49,221]mapper_test.py:226:[INFO]: area: 188 level: 5
[2021-11-16 12:28:36,172]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-16 12:28:36,173]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:36,173]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:36,295]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34689024 bytes

[2021-11-16 12:28:36,297]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-16 12:28:36,298]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:36,334]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.005832 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():188
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :72
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 6623232 bytes

[2021-11-16 12:28:36,334]mapper_test.py:228:[INFO]: area: 188 level: 5
[2021-11-16 14:17:34,019]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-16 14:17:34,019]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:34,019]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:34,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34750464 bytes

[2021-11-16 14:17:34,195]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-16 14:17:34,196]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:34,232]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.005587 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():188
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :72
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 6524928 bytes

[2021-11-16 14:17:34,232]mapper_test.py:228:[INFO]: area: 188 level: 5
[2021-11-16 14:23:55,114]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-16 14:23:55,115]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:55,115]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:55,238]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34594816 bytes

[2021-11-16 14:23:55,240]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-16 14:23:55,241]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:55,278]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.005748 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():188
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :72
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 6733824 bytes

[2021-11-16 14:23:55,278]mapper_test.py:228:[INFO]: area: 188 level: 5
[2021-11-17 16:36:33,039]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-17 16:36:33,039]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:33,040]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:33,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34697216 bytes

[2021-11-17 16:36:33,167]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-17 16:36:33,167]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:33,204]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.005618 secs
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 6746112 bytes

[2021-11-17 16:36:33,205]mapper_test.py:228:[INFO]: area: 205 level: 5
[2021-11-18 10:19:10,311]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-18 10:19:10,311]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:10,312]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:10,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34725888 bytes

[2021-11-18 10:19:10,503]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-18 10:19:10,504]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:10,563]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.01905 secs
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 7036928 bytes

[2021-11-18 10:19:10,564]mapper_test.py:228:[INFO]: area: 205 level: 5
[2021-11-23 16:12:00,912]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-23 16:12:00,913]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:00,913]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:01,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34529280 bytes

[2021-11-23 16:12:01,038]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-23 16:12:01,039]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:01,084]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.012425 secs
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 7073792 bytes

[2021-11-23 16:12:01,084]mapper_test.py:228:[INFO]: area: 205 level: 5
[2021-11-23 16:42:59,688]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-23 16:42:59,688]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:59,688]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:59,816]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34693120 bytes

[2021-11-23 16:42:59,819]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-23 16:42:59,819]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:59,868]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.012489 secs
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 7036928 bytes

[2021-11-23 16:42:59,869]mapper_test.py:228:[INFO]: area: 205 level: 5
[2021-11-24 11:39:11,832]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-24 11:39:11,832]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:11,833]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:11,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34848768 bytes

[2021-11-24 11:39:11,960]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-24 11:39:11,961]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:11,995]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.0004 secs
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 6680576 bytes

[2021-11-24 11:39:11,996]mapper_test.py:228:[INFO]: area: 205 level: 5
[2021-11-24 12:02:25,741]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-24 12:02:25,741]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:25,741]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:25,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34365440 bytes

[2021-11-24 12:02:25,871]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-24 12:02:25,871]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:25,903]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.0004 secs
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 6524928 bytes

[2021-11-24 12:02:25,904]mapper_test.py:228:[INFO]: area: 205 level: 5
[2021-11-24 12:06:12,469]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-24 12:06:12,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:12,470]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:12,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34627584 bytes

[2021-11-24 12:06:12,596]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-24 12:06:12,596]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:12,632]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.00564 secs
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 6664192 bytes

[2021-11-24 12:06:12,632]mapper_test.py:228:[INFO]: area: 205 level: 5
[2021-11-24 12:11:48,092]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-24 12:11:48,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:48,093]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:48,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34627584 bytes

[2021-11-24 12:11:48,218]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-24 12:11:48,219]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:48,266]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00263 secs
	Report mapping result:
		klut_size()     :282
		klut.num_gates():158
		max delay       :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :48
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :82
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 7069696 bytes

[2021-11-24 12:11:48,267]mapper_test.py:228:[INFO]: area: 158 level: 6
[2021-11-24 12:58:11,284]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-24 12:58:11,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:11,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:11,405]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34598912 bytes

[2021-11-24 12:58:11,407]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-24 12:58:11,408]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:11,443]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.005666 secs
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 6627328 bytes

[2021-11-24 12:58:11,444]mapper_test.py:228:[INFO]: area: 205 level: 5
[2021-11-24 13:12:54,954]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-24 13:12:54,955]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:54,955]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:55,077]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34979840 bytes

[2021-11-24 13:12:55,080]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-24 13:12:55,080]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:56,906]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.005724 secs
Mapping time: 0.006851 secs
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 11419648 bytes

[2021-11-24 13:12:56,907]mapper_test.py:228:[INFO]: area: 205 level: 5
[2021-11-24 13:35:45,817]mapper_test.py:79:[INFO]: run case "s15850_comb"
[2021-11-24 13:35:45,817]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:45,817]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:45,982]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     376.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    5.00.  Ar =     205.0.  Edge =      626.  Cut =     1469.  T =     0.00 sec
P:  Del =    5.00.  Ar =     168.0.  Edge =      548.  Cut =     1465.  T =     0.00 sec
P:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
E:  Del =    5.00.  Ar =     161.0.  Edge =      516.  Cut =     1467.  T =     0.00 sec
F:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      504.  Cut =     1332.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1312.  T =     0.00 sec
A:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
E:  Del =    5.00.  Ar =     156.0.  Edge =      481.  Cut =     1299.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %
Peak memory: 34783232 bytes

[2021-11-24 13:35:45,985]mapper_test.py:160:[INFO]: area: 156 level: 5
[2021-11-24 13:35:45,985]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:47,759]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
Mapping time: 0.000387 secs
Mapping time: 0.000445 secs
	Report mapping result:
		klut_size()     :329
		klut.num_gates():205
		max delay       :5
		max area        :205
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :72
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v
	Peak memory: 11190272 bytes

[2021-11-24 13:35:47,760]mapper_test.py:228:[INFO]: area: 205 level: 5
