// Seed: 2616948602
`define pp_3 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  assign id_1 = 1;
  type_4(
      (1), 1
  );
  logic id_3 = 1;
endmodule
