#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Dec  5 2017 15:35:27

#File Generated:     Oct 2 2019 17:50:57

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjplacer.exe --proj-name lab4_1 --netlist-vh2 lab4_1_p.vh2 --arch p6_udb2x6 --arch-file C:\Users\cypress\Documents\PSoC Creator\4.2\Devices\arch/udbdsi2_2x6_12.cydata --ip-file C:\Users\cypress\Documents\PSoC Creator\4.2\Devices\psoc6/0/ip_blocks.cydata --rrg-file C:\Users\cypress\Documents\PSoC Creator\4.2\Devices\psoc6/0/route_arch-rrg.cydata --irq-file C:\Users\cypress\Documents\PSoC Creator\4.2\Devices\psoc6/0/irqconn.cydata --drq-file C:\Users\cypress\Documents\PSoC Creator\4.2\Devices\psoc6/0/triggerconn.cydata --dsi-conn-file C:\Users\cypress\Documents\PSoC Creator\4.2\Devices\psoc6/0/dsiconn.cydata --pins-file pins_116-BGA-BLE.xml --lib-file lab4_1_p.lib --sdc-file lab4_1.sdc --io-pcf lab4_1.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Dec  5 2017	15:33:41

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - lab4_1_p.vh2
Architecture file         - C:\Users\cypress\Documents\PSoC Creator\4.2\Devices\arch/udbdsi2_2x6_12.cydata
Package                   - 
Defparam file             - 
SDC file                  - lab4_1.sdc
Output directory          - .
Timing library            - lab4_1_p.lib
IO Placement file         - lab4_1.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "lab4_1_p.vh2"
D2065: Reading arch file : "C:\Users\cypress\Documents\PSoC Creator\4.2\Devices\arch/udbdsi2_2x6_12.cydata"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of Combinational MCs 	:	1
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	0
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	1/96
    UDBS                        :	1/12
    IOs                         :	3/96


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
D2088: Phase 7, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	1
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	0
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	3

Device Utilization Summary
    Macrocells                  :	1/96
    IOs                         :	3/96


Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.3 sec.

