--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_facade.twx cpu_facade.ncd -o cpu_facade.twr
cpu_facade.pcf -ucf cpu_facade.ucf

Design file:              cpu_facade.ncd
Physical constraint file: cpu_facade.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2087 paths analyzed, 502 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.879ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_106/XLXI_20/A (SLICE_X16Y34.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_20/C (RAM)
  Destination:          XLXI_106/XLXI_20/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.844ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_20/C to XLXI_106/XLXI_20/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                1.084   XLXN_431<4>
                                                       XLXI_106/XLXI_20/C
                                                       XLXI_106/XLXI_20/F7.B
                                                       XLXI_106/XLXI_20/F8
    SLICE_X18Y32.A2      net (fanout=1)        0.803   XLXN_431<4>
    SLICE_X18Y32.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_2/Mmux_O11
    SLICE_X18Y32.D5      net (fanout=1)        0.232   XLXI_174/o4
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y30.C1      net (fanout=1)        0.905   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
    SLICE_X15Y30.C       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_O11
    SLICE_X16Y34.DX      net (fanout=22)       1.359   XLXI_7/XLXI_130/XLXI_1/o4
    SLICE_X16Y34.CLK     Tds                   0.585   XLXN_431<4>
                                                       XLXI_106/XLXI_20/A
    -------------------------------------------------  ---------------------------
    Total                                      5.844ns (2.545ns logic, 3.299ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_20/D (RAM)
  Destination:          XLXI_106/XLXI_20/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.817ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_20/D to XLXI_106/XLXI_20/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                1.057   XLXN_431<4>
                                                       XLXI_106/XLXI_20/D
                                                       XLXI_106/XLXI_20/F7.B
                                                       XLXI_106/XLXI_20/F8
    SLICE_X18Y32.A2      net (fanout=1)        0.803   XLXN_431<4>
    SLICE_X18Y32.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_2/Mmux_O11
    SLICE_X18Y32.D5      net (fanout=1)        0.232   XLXI_174/o4
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y30.C1      net (fanout=1)        0.905   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
    SLICE_X15Y30.C       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_O11
    SLICE_X16Y34.DX      net (fanout=22)       1.359   XLXI_7/XLXI_130/XLXI_1/o4
    SLICE_X16Y34.CLK     Tds                   0.585   XLXN_431<4>
                                                       XLXI_106/XLXI_20/A
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (2.518ns logic, 3.299ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_20/B (RAM)
  Destination:          XLXI_106/XLXI_20/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.803ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_20/B to XLXI_106/XLXI_20/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                1.043   XLXN_431<4>
                                                       XLXI_106/XLXI_20/B
                                                       XLXI_106/XLXI_20/F7.A
                                                       XLXI_106/XLXI_20/F8
    SLICE_X18Y32.A2      net (fanout=1)        0.803   XLXN_431<4>
    SLICE_X18Y32.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_2/Mmux_O11
    SLICE_X18Y32.D5      net (fanout=1)        0.232   XLXI_174/o4
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y30.C1      net (fanout=1)        0.905   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
    SLICE_X15Y30.C       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_O11
    SLICE_X16Y34.DX      net (fanout=22)       1.359   XLXI_7/XLXI_130/XLXI_1/o4
    SLICE_X16Y34.CLK     Tds                   0.585   XLXN_431<4>
                                                       XLXI_106/XLXI_20/A
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (2.504ns logic, 3.299ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_106/XLXI_20/B (SLICE_X16Y34.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_20/C (RAM)
  Destination:          XLXI_106/XLXI_20/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.567ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_20/C to XLXI_106/XLXI_20/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                1.084   XLXN_431<4>
                                                       XLXI_106/XLXI_20/C
                                                       XLXI_106/XLXI_20/F7.B
                                                       XLXI_106/XLXI_20/F8
    SLICE_X18Y32.A2      net (fanout=1)        0.803   XLXN_431<4>
    SLICE_X18Y32.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_2/Mmux_O11
    SLICE_X18Y32.D5      net (fanout=1)        0.232   XLXI_174/o4
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y30.C1      net (fanout=1)        0.905   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
    SLICE_X15Y30.C       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_O11
    SLICE_X16Y34.DX      net (fanout=22)       1.359   XLXI_7/XLXI_130/XLXI_1/o4
    SLICE_X16Y34.CLK     Tds                   0.308   XLXN_431<4>
                                                       XLXI_106/XLXI_20/B
    -------------------------------------------------  ---------------------------
    Total                                      5.567ns (2.268ns logic, 3.299ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_20/D (RAM)
  Destination:          XLXI_106/XLXI_20/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.540ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_20/D to XLXI_106/XLXI_20/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                1.057   XLXN_431<4>
                                                       XLXI_106/XLXI_20/D
                                                       XLXI_106/XLXI_20/F7.B
                                                       XLXI_106/XLXI_20/F8
    SLICE_X18Y32.A2      net (fanout=1)        0.803   XLXN_431<4>
    SLICE_X18Y32.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_2/Mmux_O11
    SLICE_X18Y32.D5      net (fanout=1)        0.232   XLXI_174/o4
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y30.C1      net (fanout=1)        0.905   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
    SLICE_X15Y30.C       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_O11
    SLICE_X16Y34.DX      net (fanout=22)       1.359   XLXI_7/XLXI_130/XLXI_1/o4
    SLICE_X16Y34.CLK     Tds                   0.308   XLXN_431<4>
                                                       XLXI_106/XLXI_20/B
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (2.241ns logic, 3.299ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_20/B (RAM)
  Destination:          XLXI_106/XLXI_20/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_20/B to XLXI_106/XLXI_20/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                1.043   XLXN_431<4>
                                                       XLXI_106/XLXI_20/B
                                                       XLXI_106/XLXI_20/F7.A
                                                       XLXI_106/XLXI_20/F8
    SLICE_X18Y32.A2      net (fanout=1)        0.803   XLXN_431<4>
    SLICE_X18Y32.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_2/Mmux_O11
    SLICE_X18Y32.D5      net (fanout=1)        0.232   XLXI_174/o4
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y30.C1      net (fanout=1)        0.905   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
    SLICE_X15Y30.C       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_O11
    SLICE_X16Y34.DX      net (fanout=22)       1.359   XLXI_7/XLXI_130/XLXI_1/o4
    SLICE_X16Y34.CLK     Tds                   0.308   XLXN_431<4>
                                                       XLXI_106/XLXI_20/B
    -------------------------------------------------  ---------------------------
    Total                                      5.526ns (2.227ns logic, 3.299ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_106/XLXI_20/C (SLICE_X16Y34.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_20/C (RAM)
  Destination:          XLXI_106/XLXI_20/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.530ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_20/C to XLXI_106/XLXI_20/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                1.084   XLXN_431<4>
                                                       XLXI_106/XLXI_20/C
                                                       XLXI_106/XLXI_20/F7.B
                                                       XLXI_106/XLXI_20/F8
    SLICE_X18Y32.A2      net (fanout=1)        0.803   XLXN_431<4>
    SLICE_X18Y32.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_2/Mmux_O11
    SLICE_X18Y32.D5      net (fanout=1)        0.232   XLXI_174/o4
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y30.C1      net (fanout=1)        0.905   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
    SLICE_X15Y30.C       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_O11
    SLICE_X16Y34.DX      net (fanout=22)       1.359   XLXI_7/XLXI_130/XLXI_1/o4
    SLICE_X16Y34.CLK     Tds                   0.271   XLXN_431<4>
                                                       XLXI_106/XLXI_20/C
    -------------------------------------------------  ---------------------------
    Total                                      5.530ns (2.231ns logic, 3.299ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_20/D (RAM)
  Destination:          XLXI_106/XLXI_20/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.503ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_20/D to XLXI_106/XLXI_20/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                1.057   XLXN_431<4>
                                                       XLXI_106/XLXI_20/D
                                                       XLXI_106/XLXI_20/F7.B
                                                       XLXI_106/XLXI_20/F8
    SLICE_X18Y32.A2      net (fanout=1)        0.803   XLXN_431<4>
    SLICE_X18Y32.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_2/Mmux_O11
    SLICE_X18Y32.D5      net (fanout=1)        0.232   XLXI_174/o4
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y30.C1      net (fanout=1)        0.905   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
    SLICE_X15Y30.C       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_O11
    SLICE_X16Y34.DX      net (fanout=22)       1.359   XLXI_7/XLXI_130/XLXI_1/o4
    SLICE_X16Y34.CLK     Tds                   0.271   XLXN_431<4>
                                                       XLXI_106/XLXI_20/C
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (2.204ns logic, 3.299ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_106/XLXI_20/B (RAM)
  Destination:          XLXI_106/XLXI_20/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.489ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_106/XLXI_20/B to XLXI_106/XLXI_20/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BMUX    Tshcko                1.043   XLXN_431<4>
                                                       XLXI_106/XLXI_20/B
                                                       XLXI_106/XLXI_20/F7.A
                                                       XLXI_106/XLXI_20/F8
    SLICE_X18Y32.A2      net (fanout=1)        0.803   XLXN_431<4>
    SLICE_X18Y32.AMUX    Tilo                  0.251   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_174/XLXI_2/Mmux_O11
    SLICE_X18Y32.D5      net (fanout=1)        0.232   XLXI_174/o4
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y30.C1      net (fanout=1)        0.905   XLXI_7/XLXI_130/XLXI_1/XLXI_2/S3_D15_Mux_0_o
    SLICE_X15Y30.C       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_2/Mmux_O11
    SLICE_X16Y34.DX      net (fanout=22)       1.359   XLXI_7/XLXI_130/XLXI_1/o4
    SLICE_X16Y34.CLK     Tds                   0.271   XLXN_431<4>
                                                       XLXI_106/XLXI_20/C
    -------------------------------------------------  ---------------------------
    Total                                      5.489ns (2.190ns logic, 3.299ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15 (SLICE_X18Y56.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15 to XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.DQ      Tcko                  0.200   XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT<15>
                                                       XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15
    SLICE_X18Y56.D6      net (fanout=2)        0.022   XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT<15>
    SLICE_X18Y56.CLK     Tah         (-Th)    -0.237   XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT<15>
                                                       XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT<15>_rt
                                                       XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>
                                                       XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_51/XLXI_2/COUNT_7 (SLICE_X10Y61.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_51/XLXI_2/COUNT_7 (FF)
  Destination:          XLXI_51/XLXI_2/COUNT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_51/XLXI_2/COUNT_7 to XLXI_51/XLXI_2/COUNT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.DQ      Tcko                  0.200   XLXI_51/db2<7>
                                                       XLXI_51/XLXI_2/COUNT_7
    SLICE_X10Y61.D6      net (fanout=2)        0.023   XLXI_51/db2<7>
    SLICE_X10Y61.CLK     Tah         (-Th)    -0.237   XLXI_51/db2<7>
                                                       XLXI_51/db2<7>_rt
                                                       XLXI_51/XLXI_2/Mcount_COUNT_xor<7>
                                                       XLXI_51/XLXI_2/COUNT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.437ns logic, 0.023ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_105/XLXI_2/usart_clock.periods_7 (SLICE_X22Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_105/XLXI_2/usart_clock.periods_7 (FF)
  Destination:          XLXI_105/XLXI_2/usart_clock.periods_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_105/XLXI_2/usart_clock.periods_7 to XLXI_105/XLXI_2/usart_clock.periods_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y47.DQ      Tcko                  0.200   XLXI_105/XLXI_2/usart_clock.periods<7>
                                                       XLXI_105/XLXI_2/usart_clock.periods_7
    SLICE_X22Y47.D6      net (fanout=2)        0.023   XLXI_105/XLXI_2/usart_clock.periods<7>
    SLICE_X22Y47.CLK     Tah         (-Th)    -0.237   XLXI_105/XLXI_2/usart_clock.periods<7>
                                                       XLXI_105/XLXI_2/usart_clock.periods<7>_rt
                                                       XLXI_105/XLXI_2/Mcount_usart_clock.periods_xor<7>
                                                       XLXI_105/XLXI_2/usart_clock.periods_7
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.437ns logic, 0.023ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: in_clk_BUFGP/BUFG/I0
  Logical resource: in_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: in_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXN_431<6>/CLK
  Logical resource: XLXI_106/XLXI_22/A/CLK
  Location pin: SLICE_X8Y32.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXN_431<6>/CLK
  Logical resource: XLXI_106/XLXI_22/B/CLK
  Location pin: SLICE_X8Y32.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |    5.879|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2087 paths, 0 nets, and 356 connections

Design statistics:
   Minimum period:   5.879ns{1}   (Maximum frequency: 170.097MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 28 04:22:32 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



