{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681107761789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681107761800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 10 14:22:41 2023 " "Processing started: Mon Apr 10 14:22:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681107761800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681107761800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Full_adder1 -c Full_adder1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Full_adder1 -c Full_adder1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681107761800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681107762384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681107762384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/full_adder/bdf/full_adder1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/full_adder/bdf/full_adder1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder1 " "Found entity 1: Full_adder1" {  } { { "../bdf/Full_adder1.bdf" "" { Schematic "D:/code-file/FPGA/Full_adder/bdf/Full_adder1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681107775241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681107775241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_adder1 " "Elaborating entity \"Full_adder1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681107775305 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 Half_adder1 " "Node instance \"inst1\" instantiates undefined entity \"Half_adder1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../bdf/Full_adder1.bdf" "inst1" { Schematic "D:/code-file/FPGA/Full_adder/bdf/Full_adder1.bdf" { { 296 528 624 392 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1681107775379 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst Half_adder1 " "Node instance \"inst\" instantiates undefined entity \"Half_adder1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../bdf/Full_adder1.bdf" "inst" { Schematic "D:/code-file/FPGA/Full_adder/bdf/Full_adder1.bdf" { { 160 336 432 256 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1681107775379 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681107775492 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 10 14:22:55 2023 " "Processing ended: Mon Apr 10 14:22:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681107775492 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681107775492 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681107775492 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681107775492 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681107776116 ""}
