#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Jan 11 13:21:36 2016
# Process ID: 9544
# Log file: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/kc705_ethernet_rgmii_example_design.vdi
# Journal file: D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source kc705_ethernet_rgmii_example_design.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.dcp' for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Project 1-454] Reading design checkpoint 'D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/mig_7series_0_synth_1/mig_7series_0.dcp' for cell 'u_mig_example_top/u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 970 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_example_top/u_mig_7series_0/init_calib_complete' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/.Xil/Vivado-9544-radar-PC/dcp_3/mig_7series_0.edf:646564]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_example_top/u_mig_7series_0/ui_clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/.Xil/Vivado-9544-radar-PC/dcp_3/mig_7series_0.edf:646662]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_mig_example_top/u_mig_7series_0/ui_clk_sync_rst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/impl_1/.Xil/Vivado-9544-radar-PC/dcp_3/mig_7series_0.edf:646669]
Parsing XDC File [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_example_top/u_mig_7series_0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:817]
INFO: [Timing 38-2] Deriving generated clocks [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:817]
set_max_delay: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1135.203 ; gain = 484.602
INFO: [Vivado 12-3489] Using the max delay datapath only value '5.000' scoped to cell 'u_mig_example_top/u_mig_7series_0' from the checkpoint. [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:818]
Finished Parsing XDC File [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_example_top/u_mig_7series_0'
Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc]
WARNING: [Constraints 18-1056] Clock 'sys_clk_p' completely overrides clock 'sys_clk'. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:109]
INFO: [Timing 38-2] Deriving generated clocks [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:137]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_iserdes_clk_8' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:203]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clkout1' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:204]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_oserdes_clk_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:205]
WARNING: [Vivado 12-3521] Clock specified in more than one group: iserdes_clkdiv_8 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:249]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_11 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:250]
WARNING: [Vivado 12-3521] Clock specified in more than one group: iserdes_clkdiv_9 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:251]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_12 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:252]
WARNING: [Vivado 12-3521] Clock specified in more than one group: iserdes_clkdiv_10 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:253]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_13 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:254]
WARNING: [Vivado 12-3521] Clock specified in more than one group: iserdes_clkdiv_11 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:255]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_14 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:256]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_15 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:257]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_16 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:258]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_17 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:259]
WARNING: [Vivado 12-3521] Clock specified in more than one group: iserdes_clkdiv_12 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:260]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_18 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:261]
WARNING: [Vivado 12-3521] Clock specified in more than one group: iserdes_clkdiv_13 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:262]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_19 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:263]
WARNING: [Vivado 12-3521] Clock specified in more than one group: iserdes_clkdiv_14 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:264]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_20 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:265]
WARNING: [Vivado 12-3521] Clock specified in more than one group: iserdes_clkdiv_15 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:266]
WARNING: [Vivado 12-3521] Clock specified in more than one group: oserdes_clkdiv_21 [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:267]
Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'd:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.runs/mig_7series_0_synth_1/mig_7series_0.dcp'
Parsing XDC File [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kc705_ethernet_rgmii_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc:30]
Finished Parsing XDC File [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_user_phytiming.xdc]
Finished Parsing XDC File [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_user_phytiming.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 540 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 424 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 42 instances

link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1227.738 ; gain = 1041.324
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.354 . Memory (MB): peak = 1227.738 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22aa7a3d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1227.738 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 317 cells.
Phase 2 Constant Propagation | Checksum: 2469342b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1227.738 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1382 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 400 unconnected cells.
Phase 3 Sweep | Checksum: 2a3bafc6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1227.738 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2a3bafc6e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1227.738 ; gain = 0.000
Implement Debug Cores | Checksum: 1f8d2544d
Logic Optimization | Checksum: 1f8d2544d

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1455c85fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1297.500 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1455c85fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1297.500 ; gain = 69.762
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1297.500 ; gain = 69.762
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1297.500 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 12543480e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1297.500 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: e510d4be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: e510d4be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: e510d4be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 1aebbf87b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1297.500 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 1aebbf87b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: e510d4be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1297.500 ; gain = 0.000
WARNING: [Constraints 18-1056] Clock 'sys_clk_p' completely overrides clock 'sys_clk'.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_iserdes_clk_8' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:203]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clkout1' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:204]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_oserdes_clk_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc:205]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'kc705_ethernet_rgmii_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/Prager/KC705_DDS/Verilog/ethernet_mig_sp/ethernet_mig_sp.srcs/sources_1/ip/kc705_ethernet_rgmii/synth/kc705_ethernet_rgmii_clocks.xdc:30]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: e510d4be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: e510d4be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 494537c5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.500 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 112f05b82

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 17ad5a59c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 187a13b4f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 20db67dae

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1297.500 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 1543866b7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1297.500 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1543866b7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 20ace08b0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1297.500 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1e58db394

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1297.500 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1e58db394

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1297.500 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1e58db394

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 218e4f521

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 218e4f521

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 23e41a1e7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:47 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 202f015a2

Time (s): cpu = 00:01:10 ; elapsed = 00:00:47 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1c389e0ee

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1297.500 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 20c085f0f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1297.500 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 23e7898fe

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1329.867 ; gain = 32.367

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 23e7898fe

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 1332.410 ; gain = 34.910
Phase 4 Detail Placement | Checksum: 23e7898fe

Time (s): cpu = 00:01:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.410 ; gain = 34.910

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 200f05ba6

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.410 ; gain = 34.910

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 26cd8b05d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1332.410 ; gain = 34.910
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.763. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 26cd8b05d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1332.410 ; gain = 34.910
Phase 5.2 Post Placement Optimization | Checksum: 26cd8b05d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1332.410 ; gain = 34.910

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 26cd8b05d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1332.410 ; gain = 34.910

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 26cd8b05d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1332.410 ; gain = 34.910
Phase 5.4 Placer Reporting | Checksum: 26cd8b05d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1332.410 ; gain = 34.910

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 23883f52a

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1332.410 ; gain = 34.910
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 23883f52a

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1332.410 ; gain = 34.910
Ending Placer Task | Checksum: 15322c7fc

Time (s): cpu = 00:00:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1332.410 ; gain = 34.910
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 1332.410 ; gain = 34.910
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1332.410 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1332.410 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 581b394f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1578.141 ; gain = 179.324

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 581b394f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1578.141 ; gain = 179.324
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 10df413ca

Time (s): cpu = 00:01:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1637.559 ; gain = 238.742
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.6  | TNS=-933   | WHS=-3.55  | THS=-2.18e+03|

