Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 21 18:21:04 2022
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file csync_stage1_top_control_sets_placed.rpt
| Design       : csync_stage1_top
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              33 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             346 |           63 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------+--------------------+------------------+----------------+
|   Clock Signal   |            Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------+--------------------+------------------+----------------+
|  i_clk_IBUF_BUFG |                                     |                    |                2 |              2 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/r_symbolCounter        | i_rstn_IBUF_inst/O |                1 |              4 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/r_16windowCounter      | i_rstn_IBUF_inst/O |                1 |              4 |
|  i_clk_IBUF_BUFG | u_ARCTAN/u_divider/r_divisior_1     | i_rstn_IBUF_inst/O |                3 |              6 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/r_WEB                  | i_rstn_IBUF_inst/O |                3 |             12 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/r_WEA                  | i_rstn_IBUF_inst/O |                4 |             13 |
|  i_clk_IBUF_BUFG | u_ARCTAN/u_divider/r_remainder_0    | i_rstn_IBUF_inst/O |                2 |             15 |
|  i_clk_IBUF_BUFG | u_ARCTAN/u_divider/E[0]             | i_rstn_IBUF_inst/O |                7 |             15 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/w_metricOut            | i_rstn_IBUF_inst/O |                5 |             22 |
|  i_clk_IBUF_BUFG | i_rxEn_IBUF_inst/O                  | i_rstn_IBUF_inst/O |                9 |             27 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/w_windowAccEN          | i_rstn_IBUF_inst/O |                4 |             32 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/w_windowOutEN          | i_rstn_IBUF_inst/O |                6 |             32 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/o_regBankAddr_reg[7]_1 |                    |                2 |             32 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/r_metricEn_reg[0]_0[0] | i_rstn_IBUF_inst/O |                4 |             32 |
|  i_clk_IBUF_BUFG |                                     | i_rstn_IBUF_inst/O |                8 |             33 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/o_regBankAddr_reg[7]_0 |                    |                8 |             64 |
|  i_clk_IBUF_BUFG | u_CSYNC_CTRL/E[0]                   | i_rstn_IBUF_inst/O |                8 |             64 |
|  i_clk_IBUF_BUFG | u_ACQUISITION_CHECKER/w_peakFound   | i_rstn_IBUF_inst/O |               16 |             68 |
+------------------+-------------------------------------+--------------------+------------------+----------------+


