
*** Running vivado
    with args -log UART.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source UART.tcl -notrace
Command: synth_design -top UART -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7332 
WARNING: [Synth 8-2507] parameter declaration becomes local in SegmentDisplay with formal parameter declaration list [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/SegmentDisplay.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 481.359 ; gain = 114.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_Control' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'FIFO_UART' [D:/1.EE/Works/FPGA/UART/UART.runs/synth_1/.Xil/Vivado-4652-DESKTOP-KHCG46H/realtime/FIFO_UART_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_UART' (1#1) [D:/1.EE/Works/FPGA/UART/UART.runs/synth_1/.Xil/Vivado-4652-DESKTOP-KHCG46H/realtime/FIFO_UART_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_Control' (2#1) [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_Control.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'FIFO_OUT_Vaild' does not match port width (1) of module 'UART_Control' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART.v:53]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_RX.v:23]
	Parameter CLK_FRE bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (3#1) [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_RX.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_TX.v:23]
	Parameter CLK_FRE bound to: 100 - type: integer 
	Parameter SEND_FRE bound to: 50 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (4#1) [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_TX.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'TX_Vaild' does not match port width (1) of module 'UART_TX' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART.v:72]
INFO: [Synth 8-6157] synthesizing module 'UART_ABR' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:23]
WARNING: [Synth 8-324] index 3 out of range [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:103]
WARNING: [Synth 8-324] index 3 out of range [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:103]
WARNING: [Synth 8-324] index 4 out of range [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:103]
WARNING: [Synth 8-324] index 4 out of range [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:103]
WARNING: [Synth 8-567] referenced signal 'sequence_cap' should be on the sensitivity list [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:98]
WARNING: [Synth 8-567] referenced signal 'cap_en' should be on the sensitivity list [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:98]
WARNING: [Synth 8-5788] Register sequence_cap_reg[2] in module UART_ABR is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:87]
WARNING: [Synth 8-5788] Register sequence_cap_reg[1] in module UART_ABR is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:87]
WARNING: [Synth 8-5788] Register sequence_cap_reg[0] in module UART_ABR is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:87]
WARNING: [Synth 8-5788] Register cap_cnt_reg in module UART_ABR is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:87]
INFO: [Synth 8-6155] done synthesizing module 'UART_ABR' (5#1) [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:23]
WARNING: [Synth 8-689] width (20) of port connection 'freq_cap' does not match port width (32) of module 'UART_ABR' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART.v:83]
INFO: [Synth 8-6157] synthesizing module 'SegmentDisplay' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/SegmentDisplay.v:23]
	Parameter CLK_FRE bound to: 100 - type: integer 
	Parameter REFRESH_TIME bound to: 1 - type: integer 
	Parameter CYCLE bound to: 100000 - type: integer 
	Parameter Dig_0 bound to: 8'b00000011 
	Parameter Dig_1 bound to: 8'b10011111 
	Parameter Dig_2 bound to: 8'b00100101 
	Parameter Dig_3 bound to: 8'b00001101 
	Parameter Dig_4 bound to: 8'b10011001 
	Parameter Dig_5 bound to: 8'b01001001 
	Parameter Dig_6 bound to: 8'b01000001 
	Parameter Dig_7 bound to: 8'b00011111 
	Parameter Dig_8 bound to: 8'b00000001 
	Parameter Dig_9 bound to: 8'b00001001 
INFO: [Synth 8-6155] done synthesizing module 'SegmentDisplay' (6#1) [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/SegmentDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UART' (7#1) [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART.v:23]
WARNING: [Synth 8-3331] design UART has unconnected port SW[7]
WARNING: [Synth 8-3331] design UART has unconnected port SW[6]
WARNING: [Synth 8-3331] design UART has unconnected port SW[5]
WARNING: [Synth 8-3331] design UART has unconnected port SW[4]
WARNING: [Synth 8-3331] design UART has unconnected port SW[3]
WARNING: [Synth 8-3331] design UART has unconnected port SW[2]
WARNING: [Synth 8-3331] design UART has unconnected port SW[1]
WARNING: [Synth 8-3331] design UART has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 516.531 ; gain = 149.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 516.531 ; gain = 149.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 516.531 ; gain = 149.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/ip/FIFO_UART/FIFO_UART/FIFO_UART_in_context.xdc] for cell 'UART_Control/FIFO_UART'
Finished Parsing XDC File [d:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/ip/FIFO_UART/FIFO_UART/FIFO_UART_in_context.xdc] for cell 'UART_Control/FIFO_UART'
Parsing XDC File [D:/1.EE/Works/FPGA/UART/UART.srcs/constrs_1/imports/UART/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/1.EE/Works/FPGA/UART/UART.srcs/constrs_1/imports/UART/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/1.EE/Works/FPGA/UART/UART.srcs/constrs_1/imports/UART/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 876.012 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 876.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 876.062 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 876.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 876.062 ; gain = 509.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 876.062 ; gain = 509.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for UART_Control/FIFO_UART. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 876.062 ; gain = 509.043
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sequence_cap_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sequence_cap_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sequence_cap_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_TX'
WARNING: [Synth 8-327] inferring latch for variable 'freq_cap_reg' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v:106]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 876.062 ; gain = 509.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module UART_ABR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module SegmentDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "UART_ABR/sequence_cap_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "UART_ABR/sequence_cap_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "UART_ABR/sequence_cap_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design UART has unconnected port SW[7]
WARNING: [Synth 8-3331] design UART has unconnected port SW[6]
WARNING: [Synth 8-3331] design UART has unconnected port SW[5]
WARNING: [Synth 8-3331] design UART has unconnected port SW[4]
WARNING: [Synth 8-3331] design UART has unconnected port SW[3]
WARNING: [Synth 8-3331] design UART has unconnected port SW[2]
WARNING: [Synth 8-3331] design UART has unconnected port SW[1]
WARNING: [Synth 8-3331] design UART has unconnected port SW[0]
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[0][0]' (FDS) to 'SegmentDisplay/display_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[1][0]' (FDS) to 'SegmentDisplay/display_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[2][0]' (FDS) to 'SegmentDisplay/display_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[3][0]' (FDS) to 'SegmentDisplay/display_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[4][0]' (FDS) to 'SegmentDisplay/display_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[5][0]' (FDS) to 'SegmentDisplay/display_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[6][0]' (FDS) to 'SegmentDisplay/display_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[7][0]' (FDS) to 'SegmentDisplay/display_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[0][1]' (FDS) to 'SegmentDisplay/display_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[1][1]' (FDS) to 'SegmentDisplay/display_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[2][1]' (FDS) to 'SegmentDisplay/display_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[3][1]' (FDS) to 'SegmentDisplay/display_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[4][1]' (FDS) to 'SegmentDisplay/display_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[5][1]' (FDS) to 'SegmentDisplay/display_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[6][1]' (FDS) to 'SegmentDisplay/display_reg[7][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SegmentDisplay/display_reg[7][1] )
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[0][2]' (FDR) to 'SegmentDisplay/display_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[1][2]' (FDR) to 'SegmentDisplay/display_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[2][2]' (FDR) to 'SegmentDisplay/display_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[3][2]' (FDR) to 'SegmentDisplay/display_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[4][2]' (FDR) to 'SegmentDisplay/display_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[5][2]' (FDR) to 'SegmentDisplay/display_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[6][2]' (FDR) to 'SegmentDisplay/display_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[7][2]' (FDR) to 'SegmentDisplay/display_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[0][3]' (FDR) to 'SegmentDisplay/display_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[1][3]' (FDR) to 'SegmentDisplay/display_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[2][3]' (FDR) to 'SegmentDisplay/display_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[3][3]' (FDR) to 'SegmentDisplay/display_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[4][3]' (FDR) to 'SegmentDisplay/display_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[5][3]' (FDR) to 'SegmentDisplay/display_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[6][3]' (FDR) to 'SegmentDisplay/display_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[7][3]' (FDR) to 'SegmentDisplay/display_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[0][4]' (FDR) to 'SegmentDisplay/display_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[1][4]' (FDR) to 'SegmentDisplay/display_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[2][4]' (FDR) to 'SegmentDisplay/display_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[3][4]' (FDR) to 'SegmentDisplay/display_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[4][4]' (FDR) to 'SegmentDisplay/display_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[5][4]' (FDR) to 'SegmentDisplay/display_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[6][4]' (FDR) to 'SegmentDisplay/display_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[7][4]' (FDR) to 'SegmentDisplay/display_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[0][5]' (FDR) to 'SegmentDisplay/display_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[1][5]' (FDR) to 'SegmentDisplay/display_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[2][5]' (FDR) to 'SegmentDisplay/display_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[3][5]' (FDR) to 'SegmentDisplay/display_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[4][5]' (FDR) to 'SegmentDisplay/display_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[5][5]' (FDR) to 'SegmentDisplay/display_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[6][5]' (FDR) to 'SegmentDisplay/display_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[7][5]' (FDR) to 'SegmentDisplay/display_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[0][6]' (FDR) to 'SegmentDisplay/display_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[1][6]' (FDR) to 'SegmentDisplay/display_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[2][6]' (FDR) to 'SegmentDisplay/display_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[3][6]' (FDR) to 'SegmentDisplay/display_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[4][6]' (FDR) to 'SegmentDisplay/display_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[5][6]' (FDR) to 'SegmentDisplay/display_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/display_reg[6][6]' (FDR) to 'SegmentDisplay/display_reg[7][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SegmentDisplay/display_reg[7][6] )
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/seg_ment_reg[2]' (FDP) to 'SegmentDisplay/seg_ment_reg[3]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/seg_ment_reg[3]' (FDP) to 'SegmentDisplay/seg_ment_reg[4]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/seg_ment_reg[4]' (FDP) to 'SegmentDisplay/seg_ment_reg[7]'
INFO: [Synth 8-3886] merging instance 'SegmentDisplay/seg_ment_reg[5]' (FDP) to 'SegmentDisplay/seg_ment_reg[6]'
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[31]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[30]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[29]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[28]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[27]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[26]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[25]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[24]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[23]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[22]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[21]) is unused and will be removed from module UART.
WARNING: [Synth 8-3332] Sequential element (UART_ABR/freq_cap_reg[20]) is unused and will be removed from module UART.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 876.062 ; gain = 509.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 876.062 ; gain = 509.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 890.605 ; gain = 523.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 893.328 ; gain = 526.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 893.328 ; gain = 526.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 893.328 ; gain = 526.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 893.328 ; gain = 526.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 893.328 ; gain = 526.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 893.328 ; gain = 526.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 893.328 ; gain = 526.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |FIFO_UART     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |FIFO_UART |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    52|
|4     |LUT1      |    41|
|5     |LUT2      |    60|
|6     |LUT3      |    16|
|7     |LUT4      |    89|
|8     |LUT5      |    35|
|9     |LUT6      |   104|
|10    |MUXF7     |     1|
|11    |FDCE      |   128|
|12    |FDPE      |    15|
|13    |FDRE      |   115|
|14    |LD        |    20|
|15    |IBUF      |     4|
|16    |OBUF      |    33|
+------+----------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   734|
|2     |  SegmentDisplay |SegmentDisplay |   115|
|3     |  UART_ABR       |UART_ABR       |   384|
|4     |  UART_Control   |UART_Control   |    20|
|5     |  UART_RX        |UART_RX        |   102|
|6     |  UART_TX        |UART_TX        |    75|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 893.328 ; gain = 526.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 893.328 ; gain = 166.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 893.328 ; gain = 526.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 893.328 ; gain = 537.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 893.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/1.EE/Works/FPGA/UART/UART.runs/synth_1/UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_utilization_synth.rpt -pb UART_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  8 20:52:14 2023...
