
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003400                       # Number of seconds simulated (Second)
simTicks                                   3399645500                       # Number of ticks simulated (Tick)
finalTick                                  3399645500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     61.28                       # Real time elapsed on the host (Second)
hostTickRate                                 55473122                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16920800                       # Number of bytes of host memory used (Byte)
simInsts                                     10000001                       # Number of instructions simulated (Count)
simOps                                       10000061                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   163173                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     163174                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          6799292                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10528037                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1691                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10324773                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  20215                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               627954                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            418130                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 382                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             6772218                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.524578                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.378999                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1805277     26.66%     26.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1831553     27.05%     53.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1697637     25.07%     78.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1110165     16.39%     95.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     83040      1.23%     96.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    116485      1.72%     98.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     71652      1.06%     99.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     28318      0.42%     99.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     28091      0.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               6772218                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   41688      2.22%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      2.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  91916      4.89%      7.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1746993     92.89%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                15      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAMul                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAAcc                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1579      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3225421     31.24%     31.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         2964      0.03%     31.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1615      0.02%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     31.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       388663      3.76%     35.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6704499     64.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAMul             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAAcc             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10324773                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.518507                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1880612                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.182146                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 29322507                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11161685                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10235956                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        79                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       32                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               32                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12203759                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           47                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10246320                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        369292                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     37933                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              143957                       # Number of nop insts executed (Count)
system.cpu.numRefs                            7024952                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1401585                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6655660                       # Number of stores executed (Count)
system.cpu.numRate                           1.506969                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             414                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           27074                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000061                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.679929                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.679929                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.470742                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.470742                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   18032955                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2215682                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          32                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         32                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                  96981349                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     1065                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  3399645500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         432538                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6705966                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        46792                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1012801                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1731571                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1573873                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             11717                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1237099                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1233178                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996830                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   47730                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                192                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            9659                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               9659                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          255                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit         8200                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1005785                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect          769                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          244                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       231338                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         5723                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong          400                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          174                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         1230                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         2506                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          445                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        53084                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        30040                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        34269                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        53029                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        33084                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        32755                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       776416                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        77702                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       446141                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        26349                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        38310                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       284313                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        17815                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       122047                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          673538                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1309                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             11324                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      6639145                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.506227                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.947589                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3319164     49.99%     49.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          625380      9.42%     59.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1170987     17.64%     77.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          412699      6.22%     83.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          404219      6.09%     89.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           62442      0.94%     90.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          644254      9.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      6639145                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000061                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     6920721                       # Number of memory references committed (Count)
system.cpu.commit.loads                        299894                       # Number of loads committed (Count)
system.cpu.commit.amos                            210                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          60                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1316147                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         32                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9976520                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 21933                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1058      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3074171     30.74%     30.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         2730      0.03%     30.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1381      0.01%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     30.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       300072      3.00%     33.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6620617     66.21%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAMul            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000061                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        644254                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         448585                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            448585                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        448585                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           448585                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6448909                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6448909                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6448909                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6448909                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  69175029500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  69175029500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  69175029500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  69175029500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      6897494                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6897494                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      6897494                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6897494                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.934964                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.934964                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.934964                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.934964                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 10726.625155                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 10726.625155                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 10726.625155                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 10726.625155                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          246                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    61.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       813785                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            813785                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      5633096                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       5633096                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      5633096                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      5633096                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       815813                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       815813                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       815813                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       815813                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   8325545500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   8325545500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   8325545500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   8325545500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.118277                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.118277                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.118277                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.118277                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 10205.213082                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 10205.213082                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 10205.213082                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 10205.213082                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 813785                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       252320                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          252320                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        24563                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         24563                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    935160000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    935160000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::samples        24563                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::mean    76.143794                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::stdev    80.967617                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::0-9          489      1.99%      1.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::10-19         1640      6.68%      8.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::20-29        11208     45.63%     54.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::30-39           38      0.15%     54.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::40-49           36      0.15%     54.60% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::50-59           37      0.15%     54.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::60-69           34      0.14%     54.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::70-79           86      0.35%     55.24% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::80-89          205      0.83%     56.07% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::90-99          170      0.69%     56.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::100-109          536      2.18%     58.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::110-119         1522      6.20%     65.14% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::120-129         3608     14.69%     79.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::130-139          411      1.67%     81.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::140-149         2566     10.45%     91.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::150-159          351      1.43%     93.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::160-169          111      0.45%     93.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::170-179         1174      4.78%     98.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::180-189           77      0.31%     98.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::190-199           27      0.11%     99.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::200-209           13      0.05%     99.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::210-219           10      0.04%     99.13% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::220-229            2      0.01%     99.14% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::230-239            2      0.01%     99.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::240-249           10      0.04%     99.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::260-269            2      0.01%     99.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::290-299            3      0.01%     99.21% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::310-319            1      0.00%     99.21% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::320-329            7      0.03%     99.24% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::340-349            1      0.00%     99.24% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::350-359            2      0.01%     99.25% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::360-369            3      0.01%     99.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::370-379            5      0.02%     99.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::400-409            3      0.01%     99.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::410-419            8      0.03%     99.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::420-429            2      0.01%     99.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::430-439            6      0.02%     99.36% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::470-479            2      0.01%     99.37% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::510-519            4      0.02%     99.39% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::520-529            1      0.00%     99.39% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::530-539            5      0.02%     99.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::540-549            4      0.02%     99.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::550-559            2      0.01%     99.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::620-629            2      0.01%     99.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::690-699            1      0.00%     99.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::700-709            1      0.00%     99.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::710-719            7      0.03%     99.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::720-729            5      0.02%     99.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::730-739            9      0.04%     99.54% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::740-749           13      0.05%     99.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::750-759            1      0.00%     99.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::760-769            6      0.02%     99.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::770-779           11      0.04%     99.66% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::780-789           21      0.09%     99.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::790-799            7      0.03%     99.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::800-809           16      0.07%     99.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::810-819            3      0.01%     99.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::820-829            1      0.00%     99.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::830-839            4      0.02%     99.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::840-849           10      0.04%     99.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::850-859           15      0.06%     99.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::860-869            2      0.01%     99.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::870-879            1      0.00%     99.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::910-919            1      0.00%     99.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::930-939            1      0.00%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::940-949            1      0.00%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::max_value          944                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::total        24563                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       276883                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       276883                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.088713                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.088713                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 38071.896755                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 38071.896755                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        12949                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        12949                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        11614                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        11614                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    317317500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    317317500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.041946                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.041946                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 27321.982091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 27321.982091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          170                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             170                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data           40                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total            40                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       886500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       886500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::samples           40                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::mean    44.325000                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::stdev    49.814727                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::20-29           33     82.50%     82.50% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::120-129            2      5.00%     87.50% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::140-149            3      7.50%     95.00% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::170-179            2      5.00%    100.00% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::min_value           22                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::max_value          177                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::total           40                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          210                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          210                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.190476                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.190476                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 22162.500000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 22162.500000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data           40                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total           40                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       806500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       806500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.190476                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.190476                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 20162.500000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 20162.500000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       196265                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         196265                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      6424346                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      6424346                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  68239869500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  68239869500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::samples      6424335                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::mean    21.244182                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::stdev    17.580827                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::0-9       119917      1.87%      1.87% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::10-19      2156257     33.56%     35.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::20-29      4050920     63.06%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::30-39            1      0.00%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::40-49           22      0.00%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::50-59           27      0.00%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::60-69           66      0.00%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::70-79            7      0.00%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::80-89            4      0.00%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::90-99           25      0.00%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::100-109           94      0.00%     98.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::110-119        28743      0.45%     98.94% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::120-129        19503      0.30%     99.24% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::130-139         8381      0.13%     99.37% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::140-149        30093      0.47%     99.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::150-159         7249      0.11%     99.95% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::160-169          588      0.01%     99.96% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::170-179          678      0.01%     99.97% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::180-189          492      0.01%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::190-199          105      0.00%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::200-209           87      0.00%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::210-219           43      0.00%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::750-759            8      0.00%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::760-769            9      0.00%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::770-779           18      0.00%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::780-789           14      0.00%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::790-799            8      0.00%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::800-809           16      0.00%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::820-829          370      0.01%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::830-839          252      0.00%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::840-849            2      0.00%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::850-859            5      0.00%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::860-869          114      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::870-879           83      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::880-889           86      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::890-899           11      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::900-909            5      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::910-919           17      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::920-929           15      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::min_value            5                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::max_value          927                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::total      6424335                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6620611                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6620611                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.970355                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.970355                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 10622.072581                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 10622.072581                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      5620147                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      5620147                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       804199                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       804199                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   8008228000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   8008228000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.121469                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.121469                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  9958.017854                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  9958.017854                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2040.725616                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1262558                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             813785                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.551464                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              166000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2040.725616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996448                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996448                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         2048                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           55997465                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          55997465                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   500164                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               4422607                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    706372                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1128358                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  14717                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1139033                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   904                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10856405                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  4079                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        12091                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        12091                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        12091                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        12091                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         3641                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         3641                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         3641                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         3641                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    258175236                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    258175236                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    258175236                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    258175236                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        15732                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        15732                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        15732                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        15732                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.231439                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.231439                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.231439                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.231439                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 70907.782477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 70907.782477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 70907.782477                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 70907.782477                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total            1                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrHits::cpu.mmu.dtb.walker          424                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrHits::total          424                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::cpu.mmu.dtb.walker          424                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::total          424                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         3217                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         3217                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         3217                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         3217                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    228170860                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    228170860                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    228170860                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    228170860                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.204488                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.204488                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.204488                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.204488                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 70926.596208                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 70926.596208                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 70926.596208                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 70926.596208                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         3195                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        12091                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        12091                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         3641                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         3641                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    258175236                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    258175236                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::samples         3641                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::mean   141.758308                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::stdev    79.912025                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::0-9           40      1.10%      1.10% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::10-19            7      0.19%      1.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::20-29           65      1.79%      3.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::30-39            6      0.16%      3.24% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::40-49            4      0.11%      3.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::50-59            1      0.03%      3.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::60-69            9      0.25%      3.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::70-79            7      0.19%      3.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::80-89           23      0.63%      4.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::90-99           25      0.69%      5.14% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::100-109           29      0.80%      5.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::110-119          527     14.47%     20.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::120-129         1191     32.71%     53.12% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::130-139           72      1.98%     55.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::140-149          946     25.98%     81.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::150-159          174      4.78%     85.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::160-169           40      1.10%     86.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::170-179          335      9.20%     96.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::180-189           50      1.37%     97.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::190-199            4      0.11%     97.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::200-209            5      0.14%     97.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::210-219            3      0.08%     97.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::230-239            1      0.03%     97.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::240-249            1      0.03%     97.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::250-259            7      0.19%     98.10% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::260-269           10      0.27%     98.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::270-279            1      0.03%     98.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::280-289            1      0.03%     98.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::330-339            1      0.03%     98.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::360-369            2      0.05%     98.52% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::380-389            2      0.05%     98.57% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::390-399            1      0.03%     98.60% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::410-419            1      0.03%     98.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::450-459            1      0.03%     98.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::460-469            1      0.03%     98.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::490-499            2      0.05%     98.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::550-559            2      0.05%     98.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::570-579            1      0.03%     98.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::640-649            1      0.03%     98.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::660-669            4      0.11%     98.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::670-679            1      0.03%     98.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::690-699            1      0.03%     99.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::700-709            1      0.03%     99.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::710-719            1      0.03%     99.07% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::760-769            2      0.05%     99.12% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::770-779            6      0.16%     99.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::780-789            3      0.08%     99.37% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::790-799            4      0.11%     99.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::800-809            4      0.11%     99.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::810-819            1      0.03%     99.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::820-829            1      0.03%     99.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::830-839            1      0.03%     99.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::840-849            2      0.05%     99.73% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::850-859            4      0.11%     99.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::860-869            2      0.05%     99.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::870-879            4      0.11%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::max_value          877                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::total         3641                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        15732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        15732                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.231439                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.231439                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 70907.782477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 70907.782477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrHits::cpu.mmu.dtb.walker          424                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrHits::total          424                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         3217                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         3217                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    228170860                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    228170860                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.204488                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.204488                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 70926.596208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 70926.596208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.923166                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        15280                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         3201                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.773508                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1671000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.923166                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.995198                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.995198                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        34681                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        34681                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              33850                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11825033                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1731571                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1290567                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       6672355                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   31206                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      27598                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 1007                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         14256                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         1249                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    420592                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   338                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      143                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            6772218                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.746142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.086824                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4591603     67.80%     67.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   161178      2.38%     70.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   277070      4.09%     74.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   185493      2.74%     77.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   313896      4.64%     81.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   248856      3.67%     85.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   375797      5.55%     90.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    92276      1.36%     92.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   177744      2.62%     94.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                    83385      1.23%     96.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                  187364      2.77%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                    7622      0.11%     98.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                   14785      0.22%     99.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::13                    5372      0.08%     99.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::14                    9150      0.14%     99.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::15                    2407      0.04%     99.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::16                   38220      0.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               16                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              6772218                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.254669                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.739157                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         420001                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            420001                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        420001                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           420001                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          579                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             579                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          579                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            579                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     36594485                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     36594485                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     36594485                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     36594485                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       420580                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        420580                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       420580                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       420580                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001377                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001377                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001377                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001377                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 63202.910190                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 63202.910190                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 63202.910190                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 63202.910190                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        10637                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          124                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      85.782258                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          124                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           124                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          124                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          124                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          455                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          455                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          455                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          455                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     30210487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     30210487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     30210487                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     30210487                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66396.674725                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66396.674725                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66396.674725                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66396.674725                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       420001                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          420001                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          579                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           579                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     36594485                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     36594485                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatencyDist::samples          579                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::mean   126.379965                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::stdev    52.132955                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::0-9            3      0.52%      0.52% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::10-19            8      1.38%      1.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::20-29            5      0.86%      2.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::30-39            3      0.52%      3.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::40-49            5      0.86%      4.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::50-59            8      1.38%      5.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::60-69            5      0.86%      6.39% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::70-79           11      1.90%      8.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::80-89            5      0.86%      9.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::90-99           12      2.07%     11.23% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::100-109           13      2.25%     13.47% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::110-119           28      4.84%     18.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::120-129          309     53.37%     71.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::130-139           10      1.73%     73.40% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::140-149           77     13.30%     86.70% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::150-159           15      2.59%     89.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::160-169            7      1.21%     90.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::170-179           45      7.77%     98.27% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::180-189            4      0.69%     98.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::190-199            2      0.35%     99.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::240-249            1      0.17%     99.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::280-289            1      0.17%     99.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::780-789            1      0.17%     99.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::840-849            1      0.17%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::max_value          848                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::total          579                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       420580                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       420580                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001377                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001377                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 63202.910190                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 63202.910190                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          124                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          124                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          455                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          455                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     30210487                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     30210487                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66396.674725                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66396.674725                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           390.581929                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               84000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   390.581929                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.190714                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.190714                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          455                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          449                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.222168                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3365095                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3365095                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     14717                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     118911                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   529903                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10673685                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1519                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   432538                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6705966                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1576                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         1                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   483504                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           4070                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           5596                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         7536                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                13132                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10242047                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10235988                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1952719                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4512099                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.505449                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.432774                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     19933309                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall       437317                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall       311811                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall     23910352                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall       199424                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall        63535                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall     10785648                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid        34524                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall       730368                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute       153872                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady        18592                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall       564864                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall       210768                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall      4398480                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall     30783216                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall        14256                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall      7086096                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash      1886464                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other        6832528                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total      108355424                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     13064531                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall       153930                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall       110682                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall      9374772                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall        71262                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall        15720                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall        88302                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid          330                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred         2162                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed         4079                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall       275730                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute        60426                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady         7464                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall       214932                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall        80604                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall      1656504                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall     11772108                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall         5400                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall      2937654                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash       725178                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other         11520                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      40633290                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     11381190                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall        95064                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall       109590                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall      9318582                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall        10398                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall        12510                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      2581932                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall       169320                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid          162                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed         4230                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall       274834                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute        51985                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady         6050                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall       206493                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall        78476                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall      1637885                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall     10762243                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall         5211                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall      3044215                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash       853248                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other         29678                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      40633296                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     10675204                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall        93330                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall       108870                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall      6811890                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall         9978                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall         9300                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall      9076753                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall        29724                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid          132                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed         4091                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall       268806                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute        31400                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady         3042                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall       196075                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall        74571                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall      1624588                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall      8158337                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall         4721                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall      1701337                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash      1145796                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       605363                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     40633308                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker         1964                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total         1964                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker         1964                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total         1964                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          332                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          332                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          332                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          332                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     21181473                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     21181473                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     21181473                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     21181473                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker         2296                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total         2296                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker         2296                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total         2296                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.144599                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.144599                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.144599                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.144599                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 63799.617470                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 63799.617470                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 63799.617470                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 63799.617470                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrHits::cpu.mmu.itb.walker           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.itb_walker_cache.demandMshrHits::total           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.itb_walker_cache.overallMshrHits::cpu.mmu.itb.walker           60                       # number of overall MSHR hits (Count)
system.cpu.itb_walker_cache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          272                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          272                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          272                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          272                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     18489496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     18489496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     18489496                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     18489496                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.118467                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.118467                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.118467                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.118467                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 67976.088235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 67976.088235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 67976.088235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 67976.088235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          257                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker         1964                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total         1964                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          332                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          332                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     21181473                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     21181473                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::samples          332                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::mean   127.527108                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::stdev    61.519549                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::0-9            1      0.30%      0.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::10-19           10      3.01%      3.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::20-29            1      0.30%      3.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::30-39           12      3.61%      7.23% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::40-49            2      0.60%      7.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::50-59            1      0.30%      8.13% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::60-69            5      1.51%      9.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::70-79            1      0.30%      9.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::80-89            8      2.41%     12.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::90-99            1      0.30%     12.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::110-119           34     10.24%     22.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::120-129          165     49.70%     72.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::130-139            6      1.81%     74.40% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::140-149           36     10.84%     85.24% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::150-159            6      1.81%     87.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::160-169            1      0.30%     87.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::170-179           24      7.23%     94.58% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::180-189            9      2.71%     97.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::200-209            1      0.30%     97.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::220-229            1      0.30%     97.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::230-239            1      0.30%     98.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::250-259            2      0.60%     98.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::290-299            1      0.30%     99.10% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::510-519            1      0.30%     99.40% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::520-529            1      0.30%     99.70% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::780-789            1      0.30%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::max_value          784                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::total          332                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker         2296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total         2296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.144599                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.144599                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 63799.617470                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 63799.617470                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrHits::cpu.mmu.itb.walker           60                       # number of ReadReq MSHR hits (Count)
system.cpu.itb_walker_cache.ReadReq.mshrHits::total           60                       # number of ReadReq MSHR hits (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          272                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          272                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     18489496                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     18489496                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.118467                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.118467                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 67976.088235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 67976.088235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    14.506353                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs         1853                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          257                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     7.210117                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1398000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    14.506353                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.906647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.906647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         4864                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         4864                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       92325                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  132644                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   80                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                4070                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  85100                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      4                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             299894                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              9.868170                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            40.009341                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 280349     93.48%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1453      0.48%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 7983      2.66%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  123      0.04%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   31      0.01%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   31      0.01%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   26      0.01%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   70      0.02%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  122      0.04%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  140      0.05%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                233      0.08%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                594      0.20%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3670      1.22%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                355      0.12%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                429      0.14%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1420      0.47%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                163      0.05%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                560      0.19%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                176      0.06%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 29      0.01%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 35      0.01%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  8      0.00%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 16      0.01%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 15      0.01%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 62      0.02%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 31      0.01%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 48      0.02%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                192      0.06%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 60      0.02%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                113      0.04%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1357      0.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1236                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               299894                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::samples       299894                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::mean     3.972647                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::stdev    24.226998                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::0-9        297224     99.11%     99.11% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::10-19           13      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::20-29           13      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::30-39            9      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::40-49           15      0.01%     99.13% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::50-59            7      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::60-69            7      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::70-79           13      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::80-89           10      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::90-99           25      0.01%     99.15% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::100-109           32      0.01%     99.16% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::110-119           38      0.01%     99.17% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::120-129          605      0.20%     99.37% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::130-139           62      0.02%     99.39% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::140-149           75      0.03%     99.42% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::150-159          323      0.11%     99.53% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::160-169           29      0.01%     99.54% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::170-179           40      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::180-189           78      0.03%     99.57% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::190-199           21      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::200-209            5      0.00%     99.58% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::210-219            9      0.00%     99.59% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::220-229           10      0.00%     99.59% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::230-239           28      0.01%     99.60% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::240-249          126      0.04%     99.64% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::250-259           61      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::260-269           66      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::270-279          298      0.10%     99.78% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::280-289           37      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::290-299          125      0.04%     99.84% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::overflows          490      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::max_value         1110                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::total       299894                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.mmu.dtb.readHits                    368916                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    4630                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                373546                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6654805                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  35886                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6690691                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       7023721                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       40516                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   7064237                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    420086                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     968                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                421054                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        420086                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         968                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    421054                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  14717                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   885178                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1147487                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          44625                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1443560                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3236651                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10784982                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8168                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents                     73                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2923536                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           12096                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             2600149                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18931989                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 18628017                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps               2086326                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   513817                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1235                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1222                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4729255                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         16667969                       # The number of ROB reads (Count)
system.cpu.rob.writes                        21481540                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000061                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4501                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb.walker           61                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 800014                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    800075                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb.walker           61                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                800014                       # number of overall hits (Count)
system.l2.overallHits::total                   800075                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         3119                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          272                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  455                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                15518                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   19364                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         3119                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          272                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 455                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               15518                       # number of overall misses (Count)
system.l2.overallMisses::total                  19364                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    222440000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     18057000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        29748000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1071647000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1341892000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    222440000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     18057000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       29748000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1071647000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1341892000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         3180                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          272                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                455                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             815532                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                819439                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         3180                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          272                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               455                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            815532                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               819439                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker     0.980818                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.019028                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.023631                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker     0.980818                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.019028                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.023631                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 71317.730042                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 66386.029412                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 65380.219780                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 69058.319371                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    69298.285478                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 71317.730042                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 66386.029412                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 65380.219780                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 69058.319371                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   69298.285478                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  493                       # number of writebacks (Count)
system.l2.writebacks::total                       493                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     9                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    9                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         3119                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          263                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              455                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            15518                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               19355                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         3119                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          263                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             455                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           15518                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              19355                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    199047500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     15628500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     26335500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    955262000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1196273500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    199047500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     15628500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     26335500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    955262000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1196273500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.980818                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.966912                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.019028                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.023620                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.980818                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.966912                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.019028                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.023620                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 63817.730042                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 59423.954373                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 57880.219780                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 61558.319371                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61806.949109                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 63817.730042                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 59423.954373                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 57880.219780                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 61558.319371                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61806.949109                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            493                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         2703                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           2703                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            303                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               303                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data          303                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           303                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.misses::cpu.inst           455                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              455                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     29748000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     29748000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatencyDist::samples          455                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::mean   130.760440                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::stdev    49.933720                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::110-119          278     61.10%     61.10% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::120-129           34      7.47%     68.57% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::130-139            2      0.44%     69.01% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::140-149           79     17.36%     86.37% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::150-159            9      1.98%     88.35% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::160-169            9      1.98%     90.33% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::170-179           38      8.35%     98.68% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::180-189            2      0.44%     99.12% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::230-239            1      0.22%     99.34% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::270-279            1      0.22%     99.56% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::780-789            1      0.22%     99.78% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::840-849            1      0.22%    100.00% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::min_value          114                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::max_value          842                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::total          455                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          455                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            455                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 65380.219780                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 65380.219780                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          455                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          455                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     26335500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     26335500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 57880.219780                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 57880.219780                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             791733                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                791733                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            12185                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               12185                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    833750500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      833750500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatencyDist::samples        12185                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::mean   136.848666                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::stdev    74.404030                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::50-59            7      0.06%      0.06% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::60-69            2      0.02%      0.07% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::110-119         6012     49.34%     49.41% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::120-129           53      0.43%     49.85% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::130-139         1874     15.38%     65.23% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::140-149         3388     27.80%     93.03% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::150-159          507      4.16%     97.19% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::160-169           37      0.30%     97.50% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::170-179          121      0.99%     98.49% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::180-189           35      0.29%     98.78% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::190-199            7      0.06%     98.83% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::200-209            9      0.07%     98.91% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::210-219            3      0.02%     98.93% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::740-749            1      0.01%     98.94% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::750-759            1      0.01%     98.95% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::760-769            2      0.02%     98.97% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::770-779            2      0.02%     98.98% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::780-789            1      0.01%     98.99% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::790-799            2      0.02%     99.01% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::800-809            1      0.01%     99.02% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::820-829           75      0.62%     99.63% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::830-839            3      0.02%     99.66% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::850-859            4      0.03%     99.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::860-869           12      0.10%     99.79% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::870-879           18      0.15%     99.93% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::880-889            2      0.02%     99.95% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::890-899            2      0.02%     99.97% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::910-919            3      0.02%     99.99% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::920-929            1      0.01%    100.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::min_value           58                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::max_value          920                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::total        12185                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.accesses::cpu.data         803918                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            803918                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.015157                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.015157                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 68424.333197                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 68424.333197                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        12185                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           12185                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    742363000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    742363000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.015157                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.015157                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60924.333197                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60924.333197                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.mmu.dtb.walker           61                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data           8281                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              8342                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         3119                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          272                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         3333                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            6724                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    222440000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     18057000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    237896500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    478393500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatencyDist::samples         6724                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::mean   142.294319                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::stdev    78.276484                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::50-59            2      0.03%      0.03% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::70-79            5      0.07%      0.10% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::110-119         3171     47.16%     47.26% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::120-129          311      4.63%     51.89% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::130-139           83      1.23%     53.12% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::140-149         1945     28.93%     82.05% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::150-159          155      2.31%     84.35% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::160-169           42      0.62%     84.98% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::170-179          811     12.06%     97.04% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::180-189           46      0.68%     97.72% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::190-199            8      0.12%     97.84% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::200-209            7      0.10%     97.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::210-219            3      0.04%     97.99% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::220-229            1      0.01%     98.01% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::230-239            8      0.12%     98.13% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::240-249            2      0.03%     98.16% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::250-259           10      0.15%     98.30% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::260-269            3      0.04%     98.35% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::270-279            2      0.03%     98.38% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::280-289            1      0.01%     98.39% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::320-329            1      0.01%     98.41% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::330-339            2      0.03%     98.44% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::350-359            2      0.03%     98.47% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::360-369            1      0.01%     98.48% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::370-379            2      0.03%     98.51% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::390-399            1      0.01%     98.53% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::400-409            2      0.03%     98.56% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::420-429            2      0.03%     98.59% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::440-449            1      0.01%     98.60% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::460-469            2      0.03%     98.63% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::480-489            1      0.01%     98.65% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::490-499            1      0.01%     98.66% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::510-519            1      0.01%     98.68% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::520-529            1      0.01%     98.69% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::540-549            3      0.04%     98.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::560-569            1      0.01%     98.75% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::610-619            2      0.03%     98.78% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::660-669            5      0.07%     98.85% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::680-689            1      0.01%     98.87% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::700-709            3      0.04%     98.91% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::720-729            2      0.03%     98.94% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::730-739            1      0.01%     98.96% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::740-749            4      0.06%     99.02% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::750-759            1      0.01%     99.03% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::760-769            8      0.12%     99.15% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::770-779            9      0.13%     99.29% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::780-789           11      0.16%     99.45% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::790-799            6      0.09%     99.54% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::800-809            4      0.06%     99.60% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::820-829            4      0.06%     99.66% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::830-839            1      0.01%     99.67% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::840-849            7      0.10%     99.78% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::850-859            7      0.10%     99.88% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::860-869            3      0.04%     99.93% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::870-879            2      0.03%     99.96% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::910-919            1      0.01%     99.97% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::920-929            1      0.01%     99.99% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::930-939            1      0.01%    100.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::min_value           55                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::max_value          938                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::total         6724                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         3180                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          272                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        11614                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         15066                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.980818                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.286981                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.446303                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 71317.730042                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 66386.029412                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 71376.087609                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 71147.159429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         3119                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          263                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         3333                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         6715                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    199047500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     15628500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    212899000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    427575000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.980818                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.966912                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.286981                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.445706                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 63817.730042                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 59423.954373                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 63876.087609                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 63674.609084                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data              18                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 18                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data       248000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        248000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatencyDist::samples           14                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::mean    35.428571                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::stdev     1.650841                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::30-39           14    100.00%    100.00% # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::min_value           34                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::max_value           38                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::total           14                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.accesses::cpu.data            18                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               18                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data 13777.777778                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total 13777.777778                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           18                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             18                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       186000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       186000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 10333.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 10333.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         8149                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             8149                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         8149                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         8149                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       805587                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           805587                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       805587                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       805587                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 10729.398841                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1601152                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     800803                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999433                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    17536500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   10729.398841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.654871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.654871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          12933                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                 2500                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 6381                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1495                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2557                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.789368                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   13903592                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1614161                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       488.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      3119.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       263.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       455.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     15508.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002509517652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               39811                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                407                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       19355                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        493                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     19355                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      493                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      34.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 19355                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  493                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    7033                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    2846                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1965                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    4418                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     803                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     763                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     839.739130                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   3150.027146                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255            16     69.57%     69.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            3     13.04%     82.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            3     13.04%     95.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15104-15359            1      4.35%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            23                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.695652                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.663947                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.145536                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               15     65.22%     65.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3     13.04%     78.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3     13.04%     91.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      4.35%     95.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      4.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1238720                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                31552                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              364367402.42475283                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              9280967.67736518                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3385473000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     170569.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       199616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        16832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        29120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       992512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        27520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 58716710.315825581551                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 4951104.460744510405                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 8565598.972010463476                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 291945733.753710508347                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 8094961.665856042877                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         3119                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          263                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          455                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        15518                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          493                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     97684114                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      6987562                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     11630258                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    451953544                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 107339088900                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     31319.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     26568.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25561.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29124.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 217726346.65                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       199616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        16832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        29120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       993152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1238720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        29120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        29120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        11840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        11840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         3119                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          263                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          455                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        15518                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           19355                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          185                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            185                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     58716710                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      4951104                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        8565599                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      292133989                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         364367402                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      8565599                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       8565599                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      3482716                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          3482716                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      3482716                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     58716710                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      4951104                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       8565599                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     292133989                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        367850118                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                19345                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 430                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          820                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               229872738                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              64457540                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          568255478                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11882.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29374.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               15600                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                231                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.64                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           53.72                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         3944                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   320.892495                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   170.284625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   371.180008                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1781     45.16%     45.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          788     19.98%     65.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          288      7.30%     72.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          157      3.98%     76.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           89      2.26%     78.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           35      0.89%     79.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           20      0.51%     80.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           18      0.46%     80.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          768     19.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         3944                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1238080                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              27520                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              364.179148                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                8.094962                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.94                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.90                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               80.06                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    4756096.800000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    6323169.720000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   35425600.089600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  868212.576000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 604024645.459203                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 886935463.848002                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1537801945.075204                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  3076135133.568001                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   904.839970                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2345106680                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    152600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    901938820                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    7544261.088000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    10029998.395200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   45945598.406400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  747940.704000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 604024645.459203                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 1388691812.995199                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1152271642.905603                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  3209255899.953603                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   943.997220                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1754689916                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    152600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1492355584                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                7170                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           185                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           308                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2703                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                18                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12185                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12185                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            7170                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        41924                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        41928                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   41928                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1270272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1270288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1270288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              19375                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    19375    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                19375                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                5499                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy            30923000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          100949532                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          22569                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3905                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              15558                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       805772                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         8507                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3451                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               18                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              18                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            803918                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           803916                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            455                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         15103                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           303                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          303                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          910                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2445493                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          801                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         9592                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2456796                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    104276176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        17408                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       203584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               104526288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             530                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     33920                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            820292                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001075                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.036403                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  819513     99.91%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     676      0.08%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     103      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              820292                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1225412000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            455499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         815691500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            286970                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           3218497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1637034                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       817147                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          881                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   3399645500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003783                       # Number of seconds simulated (Second)
simTicks                                   3782600500                       # Number of ticks simulated (Tick)
finalTick                                  7182246000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     58.82                       # Real time elapsed on the host (Second)
hostTickRate                                 64309151                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16922848                       # Number of bytes of host memory used (Byte)
simInsts                                     20000000                       # Number of instructions simulated (Count)
simOps                                       20000120                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   340025                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     340027                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          7565201                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10424664                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1589                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10258860                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  15272                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               511769                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            339797                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 350                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7551665                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.358490                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.282333                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2013318     26.66%     26.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2695422     35.69%     62.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1686322     22.33%     84.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    860300     11.39%     96.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     71294      0.94%     97.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    104157      1.38%     98.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     67512      0.89%     99.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     27859      0.37%     99.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     25481      0.34%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7551665                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   39679      2.77%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       1      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      2.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  80258      5.60%      8.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1314445     91.64%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAMul                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAAcc                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1397      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3114590     30.36%     30.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         2536      0.02%     30.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1509      0.01%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     30.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       344458      3.36%     33.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6794370     66.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAMul             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAAcc             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10258860                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.356059                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1434383                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.139819                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 29519039                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                10941933                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10187251                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11691846                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10195942                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        327922                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     31257                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              123031                       # Number of nop insts executed (Count)
system.cpu.numRefs                            7084290                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1363414                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6756368                       # Number of stores executed (Count)
system.cpu.numRate                           1.347742                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             253                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           13536                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     9999999                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000059                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.756520                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.756520                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.321842                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.321842                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   18078823                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2098971                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                 101473542                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      977                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  7182246000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         380350                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6798226                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        40164                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1515407                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1636253                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1502800                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              9030                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1200743                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1197601                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997383                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   40434                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                193                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7958                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7958                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          160                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit         7099                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1013072                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect          605                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           99                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       212931                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         4638                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong          363                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           47                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          612                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         2007                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          309                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        53729                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        29393                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        35329                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        49963                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        56913                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        19845                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       773506                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        82881                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       672061                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        37506                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        38743                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4        41439                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       141442                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6         4606                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          549032                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1239                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              8677                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      7442770                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.343594                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.021282                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4347878     58.42%     58.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          784469     10.54%     68.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          565178      7.59%     76.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          636551      8.55%     85.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          199663      2.68%     87.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           77257      1.04%     88.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          831774     11.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      7442770                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              9999999                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000059                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     6996309                       # Number of memory references committed (Count)
system.cpu.commit.loads                        269909                       # Number of loads committed (Count)
system.cpu.commit.amos                            202                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          60                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1294878                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9978594                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 19164                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          997      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2999093     29.99%     30.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         2344      0.02%     30.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1316      0.01%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     30.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       270111      2.70%     32.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6726198     67.26%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAMul            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000059                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        831774                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         395590                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            395590                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        395590                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           395590                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6575809                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6575809                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6575809                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6575809                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  61954117976                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  61954117976                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  61954117976                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  61954117976                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      6971399                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6971399                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      6971399                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6971399                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.943255                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.943255                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.943255                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.943255                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data  9421.520299                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total  9421.520299                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  9421.520299                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total  9421.520299                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            9                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     4.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       831820                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            831820                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      5744002                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       5744002                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      5744002                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      5744002                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       831807                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       831807                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       831807                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       831807                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7766164481                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7766164481                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7766164481                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7766164481                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.119317                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.119317                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.119317                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.119317                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data  9336.498107                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  9336.498107                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data  9336.498107                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  9336.498107                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 831820                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        88500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        88500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatencyDist::samples            1                       # number of LoadLockedReq miss ticks histogram (Tick)
system.cpu.dcache.LoadLockedReq.missLatencyDist::mean          177                       # number of LoadLockedReq miss ticks histogram (Tick)
system.cpu.dcache.LoadLockedReq.missLatencyDist::170-179            1    100.00%    100.00% # number of LoadLockedReq miss ticks histogram (Tick)
system.cpu.dcache.LoadLockedReq.missLatencyDist::min_value          177                       # number of LoadLockedReq miss ticks histogram (Tick)
system.cpu.dcache.LoadLockedReq.missLatencyDist::max_value          177                       # number of LoadLockedReq miss ticks histogram (Tick)
system.cpu.dcache.LoadLockedReq.missLatencyDist::total            1                       # number of LoadLockedReq miss ticks histogram (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data            1                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total            1                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        88500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        88500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        86500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        86500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total            1                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        86500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        86500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data       221806                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          221806                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        23395                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         23395                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    848917500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    848917500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::samples        23395                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::mean    72.572558                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::stdev    84.695436                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::0-9          502      2.15%      2.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::10-19         1745      7.46%      9.60% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::20-29        11476     49.05%     58.66% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::30-39           12      0.05%     58.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::40-49           45      0.19%     58.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::50-59           33      0.14%     59.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::60-69           33      0.14%     59.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::70-79           59      0.25%     59.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::80-89          128      0.55%     59.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::90-99          132      0.56%     60.55% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::100-109          457      1.95%     62.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::110-119         1231      5.26%     67.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::120-129         3083     13.18%     80.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::130-139          340      1.45%     82.39% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::140-149         2417     10.33%     92.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::150-159          298      1.27%     94.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::160-169          117      0.50%     94.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::170-179          963      4.12%     98.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::180-189           53      0.23%     98.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::190-199            7      0.03%     98.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::200-209            2      0.01%     98.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::210-219            1      0.00%     98.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::220-229            4      0.02%     98.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::230-239           11      0.05%     98.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::240-249            7      0.03%     98.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::250-259            1      0.00%     98.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::300-309            4      0.02%     99.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::310-319            8      0.03%     99.03% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::320-329            1      0.00%     99.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::330-339            5      0.02%     99.06% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::340-349            5      0.02%     99.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::390-399            2      0.01%     99.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::400-409            4      0.02%     99.11% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::410-419            3      0.01%     99.12% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::430-439            3      0.01%     99.13% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::440-449            6      0.03%     99.16% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::450-459            2      0.01%     99.17% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::460-469            3      0.01%     99.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::470-479            5      0.02%     99.20% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::490-499            2      0.01%     99.21% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::500-509            6      0.03%     99.23% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::510-519            6      0.03%     99.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::560-569            2      0.01%     99.27% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::580-589            1      0.00%     99.27% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::600-609            1      0.00%     99.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::610-619            6      0.03%     99.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::620-629            5      0.02%     99.32% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::640-649            3      0.01%     99.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::650-659            3      0.01%     99.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::660-669            6      0.03%     99.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::670-679            7      0.03%     99.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::680-689            3      0.01%     99.42% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::690-699            5      0.02%     99.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::700-709            3      0.01%     99.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::710-719            2      0.01%     99.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::720-729            6      0.03%     99.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::730-739            9      0.04%     99.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::740-749            8      0.03%     99.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::760-769           10      0.04%     99.60% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::770-779            8      0.03%     99.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::780-789           16      0.07%     99.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::790-799            8      0.03%     99.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::800-809            2      0.01%     99.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::810-819           11      0.05%     99.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::820-829           12      0.05%     99.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::830-839            3      0.01%     99.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::850-859            9      0.04%     99.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::860-869           17      0.07%     99.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::870-879            7      0.03%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::max_value          877                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::total        23395                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       245201                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       245201                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.095412                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.095412                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 36286.279119                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 36286.279119                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        12068                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        12068                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        11327                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        11327                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    287315500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    287315500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.046195                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.046195                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 25365.542509                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 25365.542509                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          169                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             169                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data           33                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total            33                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       363000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       363000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::samples           33                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::mean           22                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::20-29           33    100.00%    100.00% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::min_value           22                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::max_value           22                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::total           33                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          202                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          202                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.163366                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.163366                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        11000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        11000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data           33                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total           33                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       297000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       297000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.163366                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.163366                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data         9000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total         9000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       173784                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         173784                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      6552414                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      6552414                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  61105200476                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  61105200476                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::samples      6552397                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::mean    18.651249                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::stdev     6.511235                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::0-9       190854      2.91%      2.91% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::10-19      3124771     47.69%     50.60% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::20-29      3226596     49.24%     99.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::30-39           17      0.00%     99.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::40-49           20      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::50-59          107      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::60-69          163      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::70-79           92      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::90-99            1      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::110-119         2002      0.03%     99.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::120-129         2796      0.04%     99.92% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::130-139          228      0.00%     99.93% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::140-149         3130      0.05%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::150-159          529      0.01%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::160-169           96      0.00%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::170-179          248      0.00%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::180-189          248      0.00%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::190-199          134      0.00%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::200-209          110      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::210-219          122      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::240-249            2      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::250-259           30      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::260-269           34      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::820-829            4      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::830-839           52      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::860-869            3      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::970-979            4      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::980-989            4      0.00%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::min_value            5                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::max_value          981                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::total      6552397                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6726198                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6726198                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.974163                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.974163                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  9325.601294                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  9325.601294                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      5731934                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      5731934                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       820480                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       820480                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   7478848981                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   7478848981                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.121983                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.121983                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  9115.211804                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  9115.211804                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1229646                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             833868                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.474629                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         2048                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           56604636                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          56604636                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   512041                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5224639                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    600979                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1202106                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  11900                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1117864                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   750                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10696134                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3496                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        10152                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        10152                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        10152                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        10152                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         3196                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         3196                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         3196                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         3196                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    221639776                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    221639776                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    221639776                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    221639776                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        13348                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        13348                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        13348                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        13348                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.239437                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.239437                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.239437                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.239437                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 69349.116395                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 69349.116395                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 69349.116395                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 69349.116395                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total            1                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrHits::cpu.mmu.dtb.walker          366                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrHits::total          366                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::cpu.mmu.dtb.walker          366                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::total          366                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         2830                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         2830                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         2830                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         2830                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    197016901                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    197016901                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    197016901                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    197016901                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.212017                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.212017                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.212017                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.212017                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 69617.279505                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 69617.279505                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 69617.279505                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 69617.279505                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         2821                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        10152                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        10152                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         3196                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         3196                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    221639776                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    221639776                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::samples         3196                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::mean   138.640175                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::stdev    76.166587                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::0-9           41      1.28%      1.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::10-19            9      0.28%      1.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::20-29           88      2.75%      4.32% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::30-39            5      0.16%      4.47% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::40-49            2      0.06%      4.54% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::50-59            9      0.28%      4.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::60-69            4      0.13%      4.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::70-79            7      0.22%      5.16% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::80-89           10      0.31%      5.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::90-99           11      0.34%      5.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::100-109           25      0.78%      6.60% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::110-119          486     15.21%     21.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::120-129         1038     32.48%     54.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::130-139           54      1.69%     55.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::140-149          846     26.47%     82.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::150-159          171      5.35%     87.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::160-169           25      0.78%     88.58% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::170-179          262      8.20%     96.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::180-189           36      1.13%     97.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::190-199            3      0.09%     98.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::200-209            2      0.06%     98.06% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::210-219            1      0.03%     98.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::220-229            2      0.06%     98.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::230-239            1      0.03%     98.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::240-249            1      0.03%     98.22% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::250-259            5      0.16%     98.37% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::260-269            7      0.22%     98.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::280-289            3      0.09%     98.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::430-439            1      0.03%     98.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::450-459            1      0.03%     98.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::490-499            1      0.03%     98.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::510-519            2      0.06%     98.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::550-559            1      0.03%     98.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::600-609            1      0.03%     98.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::610-619            1      0.03%     98.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::640-649            2      0.06%     99.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::650-659            1      0.03%     99.03% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::660-669            1      0.03%     99.06% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::670-679            2      0.06%     99.12% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::680-689            2      0.06%     99.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::690-699            1      0.03%     99.22% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::700-709            1      0.03%     99.25% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::710-719            1      0.03%     99.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::720-729            1      0.03%     99.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::750-759            1      0.03%     99.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::780-789            3      0.09%     99.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::790-799            2      0.06%     99.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::800-809            1      0.03%     99.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::810-819            3      0.09%     99.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::820-829            7      0.22%     99.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::830-839            1      0.03%     99.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::840-849            3      0.09%     99.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::870-879            1      0.03%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::min_value            4                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::max_value          874                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::total         3196                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        13348                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        13348                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.239437                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.239437                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 69349.116395                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 69349.116395                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrHits::cpu.mmu.dtb.walker          366                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrHits::total          366                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         2830                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         2830                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    197016901                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    197016901                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.212017                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.212017                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 69617.279505                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 69617.279505                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.999309                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        13010                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         2846                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.571328                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.999309                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        29526                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        29526                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              14466                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11505306                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1636253                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1245993                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7475840                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   25264                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      28538                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  724                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         12572                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          593                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    361245                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    96                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      165                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7551665                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.523573                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.912281                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5411242     71.66%     71.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   159510      2.11%     73.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   272998      3.62%     77.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   170038      2.25%     79.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   307826      4.08%     83.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   269936      3.57%     87.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   372597      4.93%     92.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    80112      1.06%     93.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   181647      2.41%     95.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                    84672      1.12%     96.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                  173216      2.29%     99.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                    6984      0.09%     99.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                   13774      0.18%     99.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::13                    4606      0.06%     99.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::14                    7347      0.10%     99.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::15                    2251      0.03%     99.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::16                   32909      0.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               16                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7551665                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.216287                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.520820                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         361088                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            361088                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        361088                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           361088                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          150                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             150                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          150                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            150                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      9737997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      9737997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      9737997                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      9737997                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       361238                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        361238                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       361238                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       361238                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000415                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000415                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000415                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000415                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 64919.980000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 64919.980000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 64919.980000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 64919.980000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3924                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           43                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      91.255814                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           34                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            34                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           34                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           34                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          116                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          116                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      8027998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      8027998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      8027998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      8027998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000321                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000321                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000321                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000321                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69206.879310                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69206.879310                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69206.879310                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69206.879310                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       361088                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          361088                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          150                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           150                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      9737997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      9737997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatencyDist::samples          150                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::mean   129.820000                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::stdev    67.155241                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::0-9            1      0.67%      0.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::10-19            4      2.67%      3.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::20-29            2      1.33%      4.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::30-39            1      0.67%      5.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::40-49            2      1.33%      6.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::50-59            1      0.67%      7.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::60-69            1      0.67%      8.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::90-99            3      2.00%     10.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::100-109            7      4.67%     14.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::110-119            6      4.00%     18.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::120-129           71     47.33%     66.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::130-139            4      2.67%     68.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::140-149           23     15.33%     84.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::150-159            5      3.33%     87.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::160-169            5      3.33%     90.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::170-179           10      6.67%     97.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::180-189            1      0.67%     98.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::190-199            1      0.67%     98.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::310-319            1      0.67%     99.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::800-809            1      0.67%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::max_value          801                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::total          150                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       361238                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       361238                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000415                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000415                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 64919.980000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 64919.980000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           34                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           34                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          116                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          116                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      8027998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      8027998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000321                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000321                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69206.879310                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69206.879310                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           527.820447                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               781660                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                571                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1368.931699                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   527.820447                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.257725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.257725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          571                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          565                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.278809                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2890020                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2890020                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     11900                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      96995                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   639738                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10549284                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1343                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   380350                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6798226                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1483                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   593158                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3941                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           4362                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         5779                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                10141                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10192302                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10187251                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1863171                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4262568                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.346594                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.437101                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     20599093                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall       219315                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall       317032                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall     33586880                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall       159088                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall        49406                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall     10139077                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid        27923                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall       649936                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute       147632                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady        17392                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall       518208                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall       211376                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall      4099392                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall     32614352                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall         6688                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall      8631984                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash      1542656                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other        7289210                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total      120826640                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     12924913                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall        76848                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall       112122                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall     13391652                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall        57180                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall        11934                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall        71400                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid          306                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred         1891                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed         3496                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall       245352                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute        58368                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady         6858                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall       196878                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall        80772                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall      1543056                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall     12411108                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall         2580                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall      3516222                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash       593430                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other          3624                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      45309990                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     11106748                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall        28722                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall       111036                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall     13493110                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall         8544                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall         9438                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      2435807                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall       137214                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid          150                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed         3510                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall       244386                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute        50073                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady         5875                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall       188554                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall        78371                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall      1528571                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall     11677654                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall         2227                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall      3483336                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash       697506                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other         19158                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      45309990                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     10550627                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall        27966                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall       110166                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall      9599107                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall         8292                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall         6972                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall     10202658                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall        23304                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid          126                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed         3517                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall       238716                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute        30573                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady         3030                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall       178734                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall        74654                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall      1517294                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall     10098146                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall         1738                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall      1280399                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash       934602                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       419369                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     45309990                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker         1618                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total         1618                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker         1618                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total         1618                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          364                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          364                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          364                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          364                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     23455961                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     23455961                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     23455961                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     23455961                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker         1982                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total         1982                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker         1982                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total         1982                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.183653                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.183653                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.183653                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.183653                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 64439.453297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 64439.453297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 64439.453297                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 64439.453297                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrHits::cpu.mmu.itb.walker           75                       # number of demand (read+write) MSHR hits (Count)
system.cpu.itb_walker_cache.demandMshrHits::total           75                       # number of demand (read+write) MSHR hits (Count)
system.cpu.itb_walker_cache.overallMshrHits::cpu.mmu.itb.walker           75                       # number of overall MSHR hits (Count)
system.cpu.itb_walker_cache.overallMshrHits::total           75                       # number of overall MSHR hits (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          289                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          289                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          289                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          289                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     20058494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     20058494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     20058494                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     20058494                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.145812                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.145812                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.145812                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.145812                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 69406.553633                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 69406.553633                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 69406.553633                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 69406.553633                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          288                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker         1618                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total         1618                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          364                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          364                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     23455961                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     23455961                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::samples          364                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::mean   128.793956                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::stdev    68.301421                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::10-19            9      2.47%      2.47% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::20-29            1      0.27%      2.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::30-39           14      3.85%      6.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::50-59            2      0.55%      7.14% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::60-69           10      2.75%      9.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::80-89            3      0.82%     10.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::90-99            5      1.37%     12.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::100-109            1      0.27%     12.36% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::110-119           41     11.26%     23.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::120-129          181     49.73%     73.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::130-139            4      1.10%     74.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::140-149           28      7.69%     82.14% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::150-159           17      4.67%     86.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::160-169            3      0.82%     87.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::170-179           30      8.24%     95.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::180-189            8      2.20%     98.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::200-209            1      0.27%     98.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::250-259            1      0.27%     98.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::270-279            1      0.27%     98.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::310-319            1      0.27%     99.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::630-639            1      0.27%     99.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::740-749            1      0.27%     99.73% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::850-859            1      0.27%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::min_value           16                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::max_value          858                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::total          364                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker         1982                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total         1982                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.183653                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.183653                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 64439.453297                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 64439.453297                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrHits::cpu.mmu.itb.walker           75                       # number of ReadReq MSHR hits (Count)
system.cpu.itb_walker_cache.ReadReq.mshrHits::total           75                       # number of ReadReq MSHR hits (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          289                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          289                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     20058494                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     20058494                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.145812                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.145812                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 69406.553633                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 69406.553633                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.652705                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs         2290                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          304                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     7.532895                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.652705                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.978294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.978294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         4253                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         4253                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       82603                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  110441                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   74                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3941                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  71855                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     14                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             269909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.209193                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            41.806645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 250923     92.97%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1503      0.56%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 8449      3.13%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  106      0.04%     96.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   20      0.01%     96.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   47      0.02%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   26      0.01%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   61      0.02%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   77      0.03%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   97      0.04%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                195      0.07%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                492      0.18%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               3182      1.18%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                305      0.11%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                384      0.14%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1426      0.53%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 94      0.03%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                454      0.17%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                133      0.05%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 19      0.01%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 14      0.01%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 10      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 12      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 15      0.01%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 55      0.02%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 24      0.01%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 31      0.01%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                196      0.07%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 50      0.02%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 81      0.03%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1428      0.53%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               269909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::samples       269909                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::mean     4.144849                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::stdev    25.359539                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::0-9        267381     99.06%     99.06% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::10-19           13      0.00%     99.07% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::20-29           30      0.01%     99.08% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::30-39            8      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::40-49           22      0.01%     99.09% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::50-59            5      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::60-69            7      0.00%     99.09% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::70-79           18      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::80-89           10      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::90-99           29      0.01%     99.12% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::100-109           46      0.02%     99.13% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::110-119           50      0.02%     99.15% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::120-129          502      0.19%     99.34% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::130-139           33      0.01%     99.35% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::140-149           51      0.02%     99.37% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::150-159          245      0.09%     99.46% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::160-169           25      0.01%     99.47% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::170-179           27      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::180-189           64      0.02%     99.50% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::190-199           11      0.00%     99.51% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::200-209            6      0.00%     99.51% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::210-219            9      0.00%     99.51% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::220-229           11      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::230-239           15      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::240-249          100      0.04%     99.56% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::250-259           44      0.02%     99.58% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::260-269           64      0.02%     99.60% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::270-279          389      0.14%     99.74% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::280-289           39      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::290-299          128      0.05%     99.80% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::overflows          527      0.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::max_value         1093                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::total       269909                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.mmu.dtb.readHits                    327646                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    4289                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                331935                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6755529                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  27372                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6782901                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       7083175                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       31661                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   7114836                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    361057                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     731                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                361788                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        361057                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         731                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    361788                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  11900                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   890312                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1189479                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          39655                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1420948                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3999371                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10637944                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  7209                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents                    418                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3742956                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           11854                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             2416130                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18840048                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 18568284                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps               1999109                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   417025                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1156                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1142                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5011451                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         17159580                       # The number of ROB reads (Count)
system.cpu.rob.writes                        21208025                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9999999                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000059                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb.walker           86                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 827553                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    827639                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb.walker           86                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                827553                       # number of overall hits (Count)
system.l2.overallHits::total                   827639                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         2716                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          289                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  116                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 4131                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    7252                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         2716                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          289                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 116                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                4131                       # number of overall misses (Count)
system.l2.overallMisses::total                   7252                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    191672500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     19598500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         7910000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       293796500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          512977500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    191672500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     19598500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        7910000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      293796500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         512977500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         2802                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          289                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                116                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             831684                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                834891                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         2802                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          289                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               116                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            831684                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               834891                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker     0.969308                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.004967                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.008686                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker     0.969308                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.004967                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.008686                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 70571.612666                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 67814.878893                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 68189.655172                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 71119.946744                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    70736.003861                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 70571.612666                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 67814.878893                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 68189.655172                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 71119.946744                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   70736.003861                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2565                       # number of writebacks (Count)
system.l2.writebacks::total                      2565                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     4                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    4                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         2715                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          287                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              116                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             4130                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                7248                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         2715                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          287                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             116                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            4130                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               7248                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    171252500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     17351500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      7040000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    262760500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      458404500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    171252500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     17351500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      7040000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    262760500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     458404500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.968951                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.993080                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.004966                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.008681                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.968951                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.993080                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.004966                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.008681                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 63076.427256                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 60458.188153                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 60689.655172                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 63622.397094                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 63245.653974                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 63076.427256                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 60458.188153                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 60689.655172                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 63622.397094                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 63245.653974                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           2565                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         2354                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           2354                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            136                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               136                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data          136                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           136                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.misses::cpu.inst           116                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              116                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      7910000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      7910000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatencyDist::samples          116                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::mean   136.379310                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::stdev    66.816902                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::110-119           63     54.31%     54.31% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::120-129            9      7.76%     62.07% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::130-139            1      0.86%     62.93% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::140-149           25     21.55%     84.48% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::150-159            5      4.31%     88.79% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::170-179           10      8.62%     97.41% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::190-199            1      0.86%     98.28% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::310-319            1      0.86%     99.14% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::790-799            1      0.86%    100.00% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::min_value          114                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::max_value          795                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::total          116                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          116                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            116                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 68189.655172                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 68189.655172                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          116                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          116                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      7040000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      7040000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 60689.655172                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 60689.655172                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             819098                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                819098                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1260                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1260                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     86988000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       86988000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatencyDist::samples         1260                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::mean   138.076190                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::stdev    65.276954                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::50-59           16      1.27%      1.27% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::60-69            3      0.24%      1.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::110-119          583     46.27%     47.78% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::120-129           25      1.98%     49.76% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::130-139          109      8.65%     58.41% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::140-149          368     29.21%     87.62% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::150-159           21      1.67%     89.29% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::160-169           15      1.19%     90.48% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::170-179           42      3.33%     93.81% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::180-189           25      1.98%     95.79% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::190-199            9      0.71%     96.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::200-209           18      1.43%     97.94% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::210-219            8      0.63%     98.57% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::240-249            3      0.24%     98.81% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::250-259            4      0.32%     99.13% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::260-269            2      0.16%     99.29% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::820-829            4      0.32%     99.60% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::830-839            3      0.24%     99.84% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::860-869            1      0.08%     99.92% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::970-979            1      0.08%    100.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::min_value           58                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::max_value          974                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::total         1260                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.accesses::cpu.data         820358                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            820358                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.001536                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.001536                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 69038.095238                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 69038.095238                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1260                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1260                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     77538000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     77538000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.001536                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.001536                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 61538.095238                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 61538.095238                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.mmu.dtb.walker           86                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data           8455                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              8541                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         2716                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          289                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         2871                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            5876                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    191672500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     19598500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    206808500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    418079500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatencyDist::samples         5876                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::mean   142.300715                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::stdev    79.050002                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::50-59            1      0.02%      0.02% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::70-79            1      0.02%      0.03% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::110-119         2804     47.72%     47.75% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::120-129          246      4.19%     51.94% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::130-139           53      0.90%     52.84% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::140-149         1808     30.77%     83.61% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::150-159          125      2.13%     85.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::160-169           25      0.43%     86.16% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::170-179          642     10.93%     97.09% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::180-189           38      0.65%     97.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::190-199            4      0.07%     97.80% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::200-209            4      0.07%     97.87% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::210-219            2      0.03%     97.91% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::220-229            1      0.02%     97.92% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::230-239            5      0.09%     98.01% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::240-249            4      0.07%     98.08% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::250-259            6      0.10%     98.18% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::260-269            3      0.05%     98.23% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::270-279            2      0.03%     98.26% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::280-289            1      0.02%     98.28% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::300-309            1      0.02%     98.30% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::310-319            1      0.02%     98.32% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::320-329            1      0.02%     98.33% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::330-339            2      0.03%     98.37% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::400-409            1      0.02%     98.38% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::420-429            1      0.02%     98.40% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::440-449            2      0.03%     98.43% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::460-469            1      0.02%     98.45% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::490-499            2      0.03%     98.49% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::500-509            1      0.02%     98.50% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::510-519            3      0.05%     98.55% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::550-559            2      0.03%     98.59% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::560-569            1      0.02%     98.60% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::580-589            1      0.02%     98.62% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::590-599            2      0.03%     98.66% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::600-609            2      0.03%     98.69% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::610-619            1      0.02%     98.71% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::630-639            3      0.05%     98.76% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::640-649            2      0.03%     98.79% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::650-659            1      0.02%     98.81% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::660-669            3      0.05%     98.86% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::670-679            2      0.03%     98.89% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::680-689            3      0.05%     98.94% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::690-699            1      0.02%     98.96% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::710-719            4      0.07%     99.03% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::720-729            1      0.02%     99.05% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::730-739            2      0.03%     99.08% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::740-749            3      0.05%     99.13% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::750-759            3      0.05%     99.18% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::760-769            3      0.05%     99.23% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::770-779            4      0.07%     99.30% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::780-789            7      0.12%     99.42% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::790-799            1      0.02%     99.44% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::800-809            4      0.07%     99.51% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::810-819            9      0.15%     99.66% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::820-829            6      0.10%     99.76% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::830-839            4      0.07%     99.83% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::840-849            2      0.03%     99.86% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::850-859            5      0.09%     99.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::860-869            2      0.03%     99.98% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::870-879            1      0.02%    100.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::min_value           59                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::max_value          871                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::total         5876                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         2802                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          289                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        11326                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         14417                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.969308                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.253488                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.407574                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 70571.612666                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 67814.878893                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 72033.611982                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 71150.357386                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         2715                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          287                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         2870                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         5872                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    171252500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     17351500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    185222500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    373826500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.968951                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.993080                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.253399                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.407297                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 63076.427256                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 60458.188153                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 64537.456446                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 63662.551090                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data              18                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 18                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data       306500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        306500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatencyDist::samples           17                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::mean    36.058824                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::stdev     1.519481                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::30-39           17    100.00%    100.00% # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::min_value           34                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::max_value           38                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.missLatencyDist::total           17                       # number of UpgradeReq miss ticks histogram (Tick)
system.l2.UpgradeReq.accesses::cpu.data            18                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               18                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data 17027.777778                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total 17027.777778                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           18                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             18                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       190500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       190500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 10583.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 10583.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         7764                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             7764                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         7764                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         7764                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       824012                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           824012                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       824012                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       824012                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 13900.418923                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1672618                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     844709                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.980111                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   13900.418923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.848414                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.848414                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14467                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                 2733                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 6189                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1318                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4227                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.882996                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   14185504                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1659609                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2559.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      2715.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       287.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       116.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      4110.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001465847136                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          128                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          128                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               17527                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               2440                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        7248                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2565                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      7248                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2565                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.15                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  7248                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2565                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4920                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     477                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      98                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     123                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      92                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      56.710938                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     91.346546                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15             47     36.72%     36.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31            15     11.72%     48.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47            28     21.88%     70.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             9      7.03%     77.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             7      5.47%     82.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             4      3.12%     85.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            1      0.78%     86.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            1      0.78%     87.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            3      2.34%     89.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            3      2.34%     92.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      0.78%     92.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.78%     93.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            2      1.56%     95.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      0.78%     96.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            2      1.56%     97.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            1      0.78%     98.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447            1      0.78%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-559            1      0.78%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           128                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      20.054688                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     19.568943                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      6.286229                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5      3.91%      3.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.78%      4.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               64     50.00%     54.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               24     18.75%     73.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                9      7.03%     80.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                7      5.47%     85.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                3      2.34%     88.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                4      3.12%     91.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.78%     92.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                1      0.78%     92.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                2      1.56%     94.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                2      1.56%     96.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                1      0.78%     96.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                2      1.56%     98.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.78%     99.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::79                1      0.78%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           128                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  463872                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               164160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              122633093.29124236                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              43398714.72020373                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3778851000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     385086.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       173760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        18368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         7424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       263040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       164288                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 45936651.253548979759                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 4855918.567133907229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 1962670.919120324776                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 69539461.013659790158                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 43432553.873981669545                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         2715                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          287                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          116                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         4130                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2565                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     82989722                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      7894426                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      3293424                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    129445534                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 215603845934                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     30567.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     27506.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28391.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31342.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  84056080.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       173760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        18368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         7424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       264320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         463872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         7424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         7424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        62336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        62336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         2715                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          287                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         4130                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            7248                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          974                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            974                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     45936651                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      4855919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        1962671                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       69877853                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         122633093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1962671                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1962671                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     16479668                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         16479668                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     16479668                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     45936651                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      4855919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1962671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      69877853                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        139112761                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 7228                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2567                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           94                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           74                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          355                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          265                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31           69                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           97                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           79                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                97190930                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              24083696                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          223623106                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13446.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30938.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                4594                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1312                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            63.56                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           51.11                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         3889                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   161.193109                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   110.696167                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   194.114281                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2198     56.52%     56.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          995     25.58%     82.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          308      7.92%     90.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          148      3.81%     93.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           64      1.65%     95.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           43      1.11%     96.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           22      0.57%     97.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            9      0.23%     97.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          102      2.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         3889                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                462592                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             164288                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              122.294702                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               43.432554                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.23                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               60.30                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    5174009.568000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    6878779.387200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   10301269.843200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  5276928.384000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 673293526.819203                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1030536156.585603                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1677457228.608005                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  3408917899.195198                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   901.210133                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2560056826                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    170100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1052443674                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    6954816.960000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    9246339.984000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   20101987.987200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  4371130.848000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 673293526.819203                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 1402194341.822402                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1391889357.465603                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  3508051501.886402                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   927.417924                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2121914434                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    170100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1490586066                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5988                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           974                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          1591                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2354                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                19                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1260                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1260                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            5988                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        19434                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        19434                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   19434                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       628032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       628032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   628032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               7267                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     7267    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 7267                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy            25528500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           38574294                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          12186                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         5613                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              14563                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       824986                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         9400                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3108                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               19                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              19                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            820358                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           820356                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            116                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         14447                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           136                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          136                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          232                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2495497                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          866                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         8453                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2505048                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106464128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        18496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       179392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               106669440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            2596                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    166080                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            837656                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001035                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.035373                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  836880     99.91%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     685      0.08%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      91      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              837656                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1250963450                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            116000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         831761999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            303471                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           2834990                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1670056                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       834884                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          867                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   3782600500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
