$date
	Thu Aug 19 14:06:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module punto5nosimp_t_tb $end
$var wire 1 ! outF $end
$var reg 3 " in [2:0] $end
$scope module EJR2 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
b0 "
0!
$end
#1000
1!
1%
b1 "
#2000
0!
1$
0%
b10 "
#3000
1%
b11 "
#4000
1!
1#
0$
0%
b100 "
#5000
1%
b101 "
#6000
0!
1$
0%
b110 "
#7000
1!
1%
b111 "
#8000
