// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
/*
 * Copyright 2018-2021 TQ-Systems GmbH
 */

#include <dt-bindings/net/ti-dp83867.h>

/ {
	model = "TQ Systems i.MX8QXP TQMa8XQP on MBa8Xx";
	compatible = "tq,tqma8xqp-mba8xx", "tq,tqma8xqp", "fsl,imx8qxp";

	chosen {
		bootargs = "console=ttyLP1,115200 earlycon";
		stdout-path = &lpuart1;
	};

	reg_usdhc2_vmmc: regulator-usdhc2-vmmc {
		compatible = "regulator-fixed";
		regulator-name = "SD1_PWR";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&lsio_gpio3 2 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	fsl,magic-packet;
	mac-address = [ 00 00 00 00 00 00 ];
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
			/* LED0: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* LED0/2: active High, driven by phy function */
			ti,led-ctrl = <0x1414>;
		};

		ethphy3: ethernet-phy@3 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <3>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,dp83867-rxctrl-strap-quirk;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			enet-phy-lane-no-swap;
			/* LED0: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* LED0/2: active High, driven by phy function */
			ti,led-ctrl = <0x1414>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec2>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy3>;
	fsl,magic-packet;
	phy-reset-gpios = <&lsio_gpio3 3 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <500>;
	mac-address = [ 00 00 00 00 00 00 ];

	status = "okay";
};

&iomuxc {
	pinctrl_fec1: fec1grp {
		fsl,pins = <
			IMX8QXP_ENET0_MDC_CONN_ENET0_MDC		0x06000048
			IMX8QXP_ENET0_MDIO_CONN_ENET0_MDIO		0x06000048
			IMX8QXP_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL	0x06000048
			IMX8QXP_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC	0x00000048
			IMX8QXP_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0	0x00000048
			IMX8QXP_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1	0x00000048
			IMX8QXP_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2	0x00000048
			IMX8QXP_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3	0x00000048
			IMX8QXP_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC	0x00000048
			IMX8QXP_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL	0x00000048
			IMX8QXP_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0	0x00000048
			IMX8QXP_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1	0x00000048
			IMX8QXP_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2	0x00000048
			IMX8QXP_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3	0x00000048
			/* PHY Reset */
			IMX8QXP_CSI_EN_LSIO_GPIO3_IO02			0x00000048
			/* PHY IRQ / PWDN */
			IMX8QXP_CSI_PCLK_LSIO_GPIO3_IO00		0x00000048
		>;
	};

	pinctrl_fec2: fec2grp {
		fsl,pins = <
			IMX8QXP_ESAI0_SCKR_CONN_ENET1_RGMII_TX_CTL	0x00000048
			IMX8QXP_ESAI0_FSR_CONN_ENET1_RGMII_TXC		0x00000048
			IMX8QXP_ESAI0_TX4_RX1_CONN_ENET1_RGMII_TXD0	0x00000048
			IMX8QXP_ESAI0_TX5_RX0_CONN_ENET1_RGMII_TXD1	0x00000048
			IMX8QXP_ESAI0_FST_CONN_ENET1_RGMII_TXD2		0x00000048
			IMX8QXP_ESAI0_SCKT_CONN_ENET1_RGMII_TXD3	0x00000048
			IMX8QXP_ESAI0_TX0_CONN_ENET1_RGMII_RXC		0x00000048
			IMX8QXP_SPDIF0_TX_CONN_ENET1_RGMII_RX_CTL	0x00000048
			IMX8QXP_SPDIF0_RX_CONN_ENET1_RGMII_RXD0		0x00000048
			IMX8QXP_ESAI0_TX3_RX2_CONN_ENET1_RGMII_RXD1	0x00000048
			IMX8QXP_ESAI0_TX2_RX3_CONN_ENET1_RGMII_RXD2	0x00000048
			IMX8QXP_ESAI0_TX1_CONN_ENET1_RGMII_RXD3		0x00000048
			/* PHY Reset */
			IMX8QXP_CSI_RESET_LSIO_GPIO3_IO03		0x00000048
			/* PHY IRQ / PWDN */
			IMX8QXP_CSI_MCLK_LSIO_GPIO3_IO01		0x00000048
		>;
	};

	pinctrl_lpuart1: lpuart1grp {
		fsl,pins = <
			IMX8QXP_UART1_RX_ADMA_UART1_RX			0x06000020
			IMX8QXP_UART1_TX_ADMA_UART1_TX			0x06000020
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
		fsl,pins = <
			IMX8QXP_USDHC1_RESET_B_LSIO_GPIO4_IO19		0x00000021
			IMX8QXP_USDHC1_WP_LSIO_GPIO4_IO21		0x00000021
			IMX8QXP_USDHC1_CD_B_LSIO_GPIO4_IO22		0x00000021
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			IMX8QXP_USDHC1_CLK_CONN_USDHC1_CLK		0x06000041
			IMX8QXP_USDHC1_CMD_CONN_USDHC1_CMD		0x00000021
			IMX8QXP_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000021
			IMX8QXP_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000021
			IMX8QXP_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000021
			IMX8QXP_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000021
			IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000021
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			IMX8QXP_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			IMX8QXP_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			IMX8QXP_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000020
			IMX8QXP_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000020
			IMX8QXP_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000020
			IMX8QXP_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000020
			IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			IMX8QXP_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			IMX8QXP_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			IMX8QXP_USDHC1_DATA0_CONN_USDHC1_DATA0		0x00000020
			IMX8QXP_USDHC1_DATA1_CONN_USDHC1_DATA1		0x00000020
			IMX8QXP_USDHC1_DATA2_CONN_USDHC1_DATA2		0x00000020
			IMX8QXP_USDHC1_DATA3_CONN_USDHC1_DATA3		0x00000020
			IMX8QXP_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};
};

&lpuart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart1>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&lsio_gpio4 22 GPIO_ACTIVE_LOW>;
	wp-gpios = <&lsio_gpio4 21 GPIO_ACTIVE_HIGH>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};
