module adder (
    input [7:0] a, // 8-bit input a
    input [7:0] b, // 8-bit input b 
    output [8:0] sum // 9-bit output sum
    );

    wire [8:0] temp_sum; // 9-bit intermediate sum 
    wire carry; // 1-bit carry
    
    assign temp_sum = a + b; // calculate the sum
    assign carry = (a[0] & b[0]) | (a[0] & temp_sum[0]) | (b[0] & temp_sum[0]); // calculate the carry 
    assign sum = {carry, temp_sum[8:1]}; // concatenate carry and sum 
    
endmodule