diff --git a/CHANGELOG.md b/CHANGELOG.md
index 0268506..e5c161f 100644
--- a/CHANGELOG.md
+++ b/CHANGELOG.md
@@ -1,6 +1,8 @@
 Version History
 ---------------

+-   Added Intel BMG-G31, Wildcat Lake, Nova Lake, and Crescent Island GPU support
+
 ### Changes in v2.3.3:

 -   Added NVIDIA Blackwell GPU support
diff --git a/core/CMakeLists.txt b/core/CMakeLists.txt
index 057526d..059cdbd 100644
--- a/core/CMakeLists.txt
+++ b/core/CMakeLists.txt
@@ -94,6 +94,7 @@ set_target_properties(OpenImageDenoise_core PROPERTIES
   OUTPUT_NAME ${OIDN_LIBRARY_NAME}_core
 )
 target_compile_definitions(OpenImageDenoise_core PRIVATE OIDN_LIBRARY_NAME="${OIDN_LIBRARY_NAME}")
+target_compile_definitions(OpenImageDenoise_core PRIVATE SHARED_POSTFIX=\"$<$<CONFIG:Debug>:$<TARGET_PROPERTY:OpenImageDenoise_core,DEBUG_POSTFIX>>\")
 
 if(OIDN_LIBRARY_VERSIONED)
   set_target_properties(OpenImageDenoise_core PROPERTIES VERSION ${PROJECT_VERSION})
diff --git a/core/module.cpp b/core/module.cpp
index cafedbc..b7d7ff6 100644
--- a/core/module.cpp
+++ b/core/module.cpp
@@ -29,7 +29,7 @@ OIDN_NAMESPACE_BEGIN
       return true; // module already loaded
 
     // Get the path of the module to load
-    std::string filename = OIDN_LIBRARY_NAME "_" + name;
+    std::string filename = OIDN_LIBRARY_NAME "_" + name + SHARED_POSTFIX;
   #if defined(_WIN32)
     filename += ".dll";
   #else
@@ -39,7 +39,8 @@ OIDN_NAMESPACE_BEGIN
     const std::string versionStr = "";
     #endif
   #if defined(__APPLE__)
-    filename = "lib" + filename + versionStr + ".dylib";
+    // BLENDER: version string is stripped on macOS.
+    filename = "lib" + filename + ".dylib";
   #else
     filename = "lib" + filename + ".so" + versionStr;
   #endif
diff --git a/devices/CMakeLists.txt b/devices/CMakeLists.txt
index d43a68e..c878613 100644
--- a/devices/CMakeLists.txt
+++ b/devices/CMakeLists.txt
@@ -67,6 +67,7 @@ if(OIDN_DEVICE_CUDA)
       -DOIDN_WARN_AS_ERRORS:BOOL=${OIDN_WARN_AS_ERRORS}
       -DOIDN_SANITIZER:STRING=${OIDN_SANITIZER}
       -DOIDN_DEVICE_CUDA_API:STRING=${OIDN_DEVICE_CUDA_API}
+      -DPython_EXECUTABLE:STRING=${Python_EXECUTABLE}
     BUILD_ALWAYS TRUE
     DEPENDS
       OpenImageDenoise_core
@@ -158,6 +159,8 @@ if(OIDN_DEVICE_HIP)
       -DOIDN_API_NAMESPACE:STRING=${OIDN_API_NAMESPACE}
       -DOIDN_WARN_AS_ERRORS:BOOL=${OIDN_WARN_AS_ERRORS}
       -DOIDN_SANITIZER:STRING=${OIDN_SANITIZER}
+      -DPython_EXECUTABLE:STRING=${Python_EXECUTABLE}
+      -DCMAKE_DEBUG_POSTFIX:STRING=${CMAKE_DEBUG_POSTFIX}
     BUILD_ALWAYS TRUE
     DEPENDS
       OpenImageDenoise_core
diff --git a/devices/hip/hip_device.cpp b/devices/hip/hip_device.cpp
index 35c6291..5cc2d84 100644
--- a/devices/hip/hip_device.cpp
+++ b/devices/hip/hip_device.cpp
@@ -97,11 +97,17 @@ OIDN_NAMESPACE_BEGIN
   {
     const std::string name = getArchName(prop);
 
+    // BLENDER: this comment is meant to generate a merge conflict if the code
+    // here changes, so we know that hipSupportsDeviceOIDN should be updated.
     if (name == "gfx1030")
       return HIPArch::DL;
+    // BLENDER: this comment is meant to generate a merge conflict if the code
+    // here changes, so we know that hipSupportsDeviceOIDN should be updated.
     if (name == "gfx1100" || name == "gfx1101" || name == "gfx1102" ||
         name == "gfx1200" || name == "gfx1201")
       return HIPArch::WMMA;
+    // BLENDER: this comment is meant to generate a merge conflict if the code
+    // here changes, so we know that hipSupportsDeviceOIDN should be updated.
     else
       return HIPArch::Unknown;
   }
diff --git a/devices/sycl/sycl_device.cpp b/devices/sycl/sycl_device.cpp
index ddf9816..ad4cb2b 100644
--- a/devices/sycl/sycl_device.cpp
+++ b/devices/sycl/sycl_device.cpp
@@ -211,6 +211,7 @@ OIDN_NAMESPACE_BEGIN
     case SYCLArch::Xe2LPG:       score = 11; break;
     case SYCLArch::Xe2HPG:       score = 21; break;
     case SYCLArch::Xe3LPG:       score = 12; break;
+    case SYCLArch::Xe3pXPC:      score = 31; break;
     default:
       return -1;
     }
@@ -324,16 +325,17 @@ OIDN_NAMESPACE_BEGIN
         std::cout << "    Arch    : ";
         switch (arch)
         {
-        case SYCLArch::XeLP:         std::cout << "Xe-LP";   break;
-        case SYCLArch::XeLPG:        std::cout << "Xe-LPG";  break;
-        case SYCLArch::XeLPGplus:    std::cout << "Xe-LPG+"; break;
-        case SYCLArch::XeHPG:        std::cout << "Xe-HPG";  break;
-        case SYCLArch::XeHPC:        std::cout << "Xe-HPC";  break;
-        case SYCLArch::XeHPC_NoDPAS: std::cout << "Xe-HPC";  break;
-        case SYCLArch::Xe2LPG:       std::cout << "Xe2-LPG"; break;
-        case SYCLArch::Xe2HPG:       std::cout << "Xe2-HPG"; break;
-        case SYCLArch::Xe3LPG:       std::cout << "Xe3-LPG"; break;
-        default:                     std::cout << "Unknown"; break;
+        case SYCLArch::XeLP:         std::cout << "Xe-LP";    break;
+        case SYCLArch::XeLPG:        std::cout << "Xe-LPG";   break;
+        case SYCLArch::XeLPGplus:    std::cout << "Xe-LPG+";  break;
+        case SYCLArch::XeHPG:        std::cout << "Xe-HPG";   break;
+        case SYCLArch::XeHPC:        std::cout << "Xe-HPC";   break;
+        case SYCLArch::XeHPC_NoDPAS: std::cout << "Xe-HPC";   break;
+        case SYCLArch::Xe2LPG:       std::cout << "Xe2-LPG";  break;
+        case SYCLArch::Xe2HPG:       std::cout << "Xe2-HPG";  break;
+        case SYCLArch::Xe3LPG:       std::cout << "Xe3-LPG";  break;
+        case SYCLArch::Xe3pXPC:      std::cout << "Xe3p-XPC"; break;
+        default:                     std::cout << "Unknown";  break;
         }
         std::cout << std::endl;

@@ -369,6 +371,7 @@ OIDN_NAMESPACE_BEGIN
     case SYCLArch::Xe2LPG:
     case SYCLArch::Xe2HPG:
     case SYCLArch::Xe3LPG:
+    case SYCLArch::Xe3pXPC:
       weightDataType = DataType::Float16;
       weightLayout   = TensorLayout::OIhw8i16o2i;
       break;
diff --git a/devices/sycl/sycl_device.h b/devices/sycl/sycl_device.h
index 0417ea2..014e707 100644
--- a/devices/sycl/sycl_device.h
+++ b/devices/sycl/sycl_device.h
@@ -23,6 +23,7 @@ OIDN_NAMESPACE_BEGIN
     Xe2LPG,
     Xe2HPG,
     Xe3LPG,
+    Xe3pXPC,
   };

   class SYCLPhysicalDevice : public PhysicalDevice
diff --git a/devices/sycl/sycl_device_table.h b/devices/sycl/sycl_device_table.h
index 70dd493..d7038e6 100644
--- a/devices/sycl/sycl_device_table.h
+++ b/devices/sycl/sycl_device_table.h
@@ -77,6 +77,7 @@ OIDN_NAMESPACE_BEGIN
       SYCLArch::Xe2HPG,
       {
         0x05004000, // bmg-g21
+        0x05008000, // bmg-g31
       }
     },
     {
@@ -84,8 +85,17 @@ OIDN_NAMESPACE_BEGIN
       {
         0x07800000, // ptl-h
         0x07804000, // ptl-u
+        0x0780c000, // wcl
+        0x07810000, // nvl-s
+        0x07814000, // nvl-u
       }
     },
+    {
+      SYCLArch::Xe3pXPC,
+      {
+        0x08c2c000, // cri
+      }
+    }
   };

 OIDN_NAMESPACE_END
\ No newline at end of file
diff --git a/devices/sycl/sycl_engine.cpp b/devices/sycl/sycl_engine.cpp
index 0e0d364..8441728 100644
--- a/devices/sycl/sycl_engine.cpp
+++ b/devices/sycl/sycl_engine.cpp
@@ -61,6 +61,7 @@ OIDN_NAMESPACE_BEGIN
     case SYCLArch::Xe2LPG:
     case SYCLArch::Xe2HPG:
     case SYCLArch::Xe3LPG:
+    case SYCLArch::Xe3pXPC:
       return xe2::newSYCLConv(this, desc);
     default:
       throw std::logic_error("unsupported architecture");
diff --git a/devices/sycl/sycl_engine.h b/devices/sycl/sycl_engine.h
index 4864864..36a2ee1 100644
--- a/devices/sycl/sycl_engine.h
+++ b/devices/sycl/sycl_engine.h
@@ -90,7 +90,11 @@ OIDN_NAMESPACE_BEGIN
       lastEvent = syclQueue.parallel_for<Kernel>(
         sycl::nd_range<N>(numGroups * groupSize, groupSize),
         getDepEvents(),
+      #if defined(SYCL_LANGUAGE_VERSION) && (SYCL_LANGUAGE_VERSION >= 202001)
+        [=](sycl::nd_item<N> it) [[sycl::reqd_sub_group_size(subgroupSize)]] { kernel(it); });
+      #else
         [=](sycl::nd_item<N> it) [[intel::reqd_sub_group_size(subgroupSize)]] { kernel(it); });
+      #endif
     }

     // Enqueues a basic ESIMD kernel
diff --git a/doc/overview.md b/doc/overview.md
index 54f067a..7550a7d 100644
--- a/doc/overview.md
+++ b/doc/overview.md
@@ -48,8 +48,8 @@ vendors:
     Intel® Data Center GPU Max Series, Intel® Iris® Xe Graphics, Intel® Core™
     Ultra Processors with Intel® Arc™ Graphics, 11th-14th Gen Intel® Core™
     processor graphics, and related Intel Pentium® and Celeron® processors
-    (Xe-LP, Xe-LPG, Xe-LPG+, Xe-HPG, Xe-HPC, Xe2-LPG, Xe2-HPG, and Xe3-LPG
-    microarchitectures)
+    (Xe-LP, Xe-LPG, Xe-LPG+, Xe-HPG, Xe-HPC, Xe2-LPG, Xe2-HPG, Xe3-LPG, and
+    Xe3p-XPC microarchitectures)

 -   NVIDIA GPUs with Volta, Turing, Ampere, Ada Lovelace, Hopper, and
     Blackwell architectures
