vhdl xil_defaultlib  \
"../../../bd/pynqz2/ip/pynqz2_rst_ps7_30M_0/sim/pynqz2_rst_ps7_30M_0.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axis_accelerator_ada_0_0/sim/pynqz2_axis_accelerator_ada_0_0.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axi_dma_0_1/sim/pynqz2_axi_dma_0_1.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axi_dma_0_2/sim/pynqz2_axi_dma_0_2.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axi_intc_0_0/sim/pynqz2_axi_intc_0_0.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axi_dma_0_3/sim/pynqz2_axi_dma_0_3.vhd" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_7d7d_psr_aclk_0.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/proc_common_v3_30_a/hdl/src/vhdl/pynqz2_monitor_0_conv_funs_pkg.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/proc_common_v3_30_a/hdl/src/vhdl/pynqz2_monitor_0_proc_common_pkg.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/proc_common_v3_30_a/hdl/src/vhdl/pynqz2_monitor_0_ipif_pkg.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/proc_common_v3_30_a/hdl/src/vhdl/pynqz2_monitor_0_family_support.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/proc_common_v3_30_a/hdl/src/vhdl/pynqz2_monitor_0_family.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/proc_common_v3_30_a/hdl/src/vhdl/pynqz2_monitor_0_soft_reset.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/proc_common_v3_30_a/hdl/src/vhdl/pynqz2_monitor_0_pselect_f.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/axi_lite_ipif_v1_01_a/hdl/src/vhdl/pynqz2_monitor_0_address_decoder.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/axi_lite_ipif_v1_01_a/hdl/src/vhdl/pynqz2_monitor_0_slave_attachment.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/interrupt_control_v2_01_a/hdl/src/vhdl/pynqz2_monitor_0_interrupt_control.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/axi_lite_ipif_v1_01_a/hdl/src/vhdl/pynqz2_monitor_0_axi_lite_ipif.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/pynqz2_monitor_0_xadc_core_drp.vhd" \
"../../../bd/pynqz2/ip/pynqz2_monitor_0_5/pynqz2_monitor_0_axi_xadc.vhd" \

nosort
