/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ctype.css */
/*    -t h                                                                 */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr */
/*    -I/home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen  */
/*    -I/home/pkaplan/workarea/pensando_2/asic/capri/design/common -O      */
/*                                                                         */
/* Input files:                                                            */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr */
/*                                                                         */
/* Included files:                                                         */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_rdintr.csr.pp */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_scratch.csr.pp */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ctype.css */
/*                                                                         */
/* Generated on: Thu Feb 22 12:44:53 2018                                  */
/*           by: pkaplan                                                   */
/*                                                                         */

#ifndef _PPA_H_
#define _PPA_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_ppa_csr                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1516 */
/* Register: cap_ppa_csr.base                                              */
#define CAP_PPA_CSR_BASE_ADDRESS 0x0
#define CAP_PPA_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: cap_ppa_csr.rdintr                                            */
#define CAP_PPA_CSR_RDINTR_ADDRESS 0x1
#define CAP_PPA_CSR_RDINTR_BYTE_ADDRESS 0x4
/* Wide Register: cap_ppa_csr.cfg_ctrl                                     */
#define CAP_PPA_CSR_CFG_CTRL_ADDRESS 0x2
#define CAP_PPA_CSR_CFG_CTRL_BYTE_ADDRESS 0x8
/* Register: cap_ppa_csr.cfg_ctrl.cfg_ctrl_0_2                             */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_ADDRESS 0x2
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_BYTE_ADDRESS 0x8
/* Register: cap_ppa_csr.cfg_ctrl.cfg_ctrl_1_2                             */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_ADDRESS 0x3
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_BYTE_ADDRESS 0xc
/* Register: cap_ppa_csr.cfg_ctrl_thresh                                   */
#define CAP_PPA_CSR_CFG_CTRL_THRESH_ADDRESS 0x4
#define CAP_PPA_CSR_CFG_CTRL_THRESH_BYTE_ADDRESS 0x10
/* Wide Register: cap_ppa_csr.cfg_init_profile                             */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_ADDRESS 0x20
#define CAP_PPA_CSR_CFG_INIT_PROFILE_BYTE_ADDRESS 0x80
#define CAP_PPA_CSR_CFG_INIT_PROFILE_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PPA_CSR_CFG_INIT_PROFILE_ARRAY_COUNT 0x10
#define CAP_PPA_CSR_CFG_INIT_PROFILE_ARRAY_INDEX_MAX 0xf
#define CAP_PPA_CSR_CFG_INIT_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.cfg_init_profile.cfg_init_profile_0_2             */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_ADDRESS 0x20
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_BYTE_ADDRESS 0x80
/* Register: cap_ppa_csr.cfg_init_profile.cfg_init_profile_1_2             */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_ADDRESS 0x21
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_BYTE_ADDRESS 0x84
/* Wide Memory: cap_ppa_csr.dhs_bndl0_state_lkp_tcam                       */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ADDRESS 0x1000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_BYTE_ADDRESS 0x4000
/* Wide Register: cap_ppa_csr.dhs_bndl0_state_lkp_tcam.entry               */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ADDRESS 0x1000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_BYTE_ADDRESS 0x4000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ARRAY_COUNT 0x120
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ARRAY_INDEX_MAX 0x11f
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_tcam.entry.entry_0_8          */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_ADDRESS 0x1000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x4000
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_tcam.entry.entry_1_8          */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_ADDRESS 0x1001
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x4004
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_tcam.entry.entry_2_8          */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_ADDRESS 0x1002
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x4008
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_tcam.entry.entry_3_8          */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_ADDRESS 0x1003
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x400c
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_tcam.entry.entry_4_8          */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_ADDRESS 0x1004
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x4010
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_tcam.entry.entry_5_8          */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_ADDRESS 0x1005
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x4014
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_tcam.entry.entry_6_8          */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_ADDRESS 0x1006
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x4018
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_tcam.entry.entry_7_8          */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_ADDRESS 0x1007
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x401c
/* Register: cap_ppa_csr.cfg_bndl0_state_lkp_tcam_grst                     */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_ADDRESS 0x2000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_BYTE_ADDRESS 0x8000
/* Wide Register: cap_ppa_csr.cfg_bndl0_state_lkp_tcam_ind                 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_ADDRESS 0x2004
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_BYTE_ADDRESS 0x8010
/* Register: cap_ppa_csr.cfg_bndl0_state_lkp_tcam_ind.cfg_bndl0_state_lkp_tcam_ind_0_4 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_ADDRESS 0x2004
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_BYTE_ADDRESS 0x8010
/* Register: cap_ppa_csr.cfg_bndl0_state_lkp_tcam_ind.cfg_bndl0_state_lkp_tcam_ind_1_4 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_ADDRESS 0x2005
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_BYTE_ADDRESS 0x8014
/* Register: cap_ppa_csr.cfg_bndl0_state_lkp_tcam_ind.cfg_bndl0_state_lkp_tcam_ind_2_4 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_ADDRESS 0x2006
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_BYTE_ADDRESS 0x8018
/* Register: cap_ppa_csr.cfg_bndl0_state_lkp_tcam_ind.cfg_bndl0_state_lkp_tcam_ind_3_4 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_ADDRESS 0x2007
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_BYTE_ADDRESS 0x801c
/* Register: cap_ppa_csr.sta_bndl0_state_lkp_tcam_ind                      */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_ADDRESS 0x2008
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_BYTE_ADDRESS 0x8020
/* Memory: cap_ppa_csr.dhs_bndl0_state_lkp_tcam_ind                        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ADDRESS 0x2009
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_BYTE_ADDRESS 0x8024
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_tcam_ind.entry                */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_ADDRESS 0x2009
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_BYTE_ADDRESS 0x8024
/* Wide Memory: cap_ppa_csr.dhs_bndl0_state_lkp_sram                       */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ADDRESS 0x4000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_BYTE_ADDRESS 0x10000
/* Wide Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry               */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ADDRESS 0x4000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_BYTE_ADDRESS 0x10000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ARRAY_COUNT 0x120
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ARRAY_INDEX_MAX 0x11f
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_0_32         */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_ADDRESS 0x4000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x10000
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_1_32         */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_ADDRESS 0x4001
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x10004
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_2_32         */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_ADDRESS 0x4002
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x10008
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_3_32         */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_ADDRESS 0x4003
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x1000c
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_4_32         */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_ADDRESS 0x4004
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x10010
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_5_32         */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_ADDRESS 0x4005
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x10014
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_6_32         */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_ADDRESS 0x4006
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x10018
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_7_32         */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_ADDRESS 0x4007
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x1001c
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_8_32         */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_ADDRESS 0x4008
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x10020
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_9_32         */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_ADDRESS 0x4009
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x10024
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_10_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_ADDRESS 0x400a
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x10028
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_11_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_ADDRESS 0x400b
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x1002c
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_12_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_ADDRESS 0x400c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x10030
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_13_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_ADDRESS 0x400d
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x10034
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_14_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_ADDRESS 0x400e
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x10038
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_15_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_ADDRESS 0x400f
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x1003c
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_16_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_ADDRESS 0x4010
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x10040
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_17_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_ADDRESS 0x4011
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x10044
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_18_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_ADDRESS 0x4012
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x10048
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_19_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_ADDRESS 0x4013
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x1004c
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_20_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_ADDRESS 0x4014
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x10050
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_21_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_ADDRESS 0x4015
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x10054
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_22_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_ADDRESS 0x4016
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x10058
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_23_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ADDRESS 0x4017
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x1005c
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_24_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ADDRESS 0x4018
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x10060
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_25_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ADDRESS 0x4019
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x10064
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_26_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_ADDRESS 0x401a
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x10068
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_27_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_ADDRESS 0x401b
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x1006c
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_28_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_ADDRESS 0x401c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x10070
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_29_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_ADDRESS 0x401d
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x10074
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_30_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_ADDRESS 0x401e
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x10078
/* Register: cap_ppa_csr.dhs_bndl0_state_lkp_sram.entry.entry_31_32        */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_ADDRESS 0x401f
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x1007c
/* Wide Memory: cap_ppa_csr.dhs_bndl1_state_lkp_tcam                       */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ADDRESS 0x8000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_BYTE_ADDRESS 0x20000
/* Wide Register: cap_ppa_csr.dhs_bndl1_state_lkp_tcam.entry               */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ADDRESS 0x8000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_BYTE_ADDRESS 0x20000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ARRAY_COUNT 0x120
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ARRAY_INDEX_MAX 0x11f
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_tcam.entry.entry_0_8          */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_ADDRESS 0x8000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x20000
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_tcam.entry.entry_1_8          */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_ADDRESS 0x8001
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x20004
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_tcam.entry.entry_2_8          */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_ADDRESS 0x8002
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x20008
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_tcam.entry.entry_3_8          */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_ADDRESS 0x8003
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x2000c
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_tcam.entry.entry_4_8          */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_ADDRESS 0x8004
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x20010
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_tcam.entry.entry_5_8          */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_ADDRESS 0x8005
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x20014
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_tcam.entry.entry_6_8          */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_ADDRESS 0x8006
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x20018
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_tcam.entry.entry_7_8          */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_ADDRESS 0x8007
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x2001c
/* Register: cap_ppa_csr.cfg_bndl1_state_lkp_tcam_grst                     */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_ADDRESS 0x9000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_BYTE_ADDRESS 0x24000
/* Wide Register: cap_ppa_csr.cfg_bndl1_state_lkp_tcam_ind                 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_ADDRESS 0x9004
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_BYTE_ADDRESS 0x24010
/* Register: cap_ppa_csr.cfg_bndl1_state_lkp_tcam_ind.cfg_bndl1_state_lkp_tcam_ind_0_4 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_ADDRESS 0x9004
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_BYTE_ADDRESS 0x24010
/* Register: cap_ppa_csr.cfg_bndl1_state_lkp_tcam_ind.cfg_bndl1_state_lkp_tcam_ind_1_4 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_ADDRESS 0x9005
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_BYTE_ADDRESS 0x24014
/* Register: cap_ppa_csr.cfg_bndl1_state_lkp_tcam_ind.cfg_bndl1_state_lkp_tcam_ind_2_4 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_ADDRESS 0x9006
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_BYTE_ADDRESS 0x24018
/* Register: cap_ppa_csr.cfg_bndl1_state_lkp_tcam_ind.cfg_bndl1_state_lkp_tcam_ind_3_4 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_ADDRESS 0x9007
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_BYTE_ADDRESS 0x2401c
/* Register: cap_ppa_csr.sta_bndl1_state_lkp_tcam_ind                      */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_ADDRESS 0x9008
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_BYTE_ADDRESS 0x24020
/* Memory: cap_ppa_csr.dhs_bndl1_state_lkp_tcam_ind                        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ADDRESS 0x9009
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_BYTE_ADDRESS 0x24024
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_tcam_ind.entry                */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_ADDRESS 0x9009
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_BYTE_ADDRESS 0x24024
/* Wide Memory: cap_ppa_csr.dhs_bndl1_state_lkp_sram                       */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ADDRESS 0xc000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_BYTE_ADDRESS 0x30000
/* Wide Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry               */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ADDRESS 0xc000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_BYTE_ADDRESS 0x30000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ARRAY_COUNT 0x120
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ARRAY_INDEX_MAX 0x11f
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_0_32         */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_ADDRESS 0xc000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x30000
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_1_32         */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_ADDRESS 0xc001
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x30004
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_2_32         */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_ADDRESS 0xc002
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x30008
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_3_32         */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_ADDRESS 0xc003
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x3000c
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_4_32         */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_ADDRESS 0xc004
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x30010
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_5_32         */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_ADDRESS 0xc005
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x30014
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_6_32         */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_ADDRESS 0xc006
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x30018
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_7_32         */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_ADDRESS 0xc007
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x3001c
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_8_32         */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_ADDRESS 0xc008
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x30020
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_9_32         */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_ADDRESS 0xc009
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x30024
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_10_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_ADDRESS 0xc00a
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x30028
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_11_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_ADDRESS 0xc00b
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x3002c
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_12_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_ADDRESS 0xc00c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x30030
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_13_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_ADDRESS 0xc00d
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x30034
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_14_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_ADDRESS 0xc00e
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x30038
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_15_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_ADDRESS 0xc00f
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x3003c
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_16_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_ADDRESS 0xc010
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x30040
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_17_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_ADDRESS 0xc011
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x30044
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_18_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_ADDRESS 0xc012
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x30048
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_19_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_ADDRESS 0xc013
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x3004c
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_20_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_ADDRESS 0xc014
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x30050
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_21_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_ADDRESS 0xc015
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x30054
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_22_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_ADDRESS 0xc016
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x30058
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_23_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ADDRESS 0xc017
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x3005c
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_24_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ADDRESS 0xc018
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x30060
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_25_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ADDRESS 0xc019
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x30064
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_26_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_ADDRESS 0xc01a
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x30068
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_27_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_ADDRESS 0xc01b
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x3006c
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_28_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_ADDRESS 0xc01c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x30070
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_29_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_ADDRESS 0xc01d
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x30074
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_30_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_ADDRESS 0xc01e
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x30078
/* Register: cap_ppa_csr.dhs_bndl1_state_lkp_sram.entry.entry_31_32        */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_ADDRESS 0xc01f
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x3007c
/* Wide Register: cap_ppa_csr.cfg_crc_profile                              */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_ADDRESS 0x10000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_BYTE_ADDRESS 0x40000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PPA_CSR_CFG_CRC_PROFILE_ARRAY_COUNT 0x8
#define CAP_PPA_CSR_CFG_CRC_PROFILE_ARRAY_INDEX_MAX 0x7
#define CAP_PPA_CSR_CFG_CRC_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.cfg_crc_profile.cfg_crc_profile_0_2               */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDRESS 0x10000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_BYTE_ADDRESS 0x40000
/* Register: cap_ppa_csr.cfg_crc_profile.cfg_crc_profile_1_2               */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDRESS 0x10001
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_BYTE_ADDRESS 0x40004
/* Wide Register: cap_ppa_csr.cfg_crc_mask_profile                         */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_ADDRESS 0x10010
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_BYTE_ADDRESS 0x40040
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_ARRAY_COUNT 0x4
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_ARRAY_INDEX_MAX 0x3
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.cfg_crc_mask_profile.cfg_crc_mask_profile_0_3     */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_ADDRESS 0x10010
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_BYTE_ADDRESS 0x40040
/* Register: cap_ppa_csr.cfg_crc_mask_profile.cfg_crc_mask_profile_1_3     */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_ADDRESS 0x10011
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_BYTE_ADDRESS 0x40044
/* Register: cap_ppa_csr.cfg_crc_mask_profile.cfg_crc_mask_profile_2_3     */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_ADDRESS 0x10012
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_BYTE_ADDRESS 0x40048
/* Wide Register: cap_ppa_csr.cfg_csum_profile                             */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_ADDRESS 0x10020
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_BYTE_ADDRESS 0x40080
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_ARRAY_COUNT 0x8
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_ARRAY_INDEX_MAX 0x7
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.cfg_csum_profile.cfg_csum_profile_0_3             */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDRESS 0x10020
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_BYTE_ADDRESS 0x40080
/* Register: cap_ppa_csr.cfg_csum_profile.cfg_csum_profile_1_3             */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDRESS 0x10021
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_BYTE_ADDRESS 0x40084
/* Register: cap_ppa_csr.cfg_csum_profile.cfg_csum_profile_2_3             */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADDRESS 0x10022
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_BYTE_ADDRESS 0x40088
/* Wide Register: cap_ppa_csr.cfg_csum_phdr_profile                        */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_ADDRESS 0x10040
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_BYTE_ADDRESS 0x40100
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_ARRAY_ELEMENT_SIZE 0x2
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_ARRAY_COUNT 0x8
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_ARRAY_INDEX_MAX 0x7
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.cfg_csum_phdr_profile.cfg_csum_phdr_profile_0_2   */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_ADDRESS 0x10040
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_BYTE_ADDRESS 0x40100
/* Register: cap_ppa_csr.cfg_csum_phdr_profile.cfg_csum_phdr_profile_1_2   */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_ADDRESS 0x10041
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_BYTE_ADDRESS 0x40104
/* Register: cap_ppa_csr.cfg_len_chk_profile                               */
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDRESS 0x10050
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_BYTE_ADDRESS 0x40140
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ARRAY_COUNT 0x4
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ARRAY_INDEX_MAX 0x3
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.cfg_align_chk_profile                             */
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDRESS 0x10054
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_BYTE_ADDRESS 0x40150
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ARRAY_COUNT 0x4
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ARRAY_INDEX_MAX 0x3
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_ppa_csr.CNT_ppa_pb                                   */
#define CAP_PPA_CSR_CNT_PPA_PB_ADDRESS 0x10058
#define CAP_PPA_CSR_CNT_PPA_PB_BYTE_ADDRESS 0x40160
/* Register: cap_ppa_csr.CNT_ppa_pb.CNT_ppa_pb_0_4                         */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_ADDRESS 0x10058
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_BYTE_ADDRESS 0x40160
/* Register: cap_ppa_csr.CNT_ppa_pb.CNT_ppa_pb_1_4                         */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_ADDRESS 0x10059
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_BYTE_ADDRESS 0x40164
/* Register: cap_ppa_csr.CNT_ppa_pb.CNT_ppa_pb_2_4                         */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_ADDRESS 0x1005a
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_BYTE_ADDRESS 0x40168
/* Register: cap_ppa_csr.CNT_ppa_pb.CNT_ppa_pb_3_4                         */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_ADDRESS 0x1005b
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_BYTE_ADDRESS 0x4016c
/* Wide Register: cap_ppa_csr.CNT_ppa_dp                                   */
#define CAP_PPA_CSR_CNT_PPA_DP_ADDRESS 0x1005c
#define CAP_PPA_CSR_CNT_PPA_DP_BYTE_ADDRESS 0x40170
/* Register: cap_ppa_csr.CNT_ppa_dp.CNT_ppa_dp_0_4                         */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_ADDRESS 0x1005c
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_BYTE_ADDRESS 0x40170
/* Register: cap_ppa_csr.CNT_ppa_dp.CNT_ppa_dp_1_4                         */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_ADDRESS 0x1005d
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_BYTE_ADDRESS 0x40174
/* Register: cap_ppa_csr.CNT_ppa_dp.CNT_ppa_dp_2_4                         */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_ADDRESS 0x1005e
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_BYTE_ADDRESS 0x40178
/* Register: cap_ppa_csr.CNT_ppa_dp.CNT_ppa_dp_3_4                         */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_ADDRESS 0x1005f
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_BYTE_ADDRESS 0x4017c
/* Wide Register: cap_ppa_csr.CNT_ppa_ma                                   */
#define CAP_PPA_CSR_CNT_PPA_MA_ADDRESS 0x10060
#define CAP_PPA_CSR_CNT_PPA_MA_BYTE_ADDRESS 0x40180
/* Register: cap_ppa_csr.CNT_ppa_ma.CNT_ppa_ma_0_4                         */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_ADDRESS 0x10060
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_BYTE_ADDRESS 0x40180
/* Register: cap_ppa_csr.CNT_ppa_ma.CNT_ppa_ma_1_4                         */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_ADDRESS 0x10061
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_BYTE_ADDRESS 0x40184
/* Register: cap_ppa_csr.CNT_ppa_ma.CNT_ppa_ma_2_4                         */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_ADDRESS 0x10062
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_BYTE_ADDRESS 0x40188
/* Register: cap_ppa_csr.CNT_ppa_ma.CNT_ppa_ma_3_4                         */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_ADDRESS 0x10063
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_BYTE_ADDRESS 0x4018c
/* Wide Register: cap_ppa_csr.CNT_ppa_sw_phv                               */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_ADDRESS 0x10064
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_BYTE_ADDRESS 0x40190
/* Register: cap_ppa_csr.CNT_ppa_sw_phv.CNT_ppa_sw_phv_0_2                 */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_ADDRESS 0x10064
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_BYTE_ADDRESS 0x40190
/* Register: cap_ppa_csr.CNT_ppa_sw_phv.CNT_ppa_sw_phv_1_2                 */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_ADDRESS 0x10065
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_BYTE_ADDRESS 0x40194
/* Wide Register: cap_ppa_csr.CNT_ppa_ohi                                  */
#define CAP_PPA_CSR_CNT_PPA_OHI_ADDRESS 0x10068
#define CAP_PPA_CSR_CNT_PPA_OHI_BYTE_ADDRESS 0x401a0
/* Register: cap_ppa_csr.CNT_ppa_ohi.CNT_ppa_ohi_0_4                       */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_ADDRESS 0x10068
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_BYTE_ADDRESS 0x401a0
/* Register: cap_ppa_csr.CNT_ppa_ohi.CNT_ppa_ohi_1_4                       */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_ADDRESS 0x10069
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_BYTE_ADDRESS 0x401a4
/* Register: cap_ppa_csr.CNT_ppa_ohi.CNT_ppa_ohi_2_4                       */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_ADDRESS 0x1006a
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_BYTE_ADDRESS 0x401a8
/* Register: cap_ppa_csr.CNT_ppa_ohi.CNT_ppa_ohi_3_4                       */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_ADDRESS 0x1006b
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_BYTE_ADDRESS 0x401ac
/* Wide Register: cap_ppa_csr.CNT_ppa_pe0_pkt_in                           */
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_ADDRESS 0x1006c
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_BYTE_ADDRESS 0x401b0
/* Register: cap_ppa_csr.CNT_ppa_pe0_pkt_in.CNT_ppa_pe0_pkt_in_0_2         */
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_ADDRESS 0x1006c
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_BYTE_ADDRESS 0x401b0
/* Register: cap_ppa_csr.CNT_ppa_pe0_pkt_in.CNT_ppa_pe0_pkt_in_1_2         */
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_ADDRESS 0x1006d
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_BYTE_ADDRESS 0x401b4
/* Wide Register: cap_ppa_csr.CNT_ppa_pe0                                  */
#define CAP_PPA_CSR_CNT_PPA_PE0_ADDRESS 0x1006e
#define CAP_PPA_CSR_CNT_PPA_PE0_BYTE_ADDRESS 0x401b8
/* Register: cap_ppa_csr.CNT_ppa_pe0.CNT_ppa_pe0_0_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_ADDRESS 0x1006e
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_BYTE_ADDRESS 0x401b8
/* Register: cap_ppa_csr.CNT_ppa_pe0.CNT_ppa_pe0_1_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_ADDRESS 0x1006f
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_BYTE_ADDRESS 0x401bc
/* Wide Register: cap_ppa_csr.CNT_ppa_pe0_phv_out                          */
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_ADDRESS 0x10070
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_BYTE_ADDRESS 0x401c0
/* Register: cap_ppa_csr.CNT_ppa_pe0_phv_out.CNT_ppa_pe0_phv_out_0_2       */
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_ADDRESS 0x10070
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_BYTE_ADDRESS 0x401c0
/* Register: cap_ppa_csr.CNT_ppa_pe0_phv_out.CNT_ppa_pe0_phv_out_1_2       */
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_ADDRESS 0x10071
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_BYTE_ADDRESS 0x401c4
/* Wide Register: cap_ppa_csr.CNT_ppa_pe1_pkt_in                           */
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_ADDRESS 0x10072
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_BYTE_ADDRESS 0x401c8
/* Register: cap_ppa_csr.CNT_ppa_pe1_pkt_in.CNT_ppa_pe1_pkt_in_0_2         */
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_ADDRESS 0x10072
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_BYTE_ADDRESS 0x401c8
/* Register: cap_ppa_csr.CNT_ppa_pe1_pkt_in.CNT_ppa_pe1_pkt_in_1_2         */
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_ADDRESS 0x10073
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_BYTE_ADDRESS 0x401cc
/* Wide Register: cap_ppa_csr.CNT_ppa_pe1                                  */
#define CAP_PPA_CSR_CNT_PPA_PE1_ADDRESS 0x10074
#define CAP_PPA_CSR_CNT_PPA_PE1_BYTE_ADDRESS 0x401d0
/* Register: cap_ppa_csr.CNT_ppa_pe1.CNT_ppa_pe1_0_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_ADDRESS 0x10074
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_BYTE_ADDRESS 0x401d0
/* Register: cap_ppa_csr.CNT_ppa_pe1.CNT_ppa_pe1_1_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_ADDRESS 0x10075
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_BYTE_ADDRESS 0x401d4
/* Wide Register: cap_ppa_csr.CNT_ppa_pe1_phv_out                          */
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_ADDRESS 0x10076
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_BYTE_ADDRESS 0x401d8
/* Register: cap_ppa_csr.CNT_ppa_pe1_phv_out.CNT_ppa_pe1_phv_out_0_2       */
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_ADDRESS 0x10076
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_BYTE_ADDRESS 0x401d8
/* Register: cap_ppa_csr.CNT_ppa_pe1_phv_out.CNT_ppa_pe1_phv_out_1_2       */
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_ADDRESS 0x10077
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_BYTE_ADDRESS 0x401dc
/* Wide Register: cap_ppa_csr.CNT_ppa_pe2_pkt_in                           */
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_ADDRESS 0x10078
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_BYTE_ADDRESS 0x401e0
/* Register: cap_ppa_csr.CNT_ppa_pe2_pkt_in.CNT_ppa_pe2_pkt_in_0_2         */
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_ADDRESS 0x10078
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_BYTE_ADDRESS 0x401e0
/* Register: cap_ppa_csr.CNT_ppa_pe2_pkt_in.CNT_ppa_pe2_pkt_in_1_2         */
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_ADDRESS 0x10079
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_BYTE_ADDRESS 0x401e4
/* Wide Register: cap_ppa_csr.CNT_ppa_pe2                                  */
#define CAP_PPA_CSR_CNT_PPA_PE2_ADDRESS 0x1007a
#define CAP_PPA_CSR_CNT_PPA_PE2_BYTE_ADDRESS 0x401e8
/* Register: cap_ppa_csr.CNT_ppa_pe2.CNT_ppa_pe2_0_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_ADDRESS 0x1007a
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_BYTE_ADDRESS 0x401e8
/* Register: cap_ppa_csr.CNT_ppa_pe2.CNT_ppa_pe2_1_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_ADDRESS 0x1007b
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_BYTE_ADDRESS 0x401ec
/* Wide Register: cap_ppa_csr.CNT_ppa_pe2_phv_out                          */
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_ADDRESS 0x1007c
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_BYTE_ADDRESS 0x401f0
/* Register: cap_ppa_csr.CNT_ppa_pe2_phv_out.CNT_ppa_pe2_phv_out_0_2       */
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_ADDRESS 0x1007c
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_BYTE_ADDRESS 0x401f0
/* Register: cap_ppa_csr.CNT_ppa_pe2_phv_out.CNT_ppa_pe2_phv_out_1_2       */
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_ADDRESS 0x1007d
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_BYTE_ADDRESS 0x401f4
/* Wide Register: cap_ppa_csr.CNT_ppa_pe3_pkt_in                           */
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_ADDRESS 0x1007e
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_BYTE_ADDRESS 0x401f8
/* Register: cap_ppa_csr.CNT_ppa_pe3_pkt_in.CNT_ppa_pe3_pkt_in_0_2         */
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_ADDRESS 0x1007e
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_BYTE_ADDRESS 0x401f8
/* Register: cap_ppa_csr.CNT_ppa_pe3_pkt_in.CNT_ppa_pe3_pkt_in_1_2         */
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_ADDRESS 0x1007f
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_BYTE_ADDRESS 0x401fc
/* Wide Register: cap_ppa_csr.CNT_ppa_pe3                                  */
#define CAP_PPA_CSR_CNT_PPA_PE3_ADDRESS 0x10080
#define CAP_PPA_CSR_CNT_PPA_PE3_BYTE_ADDRESS 0x40200
/* Register: cap_ppa_csr.CNT_ppa_pe3.CNT_ppa_pe3_0_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_ADDRESS 0x10080
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_BYTE_ADDRESS 0x40200
/* Register: cap_ppa_csr.CNT_ppa_pe3.CNT_ppa_pe3_1_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_ADDRESS 0x10081
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_BYTE_ADDRESS 0x40204
/* Wide Register: cap_ppa_csr.CNT_ppa_pe3_phv_out                          */
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_ADDRESS 0x10082
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_BYTE_ADDRESS 0x40208
/* Register: cap_ppa_csr.CNT_ppa_pe3_phv_out.CNT_ppa_pe3_phv_out_0_2       */
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_ADDRESS 0x10082
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_BYTE_ADDRESS 0x40208
/* Register: cap_ppa_csr.CNT_ppa_pe3_phv_out.CNT_ppa_pe3_phv_out_1_2       */
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_ADDRESS 0x10083
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_BYTE_ADDRESS 0x4020c
/* Wide Register: cap_ppa_csr.CNT_ppa_pe4_pkt_in                           */
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_ADDRESS 0x10084
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_BYTE_ADDRESS 0x40210
/* Register: cap_ppa_csr.CNT_ppa_pe4_pkt_in.CNT_ppa_pe4_pkt_in_0_2         */
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_ADDRESS 0x10084
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_BYTE_ADDRESS 0x40210
/* Register: cap_ppa_csr.CNT_ppa_pe4_pkt_in.CNT_ppa_pe4_pkt_in_1_2         */
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_ADDRESS 0x10085
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_BYTE_ADDRESS 0x40214
/* Wide Register: cap_ppa_csr.CNT_ppa_pe4                                  */
#define CAP_PPA_CSR_CNT_PPA_PE4_ADDRESS 0x10086
#define CAP_PPA_CSR_CNT_PPA_PE4_BYTE_ADDRESS 0x40218
/* Register: cap_ppa_csr.CNT_ppa_pe4.CNT_ppa_pe4_0_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_ADDRESS 0x10086
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_BYTE_ADDRESS 0x40218
/* Register: cap_ppa_csr.CNT_ppa_pe4.CNT_ppa_pe4_1_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_ADDRESS 0x10087
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_BYTE_ADDRESS 0x4021c
/* Wide Register: cap_ppa_csr.CNT_ppa_pe4_phv_out                          */
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_ADDRESS 0x10088
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_BYTE_ADDRESS 0x40220
/* Register: cap_ppa_csr.CNT_ppa_pe4_phv_out.CNT_ppa_pe4_phv_out_0_2       */
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_ADDRESS 0x10088
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_BYTE_ADDRESS 0x40220
/* Register: cap_ppa_csr.CNT_ppa_pe4_phv_out.CNT_ppa_pe4_phv_out_1_2       */
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_ADDRESS 0x10089
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_BYTE_ADDRESS 0x40224
/* Wide Register: cap_ppa_csr.CNT_ppa_pe5_pkt_in                           */
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_ADDRESS 0x1008a
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_BYTE_ADDRESS 0x40228
/* Register: cap_ppa_csr.CNT_ppa_pe5_pkt_in.CNT_ppa_pe5_pkt_in_0_2         */
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_ADDRESS 0x1008a
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_BYTE_ADDRESS 0x40228
/* Register: cap_ppa_csr.CNT_ppa_pe5_pkt_in.CNT_ppa_pe5_pkt_in_1_2         */
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_ADDRESS 0x1008b
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_BYTE_ADDRESS 0x4022c
/* Wide Register: cap_ppa_csr.CNT_ppa_pe5                                  */
#define CAP_PPA_CSR_CNT_PPA_PE5_ADDRESS 0x1008c
#define CAP_PPA_CSR_CNT_PPA_PE5_BYTE_ADDRESS 0x40230
/* Register: cap_ppa_csr.CNT_ppa_pe5.CNT_ppa_pe5_0_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_ADDRESS 0x1008c
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_BYTE_ADDRESS 0x40230
/* Register: cap_ppa_csr.CNT_ppa_pe5.CNT_ppa_pe5_1_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_ADDRESS 0x1008d
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_BYTE_ADDRESS 0x40234
/* Wide Register: cap_ppa_csr.CNT_ppa_pe5_phv_out                          */
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_ADDRESS 0x1008e
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_BYTE_ADDRESS 0x40238
/* Register: cap_ppa_csr.CNT_ppa_pe5_phv_out.CNT_ppa_pe5_phv_out_0_2       */
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_ADDRESS 0x1008e
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_BYTE_ADDRESS 0x40238
/* Register: cap_ppa_csr.CNT_ppa_pe5_phv_out.CNT_ppa_pe5_phv_out_1_2       */
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_ADDRESS 0x1008f
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_BYTE_ADDRESS 0x4023c
/* Wide Register: cap_ppa_csr.CNT_ppa_pe6_pkt_in                           */
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_ADDRESS 0x10090
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_BYTE_ADDRESS 0x40240
/* Register: cap_ppa_csr.CNT_ppa_pe6_pkt_in.CNT_ppa_pe6_pkt_in_0_2         */
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_ADDRESS 0x10090
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_BYTE_ADDRESS 0x40240
/* Register: cap_ppa_csr.CNT_ppa_pe6_pkt_in.CNT_ppa_pe6_pkt_in_1_2         */
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_ADDRESS 0x10091
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_BYTE_ADDRESS 0x40244
/* Wide Register: cap_ppa_csr.CNT_ppa_pe6                                  */
#define CAP_PPA_CSR_CNT_PPA_PE6_ADDRESS 0x10092
#define CAP_PPA_CSR_CNT_PPA_PE6_BYTE_ADDRESS 0x40248
/* Register: cap_ppa_csr.CNT_ppa_pe6.CNT_ppa_pe6_0_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_ADDRESS 0x10092
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_BYTE_ADDRESS 0x40248
/* Register: cap_ppa_csr.CNT_ppa_pe6.CNT_ppa_pe6_1_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_ADDRESS 0x10093
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_BYTE_ADDRESS 0x4024c
/* Wide Register: cap_ppa_csr.CNT_ppa_pe6_phv_out                          */
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_ADDRESS 0x10094
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_BYTE_ADDRESS 0x40250
/* Register: cap_ppa_csr.CNT_ppa_pe6_phv_out.CNT_ppa_pe6_phv_out_0_2       */
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_ADDRESS 0x10094
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_BYTE_ADDRESS 0x40250
/* Register: cap_ppa_csr.CNT_ppa_pe6_phv_out.CNT_ppa_pe6_phv_out_1_2       */
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_ADDRESS 0x10095
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_BYTE_ADDRESS 0x40254
/* Wide Register: cap_ppa_csr.CNT_ppa_pe7_pkt_in                           */
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_ADDRESS 0x10096
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_BYTE_ADDRESS 0x40258
/* Register: cap_ppa_csr.CNT_ppa_pe7_pkt_in.CNT_ppa_pe7_pkt_in_0_2         */
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_ADDRESS 0x10096
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_BYTE_ADDRESS 0x40258
/* Register: cap_ppa_csr.CNT_ppa_pe7_pkt_in.CNT_ppa_pe7_pkt_in_1_2         */
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_ADDRESS 0x10097
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_BYTE_ADDRESS 0x4025c
/* Wide Register: cap_ppa_csr.CNT_ppa_pe7                                  */
#define CAP_PPA_CSR_CNT_PPA_PE7_ADDRESS 0x10098
#define CAP_PPA_CSR_CNT_PPA_PE7_BYTE_ADDRESS 0x40260
/* Register: cap_ppa_csr.CNT_ppa_pe7.CNT_ppa_pe7_0_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_ADDRESS 0x10098
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_BYTE_ADDRESS 0x40260
/* Register: cap_ppa_csr.CNT_ppa_pe7.CNT_ppa_pe7_1_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_ADDRESS 0x10099
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_BYTE_ADDRESS 0x40264
/* Wide Register: cap_ppa_csr.CNT_ppa_pe7_phv_out                          */
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_ADDRESS 0x1009a
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_BYTE_ADDRESS 0x40268
/* Register: cap_ppa_csr.CNT_ppa_pe7_phv_out.CNT_ppa_pe7_phv_out_0_2       */
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_ADDRESS 0x1009a
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_BYTE_ADDRESS 0x40268
/* Register: cap_ppa_csr.CNT_ppa_pe7_phv_out.CNT_ppa_pe7_phv_out_1_2       */
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_ADDRESS 0x1009b
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_BYTE_ADDRESS 0x4026c
/* Wide Register: cap_ppa_csr.CNT_ppa_pe8_pkt_in                           */
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_ADDRESS 0x1009c
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_BYTE_ADDRESS 0x40270
/* Register: cap_ppa_csr.CNT_ppa_pe8_pkt_in.CNT_ppa_pe8_pkt_in_0_2         */
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_ADDRESS 0x1009c
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_BYTE_ADDRESS 0x40270
/* Register: cap_ppa_csr.CNT_ppa_pe8_pkt_in.CNT_ppa_pe8_pkt_in_1_2         */
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_ADDRESS 0x1009d
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_BYTE_ADDRESS 0x40274
/* Wide Register: cap_ppa_csr.CNT_ppa_pe8                                  */
#define CAP_PPA_CSR_CNT_PPA_PE8_ADDRESS 0x1009e
#define CAP_PPA_CSR_CNT_PPA_PE8_BYTE_ADDRESS 0x40278
/* Register: cap_ppa_csr.CNT_ppa_pe8.CNT_ppa_pe8_0_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_ADDRESS 0x1009e
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_BYTE_ADDRESS 0x40278
/* Register: cap_ppa_csr.CNT_ppa_pe8.CNT_ppa_pe8_1_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_ADDRESS 0x1009f
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_BYTE_ADDRESS 0x4027c
/* Wide Register: cap_ppa_csr.CNT_ppa_pe8_phv_out                          */
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_ADDRESS 0x100a0
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_BYTE_ADDRESS 0x40280
/* Register: cap_ppa_csr.CNT_ppa_pe8_phv_out.CNT_ppa_pe8_phv_out_0_2       */
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_ADDRESS 0x100a0
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_BYTE_ADDRESS 0x40280
/* Register: cap_ppa_csr.CNT_ppa_pe8_phv_out.CNT_ppa_pe8_phv_out_1_2       */
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_ADDRESS 0x100a1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_BYTE_ADDRESS 0x40284
/* Wide Register: cap_ppa_csr.CNT_ppa_pe9_pkt_in                           */
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_ADDRESS 0x100a2
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_BYTE_ADDRESS 0x40288
/* Register: cap_ppa_csr.CNT_ppa_pe9_pkt_in.CNT_ppa_pe9_pkt_in_0_2         */
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_ADDRESS 0x100a2
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_BYTE_ADDRESS 0x40288
/* Register: cap_ppa_csr.CNT_ppa_pe9_pkt_in.CNT_ppa_pe9_pkt_in_1_2         */
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_ADDRESS 0x100a3
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_BYTE_ADDRESS 0x4028c
/* Wide Register: cap_ppa_csr.CNT_ppa_pe9                                  */
#define CAP_PPA_CSR_CNT_PPA_PE9_ADDRESS 0x100a4
#define CAP_PPA_CSR_CNT_PPA_PE9_BYTE_ADDRESS 0x40290
/* Register: cap_ppa_csr.CNT_ppa_pe9.CNT_ppa_pe9_0_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_ADDRESS 0x100a4
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_BYTE_ADDRESS 0x40290
/* Register: cap_ppa_csr.CNT_ppa_pe9.CNT_ppa_pe9_1_2                       */
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_ADDRESS 0x100a5
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_BYTE_ADDRESS 0x40294
/* Wide Register: cap_ppa_csr.CNT_ppa_pe9_phv_out                          */
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_ADDRESS 0x100a6
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_BYTE_ADDRESS 0x40298
/* Register: cap_ppa_csr.CNT_ppa_pe9_phv_out.CNT_ppa_pe9_phv_out_0_2       */
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_ADDRESS 0x100a6
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_BYTE_ADDRESS 0x40298
/* Register: cap_ppa_csr.CNT_ppa_pe9_phv_out.CNT_ppa_pe9_phv_out_1_2       */
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_ADDRESS 0x100a7
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_BYTE_ADDRESS 0x4029c
/* Register: cap_ppa_csr.csr_intr                                          */
#define CAP_PPA_CSR_CSR_INTR_ADDRESS 0x100a8
#define CAP_PPA_CSR_CSR_INTR_BYTE_ADDRESS 0x402a0
/* Group: cap_ppa_csr.int_groups                                           */
#define CAP_PPA_CSR_INT_GROUPS_ADDRESS 0x100ac
#define CAP_PPA_CSR_INT_GROUPS_BYTE_ADDRESS 0x402b0
/* Register: cap_ppa_csr.int_groups.intreg                                 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_ADDRESS 0x100ac
#define CAP_PPA_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x402b0
/* Register: cap_ppa_csr.int_groups.int_enable_rw_reg                      */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x100ad
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x402b4
/* Register: cap_ppa_csr.int_groups.int_rw_reg                             */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x100ae
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x402b8
/* Group: cap_ppa_csr.int_bndl0                                            */
#define CAP_PPA_CSR_INT_BNDL0_ADDRESS 0x100b0
#define CAP_PPA_CSR_INT_BNDL0_BYTE_ADDRESS 0x402c0
/* Register: cap_ppa_csr.int_bndl0.intreg                                  */
#define CAP_PPA_CSR_INT_BNDL0_INTREG_ADDRESS 0x100b0
#define CAP_PPA_CSR_INT_BNDL0_INTREG_BYTE_ADDRESS 0x402c0
/* Register: cap_ppa_csr.int_bndl0.int_test_set                            */
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_ADDRESS 0x100b1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_BYTE_ADDRESS 0x402c4
/* Register: cap_ppa_csr.int_bndl0.int_enable_set                          */
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_ADDRESS 0x100b2
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_BYTE_ADDRESS 0x402c8
/* Register: cap_ppa_csr.int_bndl0.int_enable_clear                        */
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_ADDRESS 0x100b3
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x402cc
/* Group: cap_ppa_csr.int_bndl1                                            */
#define CAP_PPA_CSR_INT_BNDL1_ADDRESS 0x100b4
#define CAP_PPA_CSR_INT_BNDL1_BYTE_ADDRESS 0x402d0
/* Register: cap_ppa_csr.int_bndl1.intreg                                  */
#define CAP_PPA_CSR_INT_BNDL1_INTREG_ADDRESS 0x100b4
#define CAP_PPA_CSR_INT_BNDL1_INTREG_BYTE_ADDRESS 0x402d0
/* Register: cap_ppa_csr.int_bndl1.int_test_set                            */
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_ADDRESS 0x100b5
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_BYTE_ADDRESS 0x402d4
/* Register: cap_ppa_csr.int_bndl1.int_enable_set                          */
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_ADDRESS 0x100b6
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_BYTE_ADDRESS 0x402d8
/* Register: cap_ppa_csr.int_bndl1.int_enable_clear                        */
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_ADDRESS 0x100b7
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x402dc
/* Group: cap_ppa_csr.int_ecc                                              */
#define CAP_PPA_CSR_INT_ECC_ADDRESS 0x100b8
#define CAP_PPA_CSR_INT_ECC_BYTE_ADDRESS 0x402e0
/* Register: cap_ppa_csr.int_ecc.intreg                                    */
#define CAP_PPA_CSR_INT_ECC_INTREG_ADDRESS 0x100b8
#define CAP_PPA_CSR_INT_ECC_INTREG_BYTE_ADDRESS 0x402e0
/* Register: cap_ppa_csr.int_ecc.int_test_set                              */
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_ADDRESS 0x100b9
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BYTE_ADDRESS 0x402e4
/* Register: cap_ppa_csr.int_ecc.int_enable_set                            */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_ADDRESS 0x100ba
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x402e8
/* Register: cap_ppa_csr.int_ecc.int_enable_clear                          */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_ADDRESS 0x100bb
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x402ec
/* Group: cap_ppa_csr.int_fifo1                                            */
#define CAP_PPA_CSR_INT_FIFO1_ADDRESS 0x100bc
#define CAP_PPA_CSR_INT_FIFO1_BYTE_ADDRESS 0x402f0
/* Register: cap_ppa_csr.int_fifo1.intreg                                  */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_ADDRESS 0x100bc
#define CAP_PPA_CSR_INT_FIFO1_INTREG_BYTE_ADDRESS 0x402f0
/* Register: cap_ppa_csr.int_fifo1.int_test_set                            */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_ADDRESS 0x100bd
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_BYTE_ADDRESS 0x402f4
/* Register: cap_ppa_csr.int_fifo1.int_enable_set                          */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_ADDRESS 0x100be
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_BYTE_ADDRESS 0x402f8
/* Register: cap_ppa_csr.int_fifo1.int_enable_clear                        */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_ADDRESS 0x100bf
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x402fc
/* Group: cap_ppa_csr.int_fifo2                                            */
#define CAP_PPA_CSR_INT_FIFO2_ADDRESS 0x100c0
#define CAP_PPA_CSR_INT_FIFO2_BYTE_ADDRESS 0x40300
/* Register: cap_ppa_csr.int_fifo2.intreg                                  */
#define CAP_PPA_CSR_INT_FIFO2_INTREG_ADDRESS 0x100c0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_BYTE_ADDRESS 0x40300
/* Register: cap_ppa_csr.int_fifo2.int_test_set                            */
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_ADDRESS 0x100c1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_BYTE_ADDRESS 0x40304
/* Register: cap_ppa_csr.int_fifo2.int_enable_set                          */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_ADDRESS 0x100c2
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_BYTE_ADDRESS 0x40308
/* Register: cap_ppa_csr.int_fifo2.int_enable_clear                        */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_ADDRESS 0x100c3
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4030c
/* Group: cap_ppa_csr.int_pe0                                              */
#define CAP_PPA_CSR_INT_PE0_ADDRESS 0x100c4
#define CAP_PPA_CSR_INT_PE0_BYTE_ADDRESS 0x40310
/* Register: cap_ppa_csr.int_pe0.intreg                                    */
#define CAP_PPA_CSR_INT_PE0_INTREG_ADDRESS 0x100c4
#define CAP_PPA_CSR_INT_PE0_INTREG_BYTE_ADDRESS 0x40310
/* Register: cap_ppa_csr.int_pe0.int_test_set                              */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_ADDRESS 0x100c5
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_BYTE_ADDRESS 0x40314
/* Register: cap_ppa_csr.int_pe0.int_enable_set                            */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_ADDRESS 0x100c6
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_BYTE_ADDRESS 0x40318
/* Register: cap_ppa_csr.int_pe0.int_enable_clear                          */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_ADDRESS 0x100c7
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4031c
/* Group: cap_ppa_csr.int_pe1                                              */
#define CAP_PPA_CSR_INT_PE1_ADDRESS 0x100c8
#define CAP_PPA_CSR_INT_PE1_BYTE_ADDRESS 0x40320
/* Register: cap_ppa_csr.int_pe1.intreg                                    */
#define CAP_PPA_CSR_INT_PE1_INTREG_ADDRESS 0x100c8
#define CAP_PPA_CSR_INT_PE1_INTREG_BYTE_ADDRESS 0x40320
/* Register: cap_ppa_csr.int_pe1.int_test_set                              */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_ADDRESS 0x100c9
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_BYTE_ADDRESS 0x40324
/* Register: cap_ppa_csr.int_pe1.int_enable_set                            */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_ADDRESS 0x100ca
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_BYTE_ADDRESS 0x40328
/* Register: cap_ppa_csr.int_pe1.int_enable_clear                          */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_ADDRESS 0x100cb
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4032c
/* Group: cap_ppa_csr.int_pe2                                              */
#define CAP_PPA_CSR_INT_PE2_ADDRESS 0x100cc
#define CAP_PPA_CSR_INT_PE2_BYTE_ADDRESS 0x40330
/* Register: cap_ppa_csr.int_pe2.intreg                                    */
#define CAP_PPA_CSR_INT_PE2_INTREG_ADDRESS 0x100cc
#define CAP_PPA_CSR_INT_PE2_INTREG_BYTE_ADDRESS 0x40330
/* Register: cap_ppa_csr.int_pe2.int_test_set                              */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_ADDRESS 0x100cd
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_BYTE_ADDRESS 0x40334
/* Register: cap_ppa_csr.int_pe2.int_enable_set                            */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_ADDRESS 0x100ce
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_BYTE_ADDRESS 0x40338
/* Register: cap_ppa_csr.int_pe2.int_enable_clear                          */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_ADDRESS 0x100cf
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4033c
/* Group: cap_ppa_csr.int_pe3                                              */
#define CAP_PPA_CSR_INT_PE3_ADDRESS 0x100d0
#define CAP_PPA_CSR_INT_PE3_BYTE_ADDRESS 0x40340
/* Register: cap_ppa_csr.int_pe3.intreg                                    */
#define CAP_PPA_CSR_INT_PE3_INTREG_ADDRESS 0x100d0
#define CAP_PPA_CSR_INT_PE3_INTREG_BYTE_ADDRESS 0x40340
/* Register: cap_ppa_csr.int_pe3.int_test_set                              */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_ADDRESS 0x100d1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_BYTE_ADDRESS 0x40344
/* Register: cap_ppa_csr.int_pe3.int_enable_set                            */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_ADDRESS 0x100d2
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_BYTE_ADDRESS 0x40348
/* Register: cap_ppa_csr.int_pe3.int_enable_clear                          */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_ADDRESS 0x100d3
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4034c
/* Group: cap_ppa_csr.int_pe4                                              */
#define CAP_PPA_CSR_INT_PE4_ADDRESS 0x100d4
#define CAP_PPA_CSR_INT_PE4_BYTE_ADDRESS 0x40350
/* Register: cap_ppa_csr.int_pe4.intreg                                    */
#define CAP_PPA_CSR_INT_PE4_INTREG_ADDRESS 0x100d4
#define CAP_PPA_CSR_INT_PE4_INTREG_BYTE_ADDRESS 0x40350
/* Register: cap_ppa_csr.int_pe4.int_test_set                              */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_ADDRESS 0x100d5
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_BYTE_ADDRESS 0x40354
/* Register: cap_ppa_csr.int_pe4.int_enable_set                            */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_ADDRESS 0x100d6
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_BYTE_ADDRESS 0x40358
/* Register: cap_ppa_csr.int_pe4.int_enable_clear                          */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_ADDRESS 0x100d7
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4035c
/* Group: cap_ppa_csr.int_pe5                                              */
#define CAP_PPA_CSR_INT_PE5_ADDRESS 0x100d8
#define CAP_PPA_CSR_INT_PE5_BYTE_ADDRESS 0x40360
/* Register: cap_ppa_csr.int_pe5.intreg                                    */
#define CAP_PPA_CSR_INT_PE5_INTREG_ADDRESS 0x100d8
#define CAP_PPA_CSR_INT_PE5_INTREG_BYTE_ADDRESS 0x40360
/* Register: cap_ppa_csr.int_pe5.int_test_set                              */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_ADDRESS 0x100d9
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_BYTE_ADDRESS 0x40364
/* Register: cap_ppa_csr.int_pe5.int_enable_set                            */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_ADDRESS 0x100da
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_BYTE_ADDRESS 0x40368
/* Register: cap_ppa_csr.int_pe5.int_enable_clear                          */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_ADDRESS 0x100db
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4036c
/* Group: cap_ppa_csr.int_pe6                                              */
#define CAP_PPA_CSR_INT_PE6_ADDRESS 0x100dc
#define CAP_PPA_CSR_INT_PE6_BYTE_ADDRESS 0x40370
/* Register: cap_ppa_csr.int_pe6.intreg                                    */
#define CAP_PPA_CSR_INT_PE6_INTREG_ADDRESS 0x100dc
#define CAP_PPA_CSR_INT_PE6_INTREG_BYTE_ADDRESS 0x40370
/* Register: cap_ppa_csr.int_pe6.int_test_set                              */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_ADDRESS 0x100dd
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_BYTE_ADDRESS 0x40374
/* Register: cap_ppa_csr.int_pe6.int_enable_set                            */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_ADDRESS 0x100de
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_BYTE_ADDRESS 0x40378
/* Register: cap_ppa_csr.int_pe6.int_enable_clear                          */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_ADDRESS 0x100df
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4037c
/* Group: cap_ppa_csr.int_pe7                                              */
#define CAP_PPA_CSR_INT_PE7_ADDRESS 0x100e0
#define CAP_PPA_CSR_INT_PE7_BYTE_ADDRESS 0x40380
/* Register: cap_ppa_csr.int_pe7.intreg                                    */
#define CAP_PPA_CSR_INT_PE7_INTREG_ADDRESS 0x100e0
#define CAP_PPA_CSR_INT_PE7_INTREG_BYTE_ADDRESS 0x40380
/* Register: cap_ppa_csr.int_pe7.int_test_set                              */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_ADDRESS 0x100e1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_BYTE_ADDRESS 0x40384
/* Register: cap_ppa_csr.int_pe7.int_enable_set                            */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_ADDRESS 0x100e2
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_BYTE_ADDRESS 0x40388
/* Register: cap_ppa_csr.int_pe7.int_enable_clear                          */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_ADDRESS 0x100e3
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4038c
/* Group: cap_ppa_csr.int_pe8                                              */
#define CAP_PPA_CSR_INT_PE8_ADDRESS 0x100e4
#define CAP_PPA_CSR_INT_PE8_BYTE_ADDRESS 0x40390
/* Register: cap_ppa_csr.int_pe8.intreg                                    */
#define CAP_PPA_CSR_INT_PE8_INTREG_ADDRESS 0x100e4
#define CAP_PPA_CSR_INT_PE8_INTREG_BYTE_ADDRESS 0x40390
/* Register: cap_ppa_csr.int_pe8.int_test_set                              */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_ADDRESS 0x100e5
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_BYTE_ADDRESS 0x40394
/* Register: cap_ppa_csr.int_pe8.int_enable_set                            */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_ADDRESS 0x100e6
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_BYTE_ADDRESS 0x40398
/* Register: cap_ppa_csr.int_pe8.int_enable_clear                          */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_ADDRESS 0x100e7
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4039c
/* Group: cap_ppa_csr.int_pe9                                              */
#define CAP_PPA_CSR_INT_PE9_ADDRESS 0x100e8
#define CAP_PPA_CSR_INT_PE9_BYTE_ADDRESS 0x403a0
/* Register: cap_ppa_csr.int_pe9.intreg                                    */
#define CAP_PPA_CSR_INT_PE9_INTREG_ADDRESS 0x100e8
#define CAP_PPA_CSR_INT_PE9_INTREG_BYTE_ADDRESS 0x403a0
/* Register: cap_ppa_csr.int_pe9.int_test_set                              */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_ADDRESS 0x100e9
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_BYTE_ADDRESS 0x403a4
/* Register: cap_ppa_csr.int_pe9.int_enable_set                            */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_ADDRESS 0x100ea
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_BYTE_ADDRESS 0x403a8
/* Register: cap_ppa_csr.int_pe9.int_enable_clear                          */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_ADDRESS 0x100eb
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x403ac
/* Group: cap_ppa_csr.int_pa                                               */
#define CAP_PPA_CSR_INT_PA_ADDRESS 0x100ec
#define CAP_PPA_CSR_INT_PA_BYTE_ADDRESS 0x403b0
/* Register: cap_ppa_csr.int_pa.intreg                                     */
#define CAP_PPA_CSR_INT_PA_INTREG_ADDRESS 0x100ec
#define CAP_PPA_CSR_INT_PA_INTREG_BYTE_ADDRESS 0x403b0
/* Register: cap_ppa_csr.int_pa.int_test_set                               */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_ADDRESS 0x100ed
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_BYTE_ADDRESS 0x403b4
/* Register: cap_ppa_csr.int_pa.int_enable_set                             */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_ADDRESS 0x100ee
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_BYTE_ADDRESS 0x403b8
/* Register: cap_ppa_csr.int_pa.int_enable_clear                           */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_ADDRESS 0x100ef
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x403bc
/* Group: cap_ppa_csr.int_intf                                             */
#define CAP_PPA_CSR_INT_INTF_ADDRESS 0x100f0
#define CAP_PPA_CSR_INT_INTF_BYTE_ADDRESS 0x403c0
/* Register: cap_ppa_csr.int_intf.intreg                                   */
#define CAP_PPA_CSR_INT_INTF_INTREG_ADDRESS 0x100f0
#define CAP_PPA_CSR_INT_INTF_INTREG_BYTE_ADDRESS 0x403c0
/* Register: cap_ppa_csr.int_intf.int_test_set                             */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_ADDRESS 0x100f1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_BYTE_ADDRESS 0x403c4
/* Register: cap_ppa_csr.int_intf.int_enable_set                           */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_ADDRESS 0x100f2
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_BYTE_ADDRESS 0x403c8
/* Register: cap_ppa_csr.int_intf.int_enable_clear                         */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_ADDRESS 0x100f3
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x403cc
/* Register: cap_ppa_csr.cfg_pkt_mem                                       */
#define CAP_PPA_CSR_CFG_PKT_MEM_ADDRESS 0x100f4
#define CAP_PPA_CSR_CFG_PKT_MEM_BYTE_ADDRESS 0x403d0
/* Register: cap_ppa_csr.sta_pkt_mem                                       */
#define CAP_PPA_CSR_STA_PKT_MEM_ADDRESS 0x100f5
#define CAP_PPA_CSR_STA_PKT_MEM_BYTE_ADDRESS 0x403d4
/* Register: cap_ppa_csr.cfg_bndl0_state_lkp_sram                          */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ADDRESS 0x100f6
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BYTE_ADDRESS 0x403d8
/* Wide Register: cap_ppa_csr.sta_bndl0_state_lkp_sram                     */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_ADDRESS 0x100f8
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_BYTE_ADDRESS 0x403e0
/* Register: cap_ppa_csr.sta_bndl0_state_lkp_sram.sta_bndl0_state_lkp_sram_0_3 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_ADDRESS 0x100f8
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_BYTE_ADDRESS 0x403e0
/* Register: cap_ppa_csr.sta_bndl0_state_lkp_sram.sta_bndl0_state_lkp_sram_1_3 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_ADDRESS 0x100f9
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_BYTE_ADDRESS 0x403e4
/* Register: cap_ppa_csr.sta_bndl0_state_lkp_sram.sta_bndl0_state_lkp_sram_2_3 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_ADDRESS 0x100fa
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BYTE_ADDRESS 0x403e8
/* Register: cap_ppa_csr.cfg_bndl1_state_lkp_sram                          */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ADDRESS 0x100fc
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BYTE_ADDRESS 0x403f0
/* Wide Register: cap_ppa_csr.sta_bndl1_state_lkp_sram                     */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_ADDRESS 0x10100
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_BYTE_ADDRESS 0x40400
/* Register: cap_ppa_csr.sta_bndl1_state_lkp_sram.sta_bndl1_state_lkp_sram_0_3 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_ADDRESS 0x10100
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_BYTE_ADDRESS 0x40400
/* Register: cap_ppa_csr.sta_bndl1_state_lkp_sram.sta_bndl1_state_lkp_sram_1_3 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_ADDRESS 0x10101
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_BYTE_ADDRESS 0x40404
/* Register: cap_ppa_csr.sta_bndl1_state_lkp_sram.sta_bndl1_state_lkp_sram_2_3 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_ADDRESS 0x10102
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BYTE_ADDRESS 0x40408
/* Register: cap_ppa_csr.cfg_bndl0_inq_mem                                 */
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_ADDRESS 0x10104
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BYTE_ADDRESS 0x40410
/* Register: cap_ppa_csr.sta_bndl0_inq_mem                                 */
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_ADDRESS 0x10105
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BYTE_ADDRESS 0x40414
/* Register: cap_ppa_csr.cfg_bndl1_inq_mem                                 */
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_ADDRESS 0x10106
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BYTE_ADDRESS 0x40418
/* Register: cap_ppa_csr.sta_bndl1_inq_mem                                 */
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_ADDRESS 0x10107
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BYTE_ADDRESS 0x4041c
/* Register: cap_ppa_csr.cfg_outq_phv_mem                                  */
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_ADDRESS 0x10108
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BYTE_ADDRESS 0x40420
/* Register: cap_ppa_csr.sta_outq_phv_mem                                  */
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_ADDRESS 0x10109
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BYTE_ADDRESS 0x40424
/* Register: cap_ppa_csr.cfg_outq_ohi_mem                                  */
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_ADDRESS 0x1010a
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BYTE_ADDRESS 0x40428
/* Register: cap_ppa_csr.sta_outq_ohi_mem                                  */
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_ADDRESS 0x1010b
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BYTE_ADDRESS 0x4042c
/* Register: cap_ppa_csr.cfg_bndl0_state_lkp_tcam                          */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_ADDRESS 0x1010c
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BYTE_ADDRESS 0x40430
/* Register: cap_ppa_csr.sta_bndl0_state_lkp_tcam                          */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_ADDRESS 0x1010d
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BYTE_ADDRESS 0x40434
/* Register: cap_ppa_csr.cfg_bndl1_state_lkp_tcam                          */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_ADDRESS 0x1010e
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BYTE_ADDRESS 0x40438
/* Register: cap_ppa_csr.sta_bndl1_state_lkp_tcam                          */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_ADDRESS 0x1010f
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BYTE_ADDRESS 0x4043c
/* Register: cap_ppa_csr.cfg_pe0_phv_mem                                   */
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_ADDRESS 0x10110
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BYTE_ADDRESS 0x40440
/* Register: cap_ppa_csr.sta_pe0_phv_mem                                   */
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_ADDRESS 0x10111
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BYTE_ADDRESS 0x40444
/* Register: cap_ppa_csr.cfg_pe1_phv_mem                                   */
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_ADDRESS 0x10112
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BYTE_ADDRESS 0x40448
/* Register: cap_ppa_csr.sta_pe1_phv_mem                                   */
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_ADDRESS 0x10113
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BYTE_ADDRESS 0x4044c
/* Register: cap_ppa_csr.cfg_pe2_phv_mem                                   */
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_ADDRESS 0x10114
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BYTE_ADDRESS 0x40450
/* Register: cap_ppa_csr.sta_pe2_phv_mem                                   */
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_ADDRESS 0x10115
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BYTE_ADDRESS 0x40454
/* Register: cap_ppa_csr.cfg_pe3_phv_mem                                   */
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_ADDRESS 0x10116
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BYTE_ADDRESS 0x40458
/* Register: cap_ppa_csr.sta_pe3_phv_mem                                   */
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_ADDRESS 0x10117
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BYTE_ADDRESS 0x4045c
/* Register: cap_ppa_csr.cfg_pe4_phv_mem                                   */
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_ADDRESS 0x10118
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BYTE_ADDRESS 0x40460
/* Register: cap_ppa_csr.sta_pe4_phv_mem                                   */
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_ADDRESS 0x10119
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BYTE_ADDRESS 0x40464
/* Register: cap_ppa_csr.cfg_pe5_phv_mem                                   */
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_ADDRESS 0x1011a
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BYTE_ADDRESS 0x40468
/* Register: cap_ppa_csr.sta_pe5_phv_mem                                   */
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_ADDRESS 0x1011b
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BYTE_ADDRESS 0x4046c
/* Register: cap_ppa_csr.cfg_pe6_phv_mem                                   */
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_ADDRESS 0x1011c
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BYTE_ADDRESS 0x40470
/* Register: cap_ppa_csr.sta_pe6_phv_mem                                   */
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_ADDRESS 0x1011d
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BYTE_ADDRESS 0x40474
/* Register: cap_ppa_csr.cfg_pe7_phv_mem                                   */
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_ADDRESS 0x1011e
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BYTE_ADDRESS 0x40478
/* Register: cap_ppa_csr.sta_pe7_phv_mem                                   */
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_ADDRESS 0x1011f
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BYTE_ADDRESS 0x4047c
/* Register: cap_ppa_csr.cfg_pe8_phv_mem                                   */
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_ADDRESS 0x10120
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BYTE_ADDRESS 0x40480
/* Register: cap_ppa_csr.sta_pe8_phv_mem                                   */
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_ADDRESS 0x10121
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BYTE_ADDRESS 0x40484
/* Register: cap_ppa_csr.cfg_pe9_phv_mem                                   */
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_ADDRESS 0x10122
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BYTE_ADDRESS 0x40488
/* Register: cap_ppa_csr.sta_pe9_phv_mem                                   */
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_ADDRESS 0x10123
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BYTE_ADDRESS 0x4048c
/* Register: cap_ppa_csr.cfg_sw_phv_global                                 */
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ADDRESS 0x10124
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_BYTE_ADDRESS 0x40490
/* Register: cap_ppa_csr.cfg_sw_phv_control                                */
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_ADDRESS 0x10128
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_BYTE_ADDRESS 0x404a0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_ARRAY_COUNT 0x8
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_ARRAY_INDEX_MAX 0x7
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_ppa_csr.cfg_sw_phv_config                            */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_ADDRESS 0x10140
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_BYTE_ADDRESS 0x40500
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_ARRAY_COUNT 0x8
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_ARRAY_INDEX_MAX 0x7
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.cfg_sw_phv_config.cfg_sw_phv_config_0_4           */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_ADDRESS 0x10140
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_BYTE_ADDRESS 0x40500
/* Register: cap_ppa_csr.cfg_sw_phv_config.cfg_sw_phv_config_1_4           */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_ADDRESS 0x10141
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_BYTE_ADDRESS 0x40504
/* Register: cap_ppa_csr.cfg_sw_phv_config.cfg_sw_phv_config_2_4           */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_ADDRESS 0x10142
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_BYTE_ADDRESS 0x40508
/* Register: cap_ppa_csr.cfg_sw_phv_config.cfg_sw_phv_config_3_4           */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_ADDRESS 0x10143
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_BYTE_ADDRESS 0x4050c
/* Wide Register: cap_ppa_csr.sta_sw_phv_state                             */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_ADDRESS 0x10160
#define CAP_PPA_CSR_STA_SW_PHV_STATE_BYTE_ADDRESS 0x40580
#define CAP_PPA_CSR_STA_SW_PHV_STATE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PPA_CSR_STA_SW_PHV_STATE_ARRAY_COUNT 0x8
#define CAP_PPA_CSR_STA_SW_PHV_STATE_ARRAY_INDEX_MAX 0x7
#define CAP_PPA_CSR_STA_SW_PHV_STATE_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.sta_sw_phv_state.sta_sw_phv_state_0_3             */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_ADDRESS 0x10160
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_BYTE_ADDRESS 0x40580
/* Register: cap_ppa_csr.sta_sw_phv_state.sta_sw_phv_state_1_3             */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_ADDRESS 0x10161
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_BYTE_ADDRESS 0x40584
/* Register: cap_ppa_csr.sta_sw_phv_state.sta_sw_phv_state_2_3             */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_ADDRESS 0x10162
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_BYTE_ADDRESS 0x40588
/* Wide Memory: cap_ppa_csr.dhs_sw_phv_mem                                 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ADDRESS 0x10200
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_BYTE_ADDRESS 0x40800
/* Wide Register: cap_ppa_csr.dhs_sw_phv_mem.entry                         */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ADDRESS 0x10200
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_BYTE_ADDRESS 0x40800
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ARRAY_COUNT 0x10
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ARRAY_INDEX_MAX 0xf
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_0_32                   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_ADDRESS 0x10200
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x40800
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_1_32                   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_ADDRESS 0x10201
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x40804
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_2_32                   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_ADDRESS 0x10202
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x40808
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_3_32                   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_ADDRESS 0x10203
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x4080c
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_4_32                   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_ADDRESS 0x10204
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x40810
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_5_32                   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_ADDRESS 0x10205
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x40814
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_6_32                   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_ADDRESS 0x10206
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x40818
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_7_32                   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_ADDRESS 0x10207
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x4081c
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_8_32                   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_ADDRESS 0x10208
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x40820
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_9_32                   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_ADDRESS 0x10209
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x40824
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_10_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_ADDRESS 0x1020a
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x40828
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_11_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_ADDRESS 0x1020b
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x4082c
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_12_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_ADDRESS 0x1020c
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x40830
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_13_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_ADDRESS 0x1020d
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x40834
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_14_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_ADDRESS 0x1020e
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x40838
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_15_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_ADDRESS 0x1020f
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x4083c
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_16_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ADDRESS 0x10210
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x40840
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_17_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_ADDRESS 0x10211
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x40844
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_18_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_ADDRESS 0x10212
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x40848
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_19_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_ADDRESS 0x10213
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x4084c
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_20_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_ADDRESS 0x10214
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x40850
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_21_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_ADDRESS 0x10215
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x40854
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_22_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_ADDRESS 0x10216
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x40858
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_23_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_ADDRESS 0x10217
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x4085c
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_24_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_ADDRESS 0x10218
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x40860
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_25_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_ADDRESS 0x10219
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x40864
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_26_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_ADDRESS 0x1021a
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x40868
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_27_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_ADDRESS 0x1021b
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x4086c
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_28_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_ADDRESS 0x1021c
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x40870
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_29_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_ADDRESS 0x1021d
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x40874
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_30_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_ADDRESS 0x1021e
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x40878
/* Register: cap_ppa_csr.dhs_sw_phv_mem.entry.entry_31_32                  */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_ADDRESS 0x1021f
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x4087c
/* Register: cap_ppa_csr.cfg_sw_phv_mem                                    */
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ADDRESS 0x10400
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BYTE_ADDRESS 0x41000
/* Register: cap_ppa_csr.sta_sw_phv_mem                                    */
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ADDRESS 0x10401
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BYTE_ADDRESS 0x41004
/* Group: cap_ppa_csr.int_sw_phv_mem                                       */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_ADDRESS 0x10404
#define CAP_PPA_CSR_INT_SW_PHV_MEM_BYTE_ADDRESS 0x41010
/* Register: cap_ppa_csr.int_sw_phv_mem.intreg                             */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ADDRESS 0x10404
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_BYTE_ADDRESS 0x41010
/* Register: cap_ppa_csr.int_sw_phv_mem.int_test_set                       */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ADDRESS 0x10405
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_BYTE_ADDRESS 0x41014
/* Register: cap_ppa_csr.int_sw_phv_mem.int_enable_set                     */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ADDRESS 0x10406
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_BYTE_ADDRESS 0x41018
/* Register: cap_ppa_csr.int_sw_phv_mem.int_enable_clear                   */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ADDRESS 0x10407
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x4101c
/* Register: cap_ppa_csr.sta_reorder_phv_not_sop_err                       */
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_ADDRESS 0x10408
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_BYTE_ADDRESS 0x41020
/* Wide Register: cap_ppa_csr.sta_reorder                                  */
#define CAP_PPA_CSR_STA_REORDER_ADDRESS 0x1040a
#define CAP_PPA_CSR_STA_REORDER_BYTE_ADDRESS 0x41028
/* Register: cap_ppa_csr.sta_reorder.sta_reorder_0_2                       */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_ADDRESS 0x1040a
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_BYTE_ADDRESS 0x41028
/* Register: cap_ppa_csr.sta_reorder.sta_reorder_1_2                       */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_ADDRESS 0x1040b
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_BYTE_ADDRESS 0x4102c
/* Register: cap_ppa_csr.sta_csum0                                         */
#define CAP_PPA_CSR_STA_CSUM0_ADDRESS 0x1040c
#define CAP_PPA_CSR_STA_CSUM0_BYTE_ADDRESS 0x41030
/* Register: cap_ppa_csr.sta_csum1                                         */
#define CAP_PPA_CSR_STA_CSUM1_ADDRESS 0x1040d
#define CAP_PPA_CSR_STA_CSUM1_BYTE_ADDRESS 0x41034
/* Register: cap_ppa_csr.sta_csum2                                         */
#define CAP_PPA_CSR_STA_CSUM2_ADDRESS 0x1040e
#define CAP_PPA_CSR_STA_CSUM2_BYTE_ADDRESS 0x41038
/* Register: cap_ppa_csr.sta_csum3                                         */
#define CAP_PPA_CSR_STA_CSUM3_ADDRESS 0x1040f
#define CAP_PPA_CSR_STA_CSUM3_BYTE_ADDRESS 0x4103c
/* Register: cap_ppa_csr.sta_csum4                                         */
#define CAP_PPA_CSR_STA_CSUM4_ADDRESS 0x10410
#define CAP_PPA_CSR_STA_CSUM4_BYTE_ADDRESS 0x41040
/* Register: cap_ppa_csr.sta_chkr_seq_id                                   */
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_ADDRESS 0x10411
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_BYTE_ADDRESS 0x41044
/* Wide Register: cap_ppa_csr.sta_pe0                                      */
#define CAP_PPA_CSR_STA_PE0_ADDRESS 0x10414
#define CAP_PPA_CSR_STA_PE0_BYTE_ADDRESS 0x41050
/* Register: cap_ppa_csr.sta_pe0.sta_pe0_0_4                               */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ADDRESS 0x10414
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_BYTE_ADDRESS 0x41050
/* Register: cap_ppa_csr.sta_pe0.sta_pe0_1_4                               */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_ADDRESS 0x10415
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_BYTE_ADDRESS 0x41054
/* Register: cap_ppa_csr.sta_pe0.sta_pe0_2_4                               */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_ADDRESS 0x10416
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_BYTE_ADDRESS 0x41058
/* Register: cap_ppa_csr.sta_pe0.sta_pe0_3_4                               */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_ADDRESS 0x10417
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_BYTE_ADDRESS 0x4105c
/* Wide Register: cap_ppa_csr.sta_pe1                                      */
#define CAP_PPA_CSR_STA_PE1_ADDRESS 0x10418
#define CAP_PPA_CSR_STA_PE1_BYTE_ADDRESS 0x41060
/* Register: cap_ppa_csr.sta_pe1.sta_pe1_0_4                               */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ADDRESS 0x10418
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_BYTE_ADDRESS 0x41060
/* Register: cap_ppa_csr.sta_pe1.sta_pe1_1_4                               */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_ADDRESS 0x10419
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_BYTE_ADDRESS 0x41064
/* Register: cap_ppa_csr.sta_pe1.sta_pe1_2_4                               */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_ADDRESS 0x1041a
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_BYTE_ADDRESS 0x41068
/* Register: cap_ppa_csr.sta_pe1.sta_pe1_3_4                               */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_ADDRESS 0x1041b
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_BYTE_ADDRESS 0x4106c
/* Wide Register: cap_ppa_csr.sta_pe2                                      */
#define CAP_PPA_CSR_STA_PE2_ADDRESS 0x1041c
#define CAP_PPA_CSR_STA_PE2_BYTE_ADDRESS 0x41070
/* Register: cap_ppa_csr.sta_pe2.sta_pe2_0_4                               */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ADDRESS 0x1041c
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_BYTE_ADDRESS 0x41070
/* Register: cap_ppa_csr.sta_pe2.sta_pe2_1_4                               */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_ADDRESS 0x1041d
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_BYTE_ADDRESS 0x41074
/* Register: cap_ppa_csr.sta_pe2.sta_pe2_2_4                               */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_ADDRESS 0x1041e
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_BYTE_ADDRESS 0x41078
/* Register: cap_ppa_csr.sta_pe2.sta_pe2_3_4                               */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_ADDRESS 0x1041f
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_BYTE_ADDRESS 0x4107c
/* Wide Register: cap_ppa_csr.sta_pe3                                      */
#define CAP_PPA_CSR_STA_PE3_ADDRESS 0x10420
#define CAP_PPA_CSR_STA_PE3_BYTE_ADDRESS 0x41080
/* Register: cap_ppa_csr.sta_pe3.sta_pe3_0_4                               */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ADDRESS 0x10420
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_BYTE_ADDRESS 0x41080
/* Register: cap_ppa_csr.sta_pe3.sta_pe3_1_4                               */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_ADDRESS 0x10421
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_BYTE_ADDRESS 0x41084
/* Register: cap_ppa_csr.sta_pe3.sta_pe3_2_4                               */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_ADDRESS 0x10422
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_BYTE_ADDRESS 0x41088
/* Register: cap_ppa_csr.sta_pe3.sta_pe3_3_4                               */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_ADDRESS 0x10423
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_BYTE_ADDRESS 0x4108c
/* Wide Register: cap_ppa_csr.sta_pe4                                      */
#define CAP_PPA_CSR_STA_PE4_ADDRESS 0x10424
#define CAP_PPA_CSR_STA_PE4_BYTE_ADDRESS 0x41090
/* Register: cap_ppa_csr.sta_pe4.sta_pe4_0_4                               */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ADDRESS 0x10424
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_BYTE_ADDRESS 0x41090
/* Register: cap_ppa_csr.sta_pe4.sta_pe4_1_4                               */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_ADDRESS 0x10425
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_BYTE_ADDRESS 0x41094
/* Register: cap_ppa_csr.sta_pe4.sta_pe4_2_4                               */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_ADDRESS 0x10426
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_BYTE_ADDRESS 0x41098
/* Register: cap_ppa_csr.sta_pe4.sta_pe4_3_4                               */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_ADDRESS 0x10427
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_BYTE_ADDRESS 0x4109c
/* Wide Register: cap_ppa_csr.sta_pe5                                      */
#define CAP_PPA_CSR_STA_PE5_ADDRESS 0x10428
#define CAP_PPA_CSR_STA_PE5_BYTE_ADDRESS 0x410a0
/* Register: cap_ppa_csr.sta_pe5.sta_pe5_0_4                               */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ADDRESS 0x10428
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_BYTE_ADDRESS 0x410a0
/* Register: cap_ppa_csr.sta_pe5.sta_pe5_1_4                               */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_ADDRESS 0x10429
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_BYTE_ADDRESS 0x410a4
/* Register: cap_ppa_csr.sta_pe5.sta_pe5_2_4                               */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_ADDRESS 0x1042a
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_BYTE_ADDRESS 0x410a8
/* Register: cap_ppa_csr.sta_pe5.sta_pe5_3_4                               */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_ADDRESS 0x1042b
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_BYTE_ADDRESS 0x410ac
/* Wide Register: cap_ppa_csr.sta_pe6                                      */
#define CAP_PPA_CSR_STA_PE6_ADDRESS 0x1042c
#define CAP_PPA_CSR_STA_PE6_BYTE_ADDRESS 0x410b0
/* Register: cap_ppa_csr.sta_pe6.sta_pe6_0_4                               */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ADDRESS 0x1042c
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_BYTE_ADDRESS 0x410b0
/* Register: cap_ppa_csr.sta_pe6.sta_pe6_1_4                               */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_ADDRESS 0x1042d
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_BYTE_ADDRESS 0x410b4
/* Register: cap_ppa_csr.sta_pe6.sta_pe6_2_4                               */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_ADDRESS 0x1042e
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_BYTE_ADDRESS 0x410b8
/* Register: cap_ppa_csr.sta_pe6.sta_pe6_3_4                               */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_ADDRESS 0x1042f
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_BYTE_ADDRESS 0x410bc
/* Wide Register: cap_ppa_csr.sta_pe7                                      */
#define CAP_PPA_CSR_STA_PE7_ADDRESS 0x10430
#define CAP_PPA_CSR_STA_PE7_BYTE_ADDRESS 0x410c0
/* Register: cap_ppa_csr.sta_pe7.sta_pe7_0_4                               */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ADDRESS 0x10430
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_BYTE_ADDRESS 0x410c0
/* Register: cap_ppa_csr.sta_pe7.sta_pe7_1_4                               */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_ADDRESS 0x10431
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_BYTE_ADDRESS 0x410c4
/* Register: cap_ppa_csr.sta_pe7.sta_pe7_2_4                               */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_ADDRESS 0x10432
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_BYTE_ADDRESS 0x410c8
/* Register: cap_ppa_csr.sta_pe7.sta_pe7_3_4                               */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_ADDRESS 0x10433
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_BYTE_ADDRESS 0x410cc
/* Wide Register: cap_ppa_csr.sta_pe8                                      */
#define CAP_PPA_CSR_STA_PE8_ADDRESS 0x10434
#define CAP_PPA_CSR_STA_PE8_BYTE_ADDRESS 0x410d0
/* Register: cap_ppa_csr.sta_pe8.sta_pe8_0_4                               */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ADDRESS 0x10434
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_BYTE_ADDRESS 0x410d0
/* Register: cap_ppa_csr.sta_pe8.sta_pe8_1_4                               */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_ADDRESS 0x10435
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_BYTE_ADDRESS 0x410d4
/* Register: cap_ppa_csr.sta_pe8.sta_pe8_2_4                               */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_ADDRESS 0x10436
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_BYTE_ADDRESS 0x410d8
/* Register: cap_ppa_csr.sta_pe8.sta_pe8_3_4                               */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_ADDRESS 0x10437
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_BYTE_ADDRESS 0x410dc
/* Wide Register: cap_ppa_csr.sta_pe9                                      */
#define CAP_PPA_CSR_STA_PE9_ADDRESS 0x10438
#define CAP_PPA_CSR_STA_PE9_BYTE_ADDRESS 0x410e0
/* Register: cap_ppa_csr.sta_pe9.sta_pe9_0_4                               */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ADDRESS 0x10438
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_BYTE_ADDRESS 0x410e0
/* Register: cap_ppa_csr.sta_pe9.sta_pe9_1_4                               */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_ADDRESS 0x10439
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_BYTE_ADDRESS 0x410e4
/* Register: cap_ppa_csr.sta_pe9.sta_pe9_2_4                               */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_ADDRESS 0x1043a
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_BYTE_ADDRESS 0x410e8
/* Register: cap_ppa_csr.sta_pe9.sta_pe9_3_4                               */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_ADDRESS 0x1043b
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_BYTE_ADDRESS 0x410ec
/* Register: cap_ppa_csr.sta_bndl0_state_lkp                               */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ADDRESS 0x1043c
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_BYTE_ADDRESS 0x410f0
/* Register: cap_ppa_csr.sta_bndl1_state_lkp                               */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ADDRESS 0x1043d
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_BYTE_ADDRESS 0x410f4
/* Wide Register: cap_ppa_csr.sta_fifo                                     */
#define CAP_PPA_CSR_STA_FIFO_ADDRESS 0x10440
#define CAP_PPA_CSR_STA_FIFO_BYTE_ADDRESS 0x41100
/* Register: cap_ppa_csr.sta_fifo.sta_fifo_0_3                             */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_ADDRESS 0x10440
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_BYTE_ADDRESS 0x41100
/* Register: cap_ppa_csr.sta_fifo.sta_fifo_1_3                             */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_ADDRESS 0x10441
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_BYTE_ADDRESS 0x41104
/* Register: cap_ppa_csr.sta_fifo.sta_fifo_2_3                             */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_ADDRESS 0x10442
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_BYTE_ADDRESS 0x41108
/* Wide Register: cap_ppa_csr.sta_bndl0                                    */
#define CAP_PPA_CSR_STA_BNDL0_ADDRESS 0x10444
#define CAP_PPA_CSR_STA_BNDL0_BYTE_ADDRESS 0x41110
/* Register: cap_ppa_csr.sta_bndl0.sta_bndl0_0_4                           */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_ADDRESS 0x10444
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_BYTE_ADDRESS 0x41110
/* Register: cap_ppa_csr.sta_bndl0.sta_bndl0_1_4                           */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_ADDRESS 0x10445
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_BYTE_ADDRESS 0x41114
/* Register: cap_ppa_csr.sta_bndl0.sta_bndl0_2_4                           */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_ADDRESS 0x10446
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_BYTE_ADDRESS 0x41118
/* Register: cap_ppa_csr.sta_bndl0.sta_bndl0_3_4                           */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_ADDRESS 0x10447
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_BYTE_ADDRESS 0x4111c
/* Wide Register: cap_ppa_csr.sta_bndl1                                    */
#define CAP_PPA_CSR_STA_BNDL1_ADDRESS 0x10448
#define CAP_PPA_CSR_STA_BNDL1_BYTE_ADDRESS 0x41120
/* Register: cap_ppa_csr.sta_bndl1.sta_bndl1_0_4                           */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_ADDRESS 0x10448
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_BYTE_ADDRESS 0x41120
/* Register: cap_ppa_csr.sta_bndl1.sta_bndl1_1_4                           */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_ADDRESS 0x10449
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_BYTE_ADDRESS 0x41124
/* Register: cap_ppa_csr.sta_bndl1.sta_bndl1_2_4                           */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_ADDRESS 0x1044a
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_BYTE_ADDRESS 0x41128
/* Register: cap_ppa_csr.sta_bndl1.sta_bndl1_3_4                           */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_ADDRESS 0x1044b
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_BYTE_ADDRESS 0x4112c
/* Register: cap_ppa_csr.sta_pe_alloc                                      */
#define CAP_PPA_CSR_STA_PE_ALLOC_ADDRESS 0x1044c
#define CAP_PPA_CSR_STA_PE_ALLOC_BYTE_ADDRESS 0x41130
/* Register: cap_ppa_csr.cfg_debug_ctrl                                    */
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ADDRESS 0x1044d
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_BYTE_ADDRESS 0x41134
/* Wide Memory: cap_ppa_csr.dhs_dbg_mem                                    */
#define CAP_PPA_CSR_DHS_DBG_MEM_ADDRESS 0x12000
#define CAP_PPA_CSR_DHS_DBG_MEM_BYTE_ADDRESS 0x48000
/* Wide Register: cap_ppa_csr.dhs_dbg_mem.entry                            */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ADDRESS 0x12000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_BYTE_ADDRESS 0x48000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ARRAY_COUNT 0x100
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ARRAY_INDEX_MAX 0xff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_0_32                      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_ADDRESS 0x12000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x48000
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_1_32                      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_ADDRESS 0x12001
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x48004
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_2_32                      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_ADDRESS 0x12002
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x48008
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_3_32                      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_ADDRESS 0x12003
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x4800c
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_4_32                      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_ADDRESS 0x12004
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x48010
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_5_32                      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_ADDRESS 0x12005
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x48014
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_6_32                      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_ADDRESS 0x12006
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x48018
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_7_32                      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_ADDRESS 0x12007
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x4801c
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_8_32                      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_ADDRESS 0x12008
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x48020
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_9_32                      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_ADDRESS 0x12009
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x48024
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_10_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_ADDRESS 0x1200a
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x48028
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_11_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_ADDRESS 0x1200b
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x4802c
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_12_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_ADDRESS 0x1200c
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x48030
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_13_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_ADDRESS 0x1200d
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x48034
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_14_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_ADDRESS 0x1200e
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x48038
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_15_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_ADDRESS 0x1200f
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x4803c
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_16_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_ADDRESS 0x12010
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x48040
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_17_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_ADDRESS 0x12011
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x48044
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_18_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_ADDRESS 0x12012
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x48048
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_19_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_ADDRESS 0x12013
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x4804c
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_20_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_ADDRESS 0x12014
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x48050
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_21_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_ADDRESS 0x12015
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x48054
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_22_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_ADDRESS 0x12016
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x48058
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_23_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_ADDRESS 0x12017
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x4805c
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_24_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_ADDRESS 0x12018
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x48060
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_25_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_ADDRESS 0x12019
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x48064
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_26_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_ADDRESS 0x1201a
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x48068
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_27_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_ADDRESS 0x1201b
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x4806c
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_28_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_ADDRESS 0x1201c
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x48070
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_29_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_ADDRESS 0x1201d
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x48074
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_30_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_ADDRESS 0x1201e
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x48078
/* Register: cap_ppa_csr.dhs_dbg_mem.entry.entry_31_32                     */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_ADDRESS 0x1201f
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x4807c
/* Register: cap_ppa_csr.cfg_debug_port                                    */
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ADDRESS 0x14000
#define CAP_PPA_CSR_CFG_DEBUG_PORT_BYTE_ADDRESS 0x50000
/* Wide Register: cap_ppa_csr.cfg_spare                                    */
#define CAP_PPA_CSR_CFG_SPARE_ADDRESS 0x14010
#define CAP_PPA_CSR_CFG_SPARE_BYTE_ADDRESS 0x50040
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_0_16                          */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_ADDRESS 0x14010
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_BYTE_ADDRESS 0x50040
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_1_16                          */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_ADDRESS 0x14011
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_BYTE_ADDRESS 0x50044
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_2_16                          */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_ADDRESS 0x14012
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_BYTE_ADDRESS 0x50048
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_3_16                          */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_ADDRESS 0x14013
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_BYTE_ADDRESS 0x5004c
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_4_16                          */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_ADDRESS 0x14014
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_BYTE_ADDRESS 0x50050
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_5_16                          */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_ADDRESS 0x14015
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_BYTE_ADDRESS 0x50054
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_6_16                          */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_ADDRESS 0x14016
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_BYTE_ADDRESS 0x50058
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_7_16                          */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_ADDRESS 0x14017
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_BYTE_ADDRESS 0x5005c
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_8_16                          */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_ADDRESS 0x14018
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_BYTE_ADDRESS 0x50060
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_9_16                          */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_ADDRESS 0x14019
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_BYTE_ADDRESS 0x50064
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_10_16                         */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_ADDRESS 0x1401a
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_BYTE_ADDRESS 0x50068
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_11_16                         */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_ADDRESS 0x1401b
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_BYTE_ADDRESS 0x5006c
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_12_16                         */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_ADDRESS 0x1401c
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_BYTE_ADDRESS 0x50070
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_13_16                         */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_ADDRESS 0x1401d
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_BYTE_ADDRESS 0x50074
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_14_16                         */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_ADDRESS 0x1401e
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_BYTE_ADDRESS 0x50078
/* Register: cap_ppa_csr.cfg_spare.cfg_spare_15_16                         */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_ADDRESS 0x1401f
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_BYTE_ADDRESS 0x5007c
/* Register: cap_ppa_csr.cfg_spare_dbg                                     */
#define CAP_PPA_CSR_CFG_SPARE_DBG_ADDRESS 0x14020
#define CAP_PPA_CSR_CFG_SPARE_DBG_BYTE_ADDRESS 0x50080
/* Wide Register: cap_ppa_csr.cfg_preparse                                 */
#define CAP_PPA_CSR_CFG_PREPARSE_ADDRESS 0x14024
#define CAP_PPA_CSR_CFG_PREPARSE_BYTE_ADDRESS 0x50090
/* Register: cap_ppa_csr.cfg_preparse.cfg_preparse_0_4                     */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_ADDRESS 0x14024
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYTE_ADDRESS 0x50090
/* Register: cap_ppa_csr.cfg_preparse.cfg_preparse_1_4                     */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_ADDRESS 0x14025
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_BYTE_ADDRESS 0x50094
/* Register: cap_ppa_csr.cfg_preparse.cfg_preparse_2_4                     */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_ADDRESS 0x14026
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_BYTE_ADDRESS 0x50098
/* Register: cap_ppa_csr.cfg_preparse.cfg_preparse_3_4                     */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_ADDRESS 0x14027
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_BYTE_ADDRESS 0x5009c
/* Register: cap_ppa_csr.sta_preparse                                      */
#define CAP_PPA_CSR_STA_PREPARSE_ADDRESS 0x14028
#define CAP_PPA_CSR_STA_PREPARSE_BYTE_ADDRESS 0x500a0
/* Wide Register: cap_ppa_csr.CNT_preparse                                 */
#define CAP_PPA_CSR_CNT_PREPARSE_ADDRESS 0x1402c
#define CAP_PPA_CSR_CNT_PREPARSE_BYTE_ADDRESS 0x500b0
/* Register: cap_ppa_csr.CNT_preparse.CNT_preparse_0_4                     */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_ADDRESS 0x1402c
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_BYTE_ADDRESS 0x500b0
/* Register: cap_ppa_csr.CNT_preparse.CNT_preparse_1_4                     */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_ADDRESS 0x1402d
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_BYTE_ADDRESS 0x500b4
/* Register: cap_ppa_csr.CNT_preparse.CNT_preparse_2_4                     */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_ADDRESS 0x1402e
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_BYTE_ADDRESS 0x500b8
/* Register: cap_ppa_csr.CNT_preparse.CNT_preparse_3_4                     */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_ADDRESS 0x1402f
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_BYTE_ADDRESS 0x500bc


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_ppa_csr                                            */
/* Addressmap template: cap_ppa_csr                                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 2 */
#define CAP_PPA_CSR_SIZE 0x20000
#define CAP_PPA_CSR_BYTE_SIZE 0x80000
/* Register member: cap_ppa_csr.base                                       */
/* Register type referenced: cap_ppa_csr::base                             */
/* Register template referenced: cap_ppa_csr::base                         */
#define CAP_PPA_CSR_BASE_OFFSET 0x0
#define CAP_PPA_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_BASE_READ_ACCESS 1
#define CAP_PPA_CSR_BASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_PPA_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_BASE_READ_MASK 0xffffffff
#define CAP_PPA_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr.rdintr                                     */
/* Register type referenced: cap_ppa_csr::rdintr                           */
/* Register template referenced: cap_ppa_csr::rdintr                       */
#define CAP_PPA_CSR_RDINTR_OFFSET 0x1
#define CAP_PPA_CSR_RDINTR_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_RDINTR_READ_ACCESS 1
#define CAP_PPA_CSR_RDINTR_WRITE_ACCESS 1
#define CAP_PPA_CSR_RDINTR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_RDINTR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_RDINTR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_RDINTR_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.cfg_ctrl                              */
/* Wide Register type referenced: cap_ppa_csr::cfg_ctrl                    */
/* Wide Register template referenced: cap_ppa_csr::cfg_ctrl                */
#define CAP_PPA_CSR_CFG_CTRL_OFFSET 0x2
#define CAP_PPA_CSR_CFG_CTRL_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_CFG_CTRL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_ctrl.cfg_ctrl_0_2                     */
/* Register type referenced: cap_ppa_csr::cfg_ctrl::cfg_ctrl_0_2           */
/* Register template referenced: cap_ppa_csr::cfg_ctrl::cfg_ctrl_0_2       */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_OFFSET 0x2
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_RESET_VALUE 0xc7f47fff
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_ctrl.cfg_ctrl_1_2                     */
/* Register type referenced: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2           */
/* Register template referenced: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2       */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_OFFSET 0x3
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_RESET_VALUE 0x006001fd
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_WRITE_MASK 0x007fffff
/* Register member: cap_ppa_csr.cfg_ctrl_thresh                            */
/* Register type referenced: cap_ppa_csr::cfg_ctrl_thresh                  */
/* Register template referenced: cap_ppa_csr::cfg_ctrl_thresh              */
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OFFSET 0x4
#define CAP_PPA_CSR_CFG_CTRL_THRESH_BYTE_OFFSET 0x10
#define CAP_PPA_CSR_CFG_CTRL_THRESH_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_THRESH_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_THRESH_RESET_VALUE 0x00018d73
#define CAP_PPA_CSR_CFG_CTRL_THRESH_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CTRL_THRESH_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CTRL_THRESH_WRITE_MASK 0x0007ffff
/* Wide Register member: cap_ppa_csr.cfg_init_profile                      */
/* Wide Register type referenced: cap_ppa_csr::cfg_init_profile            */
/* Wide Register template referenced: cap_ppa_csr::cfg_init_profile        */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_OFFSET 0x20
#define CAP_PPA_CSR_CFG_INIT_PROFILE_BYTE_OFFSET 0x80
#define CAP_PPA_CSR_CFG_INIT_PROFILE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_init_profile.cfg_init_profile_0_2     */
/* Register type referenced: cap_ppa_csr::cfg_init_profile::cfg_init_profile_0_2 */
/* Register template referenced: cap_ppa_csr::cfg_init_profile::cfg_init_profile_0_2 */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_OFFSET 0x20
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_BYTE_OFFSET 0x80
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_init_profile.cfg_init_profile_1_2     */
/* Register type referenced: cap_ppa_csr::cfg_init_profile::cfg_init_profile_1_2 */
/* Register template referenced: cap_ppa_csr::cfg_init_profile::cfg_init_profile_1_2 */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_OFFSET 0x21
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_BYTE_OFFSET 0x84
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_WRITE_MASK 0x00000001
/* Wide Memory member: cap_ppa_csr.dhs_bndl0_state_lkp_tcam                */
/* Wide Memory type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam      */
/* Wide Memory template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam  */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_OFFSET 0x1000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_BYTE_OFFSET 0x4000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_WRITE_ACCESS 1
/* Register member: cap_ppa_csr.cfg_bndl0_state_lkp_tcam_grst              */
/* Register type referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_grst    */
/* Register template referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_grst */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_OFFSET 0x2000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_BYTE_OFFSET 0x8000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_WRITE_MASK 0x00000001
/* Wide Register member: cap_ppa_csr.cfg_bndl0_state_lkp_tcam_ind          */
/* Wide Register type referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind */
/* Wide Register template referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_OFFSET 0x2004
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_BYTE_OFFSET 0x8010
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind.cfg_bndl0_state_lkp_tcam_ind_0_4 */
/* Register type referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_0_4 */
/* Register template referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_0_4 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_OFFSET 0x2004
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_BYTE_OFFSET 0x8010
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind.cfg_bndl0_state_lkp_tcam_ind_1_4 */
/* Register type referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_1_4 */
/* Register template referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_1_4 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_OFFSET 0x2005
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_BYTE_OFFSET 0x8014
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind.cfg_bndl0_state_lkp_tcam_ind_2_4 */
/* Register type referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_2_4 */
/* Register template referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_2_4 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_OFFSET 0x2006
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_BYTE_OFFSET 0x8018
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind.cfg_bndl0_state_lkp_tcam_ind_3_4 */
/* Register type referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_3_4 */
/* Register template referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_3_4 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_OFFSET 0x2007
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_BYTE_OFFSET 0x801c
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr.sta_bndl0_state_lkp_tcam_ind               */
/* Register type referenced: cap_ppa_csr::sta_bndl0_state_lkp_tcam_ind     */
/* Register template referenced: cap_ppa_csr::sta_bndl0_state_lkp_tcam_ind */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_OFFSET 0x2008
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_BYTE_OFFSET 0x8020
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_RESET_MASK 0xfffffc00
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_WRITE_MASK 0x00000000
/* Memory member: cap_ppa_csr.dhs_bndl0_state_lkp_tcam_ind                 */
/* Memory type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind       */
/* Memory template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind   */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_OFFSET 0x2009
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_BYTE_OFFSET 0x8024
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_READ_MASK 0x3
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_WRITE_MASK 0x3
/* Wide Memory member: cap_ppa_csr.dhs_bndl0_state_lkp_sram                */
/* Wide Memory type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram      */
/* Wide Memory template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram  */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_OFFSET 0x4000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_BYTE_OFFSET 0x10000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_WRITE_ACCESS 1
/* Wide Memory member: cap_ppa_csr.dhs_bndl1_state_lkp_tcam                */
/* Wide Memory type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam      */
/* Wide Memory template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam  */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_OFFSET 0x8000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_BYTE_OFFSET 0x20000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_WRITE_ACCESS 1
/* Register member: cap_ppa_csr.cfg_bndl1_state_lkp_tcam_grst              */
/* Register type referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_grst    */
/* Register template referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_grst */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_OFFSET 0x9000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_BYTE_OFFSET 0x24000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_WRITE_MASK 0x00000001
/* Wide Register member: cap_ppa_csr.cfg_bndl1_state_lkp_tcam_ind          */
/* Wide Register type referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind */
/* Wide Register template referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_OFFSET 0x9004
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_BYTE_OFFSET 0x24010
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind.cfg_bndl1_state_lkp_tcam_ind_0_4 */
/* Register type referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_0_4 */
/* Register template referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_0_4 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_OFFSET 0x9004
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_BYTE_OFFSET 0x24010
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind.cfg_bndl1_state_lkp_tcam_ind_1_4 */
/* Register type referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_1_4 */
/* Register template referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_1_4 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_OFFSET 0x9005
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_BYTE_OFFSET 0x24014
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind.cfg_bndl1_state_lkp_tcam_ind_2_4 */
/* Register type referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_2_4 */
/* Register template referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_2_4 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_OFFSET 0x9006
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_BYTE_OFFSET 0x24018
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind.cfg_bndl1_state_lkp_tcam_ind_3_4 */
/* Register type referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_3_4 */
/* Register template referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_3_4 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_OFFSET 0x9007
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_BYTE_OFFSET 0x2401c
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr.sta_bndl1_state_lkp_tcam_ind               */
/* Register type referenced: cap_ppa_csr::sta_bndl1_state_lkp_tcam_ind     */
/* Register template referenced: cap_ppa_csr::sta_bndl1_state_lkp_tcam_ind */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_OFFSET 0x9008
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_BYTE_OFFSET 0x24020
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_RESET_MASK 0xfffffc00
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_WRITE_MASK 0x00000000
/* Memory member: cap_ppa_csr.dhs_bndl1_state_lkp_tcam_ind                 */
/* Memory type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind       */
/* Memory template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind   */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_OFFSET 0x9009
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_BYTE_OFFSET 0x24024
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_READ_MASK 0x3
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_WRITE_MASK 0x3
/* Wide Memory member: cap_ppa_csr.dhs_bndl1_state_lkp_sram                */
/* Wide Memory type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram      */
/* Wide Memory template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram  */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_OFFSET 0xc000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_BYTE_OFFSET 0x30000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_WRITE_ACCESS 1
/* Wide Register member: cap_ppa_csr.cfg_crc_profile                       */
/* Wide Register type referenced: cap_ppa_csr::cfg_crc_profile             */
/* Wide Register template referenced: cap_ppa_csr::cfg_crc_profile         */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_OFFSET 0x10000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_BYTE_OFFSET 0x40000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_crc_profile.cfg_crc_profile_0_2       */
/* Register type referenced: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2 */
/* Register template referenced: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_OFFSET 0x10000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_BYTE_OFFSET 0x40000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_crc_profile.cfg_crc_profile_1_2       */
/* Register type referenced: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_1_2 */
/* Register template referenced: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_1_2 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_OFFSET 0x10001
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_BYTE_OFFSET 0x40004
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_WRITE_MASK 0x000003ff
/* Wide Register member: cap_ppa_csr.cfg_crc_mask_profile                  */
/* Wide Register type referenced: cap_ppa_csr::cfg_crc_mask_profile        */
/* Wide Register template referenced: cap_ppa_csr::cfg_crc_mask_profile    */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_OFFSET 0x10010
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_BYTE_OFFSET 0x40040
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_crc_mask_profile.cfg_crc_mask_profile_0_3 */
/* Register type referenced: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3 */
/* Register template referenced: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_OFFSET 0x10010
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_BYTE_OFFSET 0x40040
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_crc_mask_profile.cfg_crc_mask_profile_1_3 */
/* Register type referenced: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3 */
/* Register template referenced: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_OFFSET 0x10011
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_BYTE_OFFSET 0x40044
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_crc_mask_profile.cfg_crc_mask_profile_2_3 */
/* Register type referenced: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3 */
/* Register template referenced: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_OFFSET 0x10012
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_BYTE_OFFSET 0x40048
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.cfg_csum_profile                      */
/* Wide Register type referenced: cap_ppa_csr::cfg_csum_profile            */
/* Wide Register template referenced: cap_ppa_csr::cfg_csum_profile        */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_OFFSET 0x10020
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_BYTE_OFFSET 0x40080
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_csum_profile.cfg_csum_profile_0_3     */
/* Register type referenced: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3 */
/* Register template referenced: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_OFFSET 0x10020
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_BYTE_OFFSET 0x40080
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_csum_profile.cfg_csum_profile_1_3     */
/* Register type referenced: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3 */
/* Register template referenced: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_OFFSET 0x10021
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_BYTE_OFFSET 0x40084
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_csum_profile.cfg_csum_profile_2_3     */
/* Register type referenced: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_2_3 */
/* Register template referenced: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_2_3 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_OFFSET 0x10022
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_BYTE_OFFSET 0x40088
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_WRITE_MASK 0x0000003f
/* Wide Register member: cap_ppa_csr.cfg_csum_phdr_profile                 */
/* Wide Register type referenced: cap_ppa_csr::cfg_csum_phdr_profile       */
/* Wide Register template referenced: cap_ppa_csr::cfg_csum_phdr_profile   */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_OFFSET 0x10040
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_BYTE_OFFSET 0x40100
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_csum_phdr_profile.cfg_csum_phdr_profile_0_2 */
/* Register type referenced: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2 */
/* Register template referenced: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_OFFSET 0x10040
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_BYTE_OFFSET 0x40100
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_csum_phdr_profile.cfg_csum_phdr_profile_1_2 */
/* Register type referenced: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2 */
/* Register template referenced: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_OFFSET 0x10041
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_BYTE_OFFSET 0x40104
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_WRITE_MASK 0x0fffffff
/* Register member: cap_ppa_csr.cfg_len_chk_profile                        */
/* Register type referenced: cap_ppa_csr::cfg_len_chk_profile              */
/* Register template referenced: cap_ppa_csr::cfg_len_chk_profile          */
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_OFFSET 0x10050
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_BYTE_OFFSET 0x40140
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_WRITE_MASK 0x01ffffff
/* Register member: cap_ppa_csr.cfg_align_chk_profile                      */
/* Register type referenced: cap_ppa_csr::cfg_align_chk_profile            */
/* Register template referenced: cap_ppa_csr::cfg_align_chk_profile        */
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_OFFSET 0x10054
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_BYTE_OFFSET 0x40150
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_WRITE_MASK 0x00007fff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pb                            */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pb                  */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pb              */
#define CAP_PPA_CSR_CNT_PPA_PB_OFFSET 0x10058
#define CAP_PPA_CSR_CNT_PPA_PB_BYTE_OFFSET 0x40160
#define CAP_PPA_CSR_CNT_PPA_PB_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pb.CNT_ppa_pb_0_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_0_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_0_4   */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_OFFSET 0x10058
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_BYTE_OFFSET 0x40160
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pb.CNT_ppa_pb_1_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_1_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_1_4   */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_OFFSET 0x10059
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_BYTE_OFFSET 0x40164
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pb.CNT_ppa_pb_2_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_2_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_2_4   */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_OFFSET 0x1005a
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_BYTE_OFFSET 0x40168
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pb.CNT_ppa_pb_3_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_3_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_3_4   */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_OFFSET 0x1005b
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_BYTE_OFFSET 0x4016c
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_RESET_MASK 0xffffff00
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_WRITE_MASK 0x000000ff
/* Wide Register member: cap_ppa_csr.CNT_ppa_dp                            */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_dp                  */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_dp              */
#define CAP_PPA_CSR_CNT_PPA_DP_OFFSET 0x1005c
#define CAP_PPA_CSR_CNT_PPA_DP_BYTE_OFFSET 0x40170
#define CAP_PPA_CSR_CNT_PPA_DP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_dp.CNT_ppa_dp_0_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_0_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_0_4   */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_OFFSET 0x1005c
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_BYTE_OFFSET 0x40170
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_dp.CNT_ppa_dp_1_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_1_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_1_4   */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_OFFSET 0x1005d
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_BYTE_OFFSET 0x40174
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_dp.CNT_ppa_dp_2_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_2_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_2_4   */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_OFFSET 0x1005e
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_BYTE_OFFSET 0x40178
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_dp.CNT_ppa_dp_3_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_3_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_3_4   */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_OFFSET 0x1005f
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_BYTE_OFFSET 0x4017c
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_RESET_MASK 0xffffff00
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_WRITE_MASK 0x000000ff
/* Wide Register member: cap_ppa_csr.CNT_ppa_ma                            */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_ma                  */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_ma              */
#define CAP_PPA_CSR_CNT_PPA_MA_OFFSET 0x10060
#define CAP_PPA_CSR_CNT_PPA_MA_BYTE_OFFSET 0x40180
#define CAP_PPA_CSR_CNT_PPA_MA_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_ma.CNT_ppa_ma_0_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_0_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_0_4   */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_OFFSET 0x10060
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_BYTE_OFFSET 0x40180
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_ma.CNT_ppa_ma_1_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_1_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_1_4   */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_OFFSET 0x10061
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_BYTE_OFFSET 0x40184
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_ma.CNT_ppa_ma_2_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_2_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_2_4   */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_OFFSET 0x10062
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_BYTE_OFFSET 0x40188
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_ma.CNT_ppa_ma_3_4                 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_3_4       */
/* Register template referenced: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_3_4   */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_OFFSET 0x10063
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_BYTE_OFFSET 0x4018c
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_RESET_MASK 0xffffff00
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_WRITE_MASK 0x000000ff
/* Wide Register member: cap_ppa_csr.CNT_ppa_sw_phv                        */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_sw_phv              */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_sw_phv          */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_OFFSET 0x10064
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_BYTE_OFFSET 0x40190
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_sw_phv.CNT_ppa_sw_phv_0_2         */
/* Register type referenced: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_0_2 */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_OFFSET 0x10064
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_BYTE_OFFSET 0x40190
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_sw_phv.CNT_ppa_sw_phv_1_2         */
/* Register type referenced: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_1_2 */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_OFFSET 0x10065
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_BYTE_OFFSET 0x40194
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_RESET_MASK 0xff000000
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_WRITE_MASK 0x00ffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_ohi                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_ohi                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_ohi             */
#define CAP_PPA_CSR_CNT_PPA_OHI_OFFSET 0x10068
#define CAP_PPA_CSR_CNT_PPA_OHI_BYTE_OFFSET 0x401a0
#define CAP_PPA_CSR_CNT_PPA_OHI_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_ohi.CNT_ppa_ohi_0_4               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_0_4     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_0_4 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_OFFSET 0x10068
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_BYTE_OFFSET 0x401a0
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_ohi.CNT_ppa_ohi_1_4               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_1_4     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_1_4 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_OFFSET 0x10069
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_BYTE_OFFSET 0x401a4
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_ohi.CNT_ppa_ohi_2_4               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_2_4     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_2_4 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_OFFSET 0x1006a
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_BYTE_OFFSET 0x401a8
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_ohi.CNT_ppa_ohi_3_4               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_3_4     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_3_4 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_OFFSET 0x1006b
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_BYTE_OFFSET 0x401ac
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_RESET_MASK 0xffffff00
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_WRITE_MASK 0x000000ff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe0_pkt_in                    */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe0_pkt_in          */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe0_pkt_in      */
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_OFFSET 0x1006c
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_BYTE_OFFSET 0x401b0
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe0_pkt_in.CNT_ppa_pe0_pkt_in_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe0_pkt_in::CNT_ppa_pe0_pkt_in_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe0_pkt_in::CNT_ppa_pe0_pkt_in_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_OFFSET 0x1006c
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_BYTE_OFFSET 0x401b0
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe0_pkt_in.CNT_ppa_pe0_pkt_in_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe0_pkt_in::CNT_ppa_pe0_pkt_in_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe0_pkt_in::CNT_ppa_pe0_pkt_in_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_OFFSET 0x1006d
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_BYTE_OFFSET 0x401b4
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe0                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe0                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe0             */
#define CAP_PPA_CSR_CNT_PPA_PE0_OFFSET 0x1006e
#define CAP_PPA_CSR_CNT_PPA_PE0_BYTE_OFFSET 0x401b8
#define CAP_PPA_CSR_CNT_PPA_PE0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe0.CNT_ppa_pe0_0_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe0::CNT_ppa_pe0_0_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe0::CNT_ppa_pe0_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_OFFSET 0x1006e
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_BYTE_OFFSET 0x401b8
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe0.CNT_ppa_pe0_1_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe0::CNT_ppa_pe0_1_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe0::CNT_ppa_pe0_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_OFFSET 0x1006f
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_BYTE_OFFSET 0x401bc
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe0_phv_out                   */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe0_phv_out         */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe0_phv_out     */
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_OFFSET 0x10070
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_BYTE_OFFSET 0x401c0
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe0_phv_out.CNT_ppa_pe0_phv_out_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe0_phv_out::CNT_ppa_pe0_phv_out_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe0_phv_out::CNT_ppa_pe0_phv_out_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_OFFSET 0x10070
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_BYTE_OFFSET 0x401c0
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe0_phv_out.CNT_ppa_pe0_phv_out_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe0_phv_out::CNT_ppa_pe0_phv_out_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe0_phv_out::CNT_ppa_pe0_phv_out_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_OFFSET 0x10071
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_BYTE_OFFSET 0x401c4
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe1_pkt_in                    */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe1_pkt_in          */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe1_pkt_in      */
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_OFFSET 0x10072
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_BYTE_OFFSET 0x401c8
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe1_pkt_in.CNT_ppa_pe1_pkt_in_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe1_pkt_in::CNT_ppa_pe1_pkt_in_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe1_pkt_in::CNT_ppa_pe1_pkt_in_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_OFFSET 0x10072
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_BYTE_OFFSET 0x401c8
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe1_pkt_in.CNT_ppa_pe1_pkt_in_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe1_pkt_in::CNT_ppa_pe1_pkt_in_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe1_pkt_in::CNT_ppa_pe1_pkt_in_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_OFFSET 0x10073
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_BYTE_OFFSET 0x401cc
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe1                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe1                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe1             */
#define CAP_PPA_CSR_CNT_PPA_PE1_OFFSET 0x10074
#define CAP_PPA_CSR_CNT_PPA_PE1_BYTE_OFFSET 0x401d0
#define CAP_PPA_CSR_CNT_PPA_PE1_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe1.CNT_ppa_pe1_0_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe1::CNT_ppa_pe1_0_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe1::CNT_ppa_pe1_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_OFFSET 0x10074
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_BYTE_OFFSET 0x401d0
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe1.CNT_ppa_pe1_1_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe1::CNT_ppa_pe1_1_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe1::CNT_ppa_pe1_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_OFFSET 0x10075
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_BYTE_OFFSET 0x401d4
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe1_phv_out                   */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe1_phv_out         */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe1_phv_out     */
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_OFFSET 0x10076
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_BYTE_OFFSET 0x401d8
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe1_phv_out.CNT_ppa_pe1_phv_out_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe1_phv_out::CNT_ppa_pe1_phv_out_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe1_phv_out::CNT_ppa_pe1_phv_out_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_OFFSET 0x10076
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_BYTE_OFFSET 0x401d8
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe1_phv_out.CNT_ppa_pe1_phv_out_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe1_phv_out::CNT_ppa_pe1_phv_out_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe1_phv_out::CNT_ppa_pe1_phv_out_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_OFFSET 0x10077
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_BYTE_OFFSET 0x401dc
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe2_pkt_in                    */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe2_pkt_in          */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe2_pkt_in      */
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_OFFSET 0x10078
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_BYTE_OFFSET 0x401e0
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe2_pkt_in.CNT_ppa_pe2_pkt_in_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe2_pkt_in::CNT_ppa_pe2_pkt_in_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe2_pkt_in::CNT_ppa_pe2_pkt_in_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_OFFSET 0x10078
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_BYTE_OFFSET 0x401e0
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe2_pkt_in.CNT_ppa_pe2_pkt_in_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe2_pkt_in::CNT_ppa_pe2_pkt_in_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe2_pkt_in::CNT_ppa_pe2_pkt_in_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_OFFSET 0x10079
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_BYTE_OFFSET 0x401e4
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe2                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe2                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe2             */
#define CAP_PPA_CSR_CNT_PPA_PE2_OFFSET 0x1007a
#define CAP_PPA_CSR_CNT_PPA_PE2_BYTE_OFFSET 0x401e8
#define CAP_PPA_CSR_CNT_PPA_PE2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe2.CNT_ppa_pe2_0_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe2::CNT_ppa_pe2_0_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe2::CNT_ppa_pe2_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_OFFSET 0x1007a
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_BYTE_OFFSET 0x401e8
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe2.CNT_ppa_pe2_1_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe2::CNT_ppa_pe2_1_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe2::CNT_ppa_pe2_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_OFFSET 0x1007b
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_BYTE_OFFSET 0x401ec
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe2_phv_out                   */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe2_phv_out         */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe2_phv_out     */
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_OFFSET 0x1007c
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_BYTE_OFFSET 0x401f0
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe2_phv_out.CNT_ppa_pe2_phv_out_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe2_phv_out::CNT_ppa_pe2_phv_out_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe2_phv_out::CNT_ppa_pe2_phv_out_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_OFFSET 0x1007c
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_BYTE_OFFSET 0x401f0
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe2_phv_out.CNT_ppa_pe2_phv_out_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe2_phv_out::CNT_ppa_pe2_phv_out_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe2_phv_out::CNT_ppa_pe2_phv_out_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_OFFSET 0x1007d
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_BYTE_OFFSET 0x401f4
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe3_pkt_in                    */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe3_pkt_in          */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe3_pkt_in      */
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_OFFSET 0x1007e
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_BYTE_OFFSET 0x401f8
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe3_pkt_in.CNT_ppa_pe3_pkt_in_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe3_pkt_in::CNT_ppa_pe3_pkt_in_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe3_pkt_in::CNT_ppa_pe3_pkt_in_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_OFFSET 0x1007e
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_BYTE_OFFSET 0x401f8
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe3_pkt_in.CNT_ppa_pe3_pkt_in_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe3_pkt_in::CNT_ppa_pe3_pkt_in_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe3_pkt_in::CNT_ppa_pe3_pkt_in_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_OFFSET 0x1007f
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_BYTE_OFFSET 0x401fc
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe3                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe3                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe3             */
#define CAP_PPA_CSR_CNT_PPA_PE3_OFFSET 0x10080
#define CAP_PPA_CSR_CNT_PPA_PE3_BYTE_OFFSET 0x40200
#define CAP_PPA_CSR_CNT_PPA_PE3_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe3.CNT_ppa_pe3_0_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe3::CNT_ppa_pe3_0_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe3::CNT_ppa_pe3_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_OFFSET 0x10080
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_BYTE_OFFSET 0x40200
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe3.CNT_ppa_pe3_1_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe3::CNT_ppa_pe3_1_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe3::CNT_ppa_pe3_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_OFFSET 0x10081
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_BYTE_OFFSET 0x40204
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe3_phv_out                   */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe3_phv_out         */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe3_phv_out     */
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_OFFSET 0x10082
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_BYTE_OFFSET 0x40208
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe3_phv_out.CNT_ppa_pe3_phv_out_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe3_phv_out::CNT_ppa_pe3_phv_out_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe3_phv_out::CNT_ppa_pe3_phv_out_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_OFFSET 0x10082
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_BYTE_OFFSET 0x40208
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe3_phv_out.CNT_ppa_pe3_phv_out_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe3_phv_out::CNT_ppa_pe3_phv_out_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe3_phv_out::CNT_ppa_pe3_phv_out_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_OFFSET 0x10083
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_BYTE_OFFSET 0x4020c
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe4_pkt_in                    */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe4_pkt_in          */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe4_pkt_in      */
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_OFFSET 0x10084
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_BYTE_OFFSET 0x40210
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe4_pkt_in.CNT_ppa_pe4_pkt_in_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe4_pkt_in::CNT_ppa_pe4_pkt_in_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe4_pkt_in::CNT_ppa_pe4_pkt_in_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_OFFSET 0x10084
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_BYTE_OFFSET 0x40210
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe4_pkt_in.CNT_ppa_pe4_pkt_in_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe4_pkt_in::CNT_ppa_pe4_pkt_in_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe4_pkt_in::CNT_ppa_pe4_pkt_in_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_OFFSET 0x10085
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_BYTE_OFFSET 0x40214
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe4                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe4                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe4             */
#define CAP_PPA_CSR_CNT_PPA_PE4_OFFSET 0x10086
#define CAP_PPA_CSR_CNT_PPA_PE4_BYTE_OFFSET 0x40218
#define CAP_PPA_CSR_CNT_PPA_PE4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe4.CNT_ppa_pe4_0_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe4::CNT_ppa_pe4_0_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe4::CNT_ppa_pe4_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_OFFSET 0x10086
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_BYTE_OFFSET 0x40218
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe4.CNT_ppa_pe4_1_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe4::CNT_ppa_pe4_1_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe4::CNT_ppa_pe4_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_OFFSET 0x10087
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_BYTE_OFFSET 0x4021c
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe4_phv_out                   */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe4_phv_out         */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe4_phv_out     */
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_OFFSET 0x10088
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_BYTE_OFFSET 0x40220
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe4_phv_out.CNT_ppa_pe4_phv_out_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe4_phv_out::CNT_ppa_pe4_phv_out_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe4_phv_out::CNT_ppa_pe4_phv_out_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_OFFSET 0x10088
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_BYTE_OFFSET 0x40220
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe4_phv_out.CNT_ppa_pe4_phv_out_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe4_phv_out::CNT_ppa_pe4_phv_out_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe4_phv_out::CNT_ppa_pe4_phv_out_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_OFFSET 0x10089
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_BYTE_OFFSET 0x40224
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe5_pkt_in                    */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe5_pkt_in          */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe5_pkt_in      */
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_OFFSET 0x1008a
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_BYTE_OFFSET 0x40228
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe5_pkt_in.CNT_ppa_pe5_pkt_in_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe5_pkt_in::CNT_ppa_pe5_pkt_in_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe5_pkt_in::CNT_ppa_pe5_pkt_in_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_OFFSET 0x1008a
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_BYTE_OFFSET 0x40228
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe5_pkt_in.CNT_ppa_pe5_pkt_in_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe5_pkt_in::CNT_ppa_pe5_pkt_in_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe5_pkt_in::CNT_ppa_pe5_pkt_in_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_OFFSET 0x1008b
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_BYTE_OFFSET 0x4022c
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe5                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe5                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe5             */
#define CAP_PPA_CSR_CNT_PPA_PE5_OFFSET 0x1008c
#define CAP_PPA_CSR_CNT_PPA_PE5_BYTE_OFFSET 0x40230
#define CAP_PPA_CSR_CNT_PPA_PE5_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe5.CNT_ppa_pe5_0_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe5::CNT_ppa_pe5_0_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe5::CNT_ppa_pe5_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_OFFSET 0x1008c
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_BYTE_OFFSET 0x40230
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe5.CNT_ppa_pe5_1_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe5::CNT_ppa_pe5_1_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe5::CNT_ppa_pe5_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_OFFSET 0x1008d
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_BYTE_OFFSET 0x40234
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe5_phv_out                   */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe5_phv_out         */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe5_phv_out     */
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_OFFSET 0x1008e
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_BYTE_OFFSET 0x40238
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe5_phv_out.CNT_ppa_pe5_phv_out_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe5_phv_out::CNT_ppa_pe5_phv_out_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe5_phv_out::CNT_ppa_pe5_phv_out_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_OFFSET 0x1008e
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_BYTE_OFFSET 0x40238
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe5_phv_out.CNT_ppa_pe5_phv_out_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe5_phv_out::CNT_ppa_pe5_phv_out_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe5_phv_out::CNT_ppa_pe5_phv_out_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_OFFSET 0x1008f
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_BYTE_OFFSET 0x4023c
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe6_pkt_in                    */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe6_pkt_in          */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe6_pkt_in      */
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_OFFSET 0x10090
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_BYTE_OFFSET 0x40240
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe6_pkt_in.CNT_ppa_pe6_pkt_in_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe6_pkt_in::CNT_ppa_pe6_pkt_in_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe6_pkt_in::CNT_ppa_pe6_pkt_in_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_OFFSET 0x10090
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_BYTE_OFFSET 0x40240
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe6_pkt_in.CNT_ppa_pe6_pkt_in_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe6_pkt_in::CNT_ppa_pe6_pkt_in_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe6_pkt_in::CNT_ppa_pe6_pkt_in_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_OFFSET 0x10091
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_BYTE_OFFSET 0x40244
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe6                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe6                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe6             */
#define CAP_PPA_CSR_CNT_PPA_PE6_OFFSET 0x10092
#define CAP_PPA_CSR_CNT_PPA_PE6_BYTE_OFFSET 0x40248
#define CAP_PPA_CSR_CNT_PPA_PE6_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe6.CNT_ppa_pe6_0_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe6::CNT_ppa_pe6_0_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe6::CNT_ppa_pe6_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_OFFSET 0x10092
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_BYTE_OFFSET 0x40248
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe6.CNT_ppa_pe6_1_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe6::CNT_ppa_pe6_1_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe6::CNT_ppa_pe6_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_OFFSET 0x10093
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_BYTE_OFFSET 0x4024c
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe6_phv_out                   */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe6_phv_out         */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe6_phv_out     */
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_OFFSET 0x10094
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_BYTE_OFFSET 0x40250
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe6_phv_out.CNT_ppa_pe6_phv_out_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe6_phv_out::CNT_ppa_pe6_phv_out_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe6_phv_out::CNT_ppa_pe6_phv_out_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_OFFSET 0x10094
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_BYTE_OFFSET 0x40250
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe6_phv_out.CNT_ppa_pe6_phv_out_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe6_phv_out::CNT_ppa_pe6_phv_out_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe6_phv_out::CNT_ppa_pe6_phv_out_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_OFFSET 0x10095
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_BYTE_OFFSET 0x40254
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe7_pkt_in                    */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe7_pkt_in          */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe7_pkt_in      */
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_OFFSET 0x10096
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_BYTE_OFFSET 0x40258
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe7_pkt_in.CNT_ppa_pe7_pkt_in_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe7_pkt_in::CNT_ppa_pe7_pkt_in_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe7_pkt_in::CNT_ppa_pe7_pkt_in_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_OFFSET 0x10096
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_BYTE_OFFSET 0x40258
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe7_pkt_in.CNT_ppa_pe7_pkt_in_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe7_pkt_in::CNT_ppa_pe7_pkt_in_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe7_pkt_in::CNT_ppa_pe7_pkt_in_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_OFFSET 0x10097
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_BYTE_OFFSET 0x4025c
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe7                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe7                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe7             */
#define CAP_PPA_CSR_CNT_PPA_PE7_OFFSET 0x10098
#define CAP_PPA_CSR_CNT_PPA_PE7_BYTE_OFFSET 0x40260
#define CAP_PPA_CSR_CNT_PPA_PE7_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe7.CNT_ppa_pe7_0_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe7::CNT_ppa_pe7_0_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe7::CNT_ppa_pe7_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_OFFSET 0x10098
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_BYTE_OFFSET 0x40260
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe7.CNT_ppa_pe7_1_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe7::CNT_ppa_pe7_1_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe7::CNT_ppa_pe7_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_OFFSET 0x10099
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_BYTE_OFFSET 0x40264
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe7_phv_out                   */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe7_phv_out         */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe7_phv_out     */
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_OFFSET 0x1009a
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_BYTE_OFFSET 0x40268
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe7_phv_out.CNT_ppa_pe7_phv_out_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe7_phv_out::CNT_ppa_pe7_phv_out_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe7_phv_out::CNT_ppa_pe7_phv_out_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_OFFSET 0x1009a
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_BYTE_OFFSET 0x40268
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe7_phv_out.CNT_ppa_pe7_phv_out_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe7_phv_out::CNT_ppa_pe7_phv_out_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe7_phv_out::CNT_ppa_pe7_phv_out_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_OFFSET 0x1009b
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_BYTE_OFFSET 0x4026c
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe8_pkt_in                    */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe8_pkt_in          */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe8_pkt_in      */
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_OFFSET 0x1009c
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_BYTE_OFFSET 0x40270
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe8_pkt_in.CNT_ppa_pe8_pkt_in_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe8_pkt_in::CNT_ppa_pe8_pkt_in_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe8_pkt_in::CNT_ppa_pe8_pkt_in_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_OFFSET 0x1009c
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_BYTE_OFFSET 0x40270
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe8_pkt_in.CNT_ppa_pe8_pkt_in_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe8_pkt_in::CNT_ppa_pe8_pkt_in_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe8_pkt_in::CNT_ppa_pe8_pkt_in_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_OFFSET 0x1009d
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_BYTE_OFFSET 0x40274
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe8                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe8                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe8             */
#define CAP_PPA_CSR_CNT_PPA_PE8_OFFSET 0x1009e
#define CAP_PPA_CSR_CNT_PPA_PE8_BYTE_OFFSET 0x40278
#define CAP_PPA_CSR_CNT_PPA_PE8_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe8.CNT_ppa_pe8_0_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe8::CNT_ppa_pe8_0_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe8::CNT_ppa_pe8_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_OFFSET 0x1009e
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_BYTE_OFFSET 0x40278
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe8.CNT_ppa_pe8_1_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe8::CNT_ppa_pe8_1_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe8::CNT_ppa_pe8_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_OFFSET 0x1009f
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_BYTE_OFFSET 0x4027c
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe8_phv_out                   */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe8_phv_out         */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe8_phv_out     */
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_OFFSET 0x100a0
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_BYTE_OFFSET 0x40280
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe8_phv_out.CNT_ppa_pe8_phv_out_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe8_phv_out::CNT_ppa_pe8_phv_out_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe8_phv_out::CNT_ppa_pe8_phv_out_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_OFFSET 0x100a0
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_BYTE_OFFSET 0x40280
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe8_phv_out.CNT_ppa_pe8_phv_out_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe8_phv_out::CNT_ppa_pe8_phv_out_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe8_phv_out::CNT_ppa_pe8_phv_out_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_OFFSET 0x100a1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_BYTE_OFFSET 0x40284
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe9_pkt_in                    */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe9_pkt_in          */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe9_pkt_in      */
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_OFFSET 0x100a2
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_BYTE_OFFSET 0x40288
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe9_pkt_in.CNT_ppa_pe9_pkt_in_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe9_pkt_in::CNT_ppa_pe9_pkt_in_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe9_pkt_in::CNT_ppa_pe9_pkt_in_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_OFFSET 0x100a2
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_BYTE_OFFSET 0x40288
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe9_pkt_in.CNT_ppa_pe9_pkt_in_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe9_pkt_in::CNT_ppa_pe9_pkt_in_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe9_pkt_in::CNT_ppa_pe9_pkt_in_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_OFFSET 0x100a3
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_BYTE_OFFSET 0x4028c
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe9                           */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe9                 */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe9             */
#define CAP_PPA_CSR_CNT_PPA_PE9_OFFSET 0x100a4
#define CAP_PPA_CSR_CNT_PPA_PE9_BYTE_OFFSET 0x40290
#define CAP_PPA_CSR_CNT_PPA_PE9_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe9.CNT_ppa_pe9_0_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe9::CNT_ppa_pe9_0_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe9::CNT_ppa_pe9_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_OFFSET 0x100a4
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_BYTE_OFFSET 0x40290
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe9.CNT_ppa_pe9_1_2               */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe9::CNT_ppa_pe9_1_2     */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe9::CNT_ppa_pe9_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_OFFSET 0x100a5
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_BYTE_OFFSET 0x40294
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.CNT_ppa_pe9_phv_out                   */
/* Wide Register type referenced: cap_ppa_csr::CNT_ppa_pe9_phv_out         */
/* Wide Register template referenced: cap_ppa_csr::CNT_ppa_pe9_phv_out     */
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_OFFSET 0x100a6
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_BYTE_OFFSET 0x40298
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_ppa_pe9_phv_out.CNT_ppa_pe9_phv_out_0_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe9_phv_out::CNT_ppa_pe9_phv_out_0_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe9_phv_out::CNT_ppa_pe9_phv_out_0_2 */
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_OFFSET 0x100a6
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_BYTE_OFFSET 0x40298
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_ppa_pe9_phv_out.CNT_ppa_pe9_phv_out_1_2 */
/* Register type referenced: cap_ppa_csr::CNT_ppa_pe9_phv_out::CNT_ppa_pe9_phv_out_1_2 */
/* Register template referenced: cap_ppa_csr::CNT_ppa_pe9_phv_out::CNT_ppa_pe9_phv_out_1_2 */
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_OFFSET 0x100a7
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_BYTE_OFFSET 0x4029c
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr.csr_intr                                   */
/* Register type referenced: cap_ppa_csr::csr_intr                         */
/* Register template referenced: cap_ppa_csr::csr_intr                     */
#define CAP_PPA_CSR_CSR_INTR_OFFSET 0x100a8
#define CAP_PPA_CSR_CSR_INTR_BYTE_OFFSET 0x402a0
#define CAP_PPA_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PPA_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PPA_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_ppa_csr.int_groups                                    */
/* Group type referenced: cap_ppa_csr::int_groups                          */
/* Group template referenced: cap_ppa_csr::intgrp_status                   */
#define CAP_PPA_CSR_INT_GROUPS_OFFSET 0x100ac
#define CAP_PPA_CSR_INT_GROUPS_BYTE_OFFSET 0x402b0
#define CAP_PPA_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_bndl0                                     */
/* Group type referenced: cap_ppa_csr::int_bndl0                           */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_BNDL0_OFFSET 0x100b0
#define CAP_PPA_CSR_INT_BNDL0_BYTE_OFFSET 0x402c0
#define CAP_PPA_CSR_INT_BNDL0_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_bndl1                                     */
/* Group type referenced: cap_ppa_csr::int_bndl1                           */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_BNDL1_OFFSET 0x100b4
#define CAP_PPA_CSR_INT_BNDL1_BYTE_OFFSET 0x402d0
#define CAP_PPA_CSR_INT_BNDL1_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_ecc                                       */
/* Group type referenced: cap_ppa_csr::int_ecc                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_ECC_OFFSET 0x100b8
#define CAP_PPA_CSR_INT_ECC_BYTE_OFFSET 0x402e0
#define CAP_PPA_CSR_INT_ECC_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_fifo1                                     */
/* Group type referenced: cap_ppa_csr::int_fifo1                           */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_FIFO1_OFFSET 0x100bc
#define CAP_PPA_CSR_INT_FIFO1_BYTE_OFFSET 0x402f0
#define CAP_PPA_CSR_INT_FIFO1_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_fifo2                                     */
/* Group type referenced: cap_ppa_csr::int_fifo2                           */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_FIFO2_OFFSET 0x100c0
#define CAP_PPA_CSR_INT_FIFO2_BYTE_OFFSET 0x40300
#define CAP_PPA_CSR_INT_FIFO2_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pe0                                       */
/* Group type referenced: cap_ppa_csr::int_pe0                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PE0_OFFSET 0x100c4
#define CAP_PPA_CSR_INT_PE0_BYTE_OFFSET 0x40310
#define CAP_PPA_CSR_INT_PE0_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pe1                                       */
/* Group type referenced: cap_ppa_csr::int_pe1                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PE1_OFFSET 0x100c8
#define CAP_PPA_CSR_INT_PE1_BYTE_OFFSET 0x40320
#define CAP_PPA_CSR_INT_PE1_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pe2                                       */
/* Group type referenced: cap_ppa_csr::int_pe2                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PE2_OFFSET 0x100cc
#define CAP_PPA_CSR_INT_PE2_BYTE_OFFSET 0x40330
#define CAP_PPA_CSR_INT_PE2_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pe3                                       */
/* Group type referenced: cap_ppa_csr::int_pe3                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PE3_OFFSET 0x100d0
#define CAP_PPA_CSR_INT_PE3_BYTE_OFFSET 0x40340
#define CAP_PPA_CSR_INT_PE3_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pe4                                       */
/* Group type referenced: cap_ppa_csr::int_pe4                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PE4_OFFSET 0x100d4
#define CAP_PPA_CSR_INT_PE4_BYTE_OFFSET 0x40350
#define CAP_PPA_CSR_INT_PE4_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pe5                                       */
/* Group type referenced: cap_ppa_csr::int_pe5                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PE5_OFFSET 0x100d8
#define CAP_PPA_CSR_INT_PE5_BYTE_OFFSET 0x40360
#define CAP_PPA_CSR_INT_PE5_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pe6                                       */
/* Group type referenced: cap_ppa_csr::int_pe6                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PE6_OFFSET 0x100dc
#define CAP_PPA_CSR_INT_PE6_BYTE_OFFSET 0x40370
#define CAP_PPA_CSR_INT_PE6_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pe7                                       */
/* Group type referenced: cap_ppa_csr::int_pe7                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PE7_OFFSET 0x100e0
#define CAP_PPA_CSR_INT_PE7_BYTE_OFFSET 0x40380
#define CAP_PPA_CSR_INT_PE7_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pe8                                       */
/* Group type referenced: cap_ppa_csr::int_pe8                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PE8_OFFSET 0x100e4
#define CAP_PPA_CSR_INT_PE8_BYTE_OFFSET 0x40390
#define CAP_PPA_CSR_INT_PE8_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pe9                                       */
/* Group type referenced: cap_ppa_csr::int_pe9                             */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PE9_OFFSET 0x100e8
#define CAP_PPA_CSR_INT_PE9_BYTE_OFFSET 0x403a0
#define CAP_PPA_CSR_INT_PE9_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_pa                                        */
/* Group type referenced: cap_ppa_csr::int_pa                              */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_PA_OFFSET 0x100ec
#define CAP_PPA_CSR_INT_PA_BYTE_OFFSET 0x403b0
#define CAP_PPA_CSR_INT_PA_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_WRITE_ACCESS 1
/* Group member: cap_ppa_csr.int_intf                                      */
/* Group type referenced: cap_ppa_csr::int_intf                            */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_INTF_OFFSET 0x100f0
#define CAP_PPA_CSR_INT_INTF_BYTE_OFFSET 0x403c0
#define CAP_PPA_CSR_INT_INTF_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_WRITE_ACCESS 1
/* Register member: cap_ppa_csr.cfg_pkt_mem                                */
/* Register type referenced: cap_ppa_csr::cfg_pkt_mem                      */
/* Register template referenced: cap_ppa_csr::cfg_pkt_mem                  */
#define CAP_PPA_CSR_CFG_PKT_MEM_OFFSET 0x100f4
#define CAP_PPA_CSR_CFG_PKT_MEM_BYTE_OFFSET 0x403d0
#define CAP_PPA_CSR_CFG_PKT_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PKT_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PKT_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PKT_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PKT_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PKT_MEM_WRITE_MASK 0x00000007
/* Register member: cap_ppa_csr.sta_pkt_mem                                */
/* Register type referenced: cap_ppa_csr::sta_pkt_mem                      */
/* Register template referenced: cap_ppa_csr::sta_pkt_mem                  */
#define CAP_PPA_CSR_STA_PKT_MEM_OFFSET 0x100f5
#define CAP_PPA_CSR_STA_PKT_MEM_BYTE_OFFSET 0x403d4
#define CAP_PPA_CSR_STA_PKT_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PKT_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PKT_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PKT_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_bndl0_state_lkp_sram                   */
/* Register type referenced: cap_ppa_csr::cfg_bndl0_state_lkp_sram         */
/* Register template referenced: cap_ppa_csr::cfg_bndl0_state_lkp_sram     */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_OFFSET 0x100f6
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BYTE_OFFSET 0x403d8
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_WRITE_MASK 0x0000000f
/* Wide Register member: cap_ppa_csr.sta_bndl0_state_lkp_sram              */
/* Wide Register type referenced: cap_ppa_csr::sta_bndl0_state_lkp_sram    */
/* Wide Register template referenced: cap_ppa_csr::sta_bndl0_state_lkp_sram */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_OFFSET 0x100f8
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_BYTE_OFFSET 0x403e0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_bndl0_state_lkp_sram.sta_bndl0_state_lkp_sram_0_3 */
/* Register type referenced: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_0_3 */
/* Register template referenced: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_0_3 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_OFFSET 0x100f8
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_BYTE_OFFSET 0x403e0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_bndl0_state_lkp_sram.sta_bndl0_state_lkp_sram_1_3 */
/* Register type referenced: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_1_3 */
/* Register template referenced: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_1_3 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_OFFSET 0x100f9
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_BYTE_OFFSET 0x403e4
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_bndl0_state_lkp_sram.sta_bndl0_state_lkp_sram_2_3 */
/* Register type referenced: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_2_3 */
/* Register template referenced: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_2_3 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_OFFSET 0x100fa
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BYTE_OFFSET 0x403e8
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_RESET_MASK 0xfffffff8
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_bndl1_state_lkp_sram                   */
/* Register type referenced: cap_ppa_csr::cfg_bndl1_state_lkp_sram         */
/* Register template referenced: cap_ppa_csr::cfg_bndl1_state_lkp_sram     */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_OFFSET 0x100fc
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BYTE_OFFSET 0x403f0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_WRITE_MASK 0x0000000f
/* Wide Register member: cap_ppa_csr.sta_bndl1_state_lkp_sram              */
/* Wide Register type referenced: cap_ppa_csr::sta_bndl1_state_lkp_sram    */
/* Wide Register template referenced: cap_ppa_csr::sta_bndl1_state_lkp_sram */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_OFFSET 0x10100
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_BYTE_OFFSET 0x40400
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_bndl1_state_lkp_sram.sta_bndl1_state_lkp_sram_0_3 */
/* Register type referenced: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_0_3 */
/* Register template referenced: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_0_3 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_OFFSET 0x10100
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_BYTE_OFFSET 0x40400
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_bndl1_state_lkp_sram.sta_bndl1_state_lkp_sram_1_3 */
/* Register type referenced: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_1_3 */
/* Register template referenced: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_1_3 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_OFFSET 0x10101
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_BYTE_OFFSET 0x40404
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_bndl1_state_lkp_sram.sta_bndl1_state_lkp_sram_2_3 */
/* Register type referenced: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_2_3 */
/* Register template referenced: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_2_3 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_OFFSET 0x10102
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BYTE_OFFSET 0x40408
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_RESET_MASK 0xfffffff8
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_bndl0_inq_mem                          */
/* Register type referenced: cap_ppa_csr::cfg_bndl0_inq_mem                */
/* Register template referenced: cap_ppa_csr::cfg_bndl0_inq_mem            */
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_OFFSET 0x10104
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BYTE_OFFSET 0x40410
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_bndl0_inq_mem                          */
/* Register type referenced: cap_ppa_csr::sta_bndl0_inq_mem                */
/* Register template referenced: cap_ppa_csr::sta_bndl0_inq_mem            */
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_OFFSET 0x10105
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BYTE_OFFSET 0x40414
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_bndl1_inq_mem                          */
/* Register type referenced: cap_ppa_csr::cfg_bndl1_inq_mem                */
/* Register template referenced: cap_ppa_csr::cfg_bndl1_inq_mem            */
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_OFFSET 0x10106
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BYTE_OFFSET 0x40418
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_bndl1_inq_mem                          */
/* Register type referenced: cap_ppa_csr::sta_bndl1_inq_mem                */
/* Register template referenced: cap_ppa_csr::sta_bndl1_inq_mem            */
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_OFFSET 0x10107
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BYTE_OFFSET 0x4041c
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_outq_phv_mem                           */
/* Register type referenced: cap_ppa_csr::cfg_outq_phv_mem                 */
/* Register template referenced: cap_ppa_csr::cfg_outq_phv_mem             */
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_OFFSET 0x10108
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BYTE_OFFSET 0x40420
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_outq_phv_mem                           */
/* Register type referenced: cap_ppa_csr::sta_outq_phv_mem                 */
/* Register template referenced: cap_ppa_csr::sta_outq_phv_mem             */
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_OFFSET 0x10109
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BYTE_OFFSET 0x40424
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_outq_ohi_mem                           */
/* Register type referenced: cap_ppa_csr::cfg_outq_ohi_mem                 */
/* Register template referenced: cap_ppa_csr::cfg_outq_ohi_mem             */
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_OFFSET 0x1010a
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BYTE_OFFSET 0x40428
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_outq_ohi_mem                           */
/* Register type referenced: cap_ppa_csr::sta_outq_ohi_mem                 */
/* Register template referenced: cap_ppa_csr::sta_outq_ohi_mem             */
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_OFFSET 0x1010b
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BYTE_OFFSET 0x4042c
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_bndl0_state_lkp_tcam                   */
/* Register type referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam         */
/* Register template referenced: cap_ppa_csr::cfg_bndl0_state_lkp_tcam     */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_OFFSET 0x1010c
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BYTE_OFFSET 0x40430
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_bndl0_state_lkp_tcam                   */
/* Register type referenced: cap_ppa_csr::sta_bndl0_state_lkp_tcam         */
/* Register template referenced: cap_ppa_csr::sta_bndl0_state_lkp_tcam     */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_OFFSET 0x1010d
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BYTE_OFFSET 0x40434
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_bndl1_state_lkp_tcam                   */
/* Register type referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam         */
/* Register template referenced: cap_ppa_csr::cfg_bndl1_state_lkp_tcam     */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_OFFSET 0x1010e
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BYTE_OFFSET 0x40438
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_bndl1_state_lkp_tcam                   */
/* Register type referenced: cap_ppa_csr::sta_bndl1_state_lkp_tcam         */
/* Register template referenced: cap_ppa_csr::sta_bndl1_state_lkp_tcam     */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_OFFSET 0x1010f
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BYTE_OFFSET 0x4043c
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_pe0_phv_mem                            */
/* Register type referenced: cap_ppa_csr::cfg_pe0_phv_mem                  */
/* Register template referenced: cap_ppa_csr::cfg_pe0_phv_mem              */
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_OFFSET 0x10110
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BYTE_OFFSET 0x40440
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_pe0_phv_mem                            */
/* Register type referenced: cap_ppa_csr::sta_pe0_phv_mem                  */
/* Register template referenced: cap_ppa_csr::sta_pe0_phv_mem              */
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_OFFSET 0x10111
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BYTE_OFFSET 0x40444
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_pe1_phv_mem                            */
/* Register type referenced: cap_ppa_csr::cfg_pe1_phv_mem                  */
/* Register template referenced: cap_ppa_csr::cfg_pe1_phv_mem              */
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_OFFSET 0x10112
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BYTE_OFFSET 0x40448
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_pe1_phv_mem                            */
/* Register type referenced: cap_ppa_csr::sta_pe1_phv_mem                  */
/* Register template referenced: cap_ppa_csr::sta_pe1_phv_mem              */
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_OFFSET 0x10113
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BYTE_OFFSET 0x4044c
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_pe2_phv_mem                            */
/* Register type referenced: cap_ppa_csr::cfg_pe2_phv_mem                  */
/* Register template referenced: cap_ppa_csr::cfg_pe2_phv_mem              */
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_OFFSET 0x10114
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BYTE_OFFSET 0x40450
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_pe2_phv_mem                            */
/* Register type referenced: cap_ppa_csr::sta_pe2_phv_mem                  */
/* Register template referenced: cap_ppa_csr::sta_pe2_phv_mem              */
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_OFFSET 0x10115
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BYTE_OFFSET 0x40454
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_pe3_phv_mem                            */
/* Register type referenced: cap_ppa_csr::cfg_pe3_phv_mem                  */
/* Register template referenced: cap_ppa_csr::cfg_pe3_phv_mem              */
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_OFFSET 0x10116
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BYTE_OFFSET 0x40458
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_pe3_phv_mem                            */
/* Register type referenced: cap_ppa_csr::sta_pe3_phv_mem                  */
/* Register template referenced: cap_ppa_csr::sta_pe3_phv_mem              */
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_OFFSET 0x10117
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BYTE_OFFSET 0x4045c
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_pe4_phv_mem                            */
/* Register type referenced: cap_ppa_csr::cfg_pe4_phv_mem                  */
/* Register template referenced: cap_ppa_csr::cfg_pe4_phv_mem              */
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_OFFSET 0x10118
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BYTE_OFFSET 0x40460
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_pe4_phv_mem                            */
/* Register type referenced: cap_ppa_csr::sta_pe4_phv_mem                  */
/* Register template referenced: cap_ppa_csr::sta_pe4_phv_mem              */
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_OFFSET 0x10119
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BYTE_OFFSET 0x40464
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_pe5_phv_mem                            */
/* Register type referenced: cap_ppa_csr::cfg_pe5_phv_mem                  */
/* Register template referenced: cap_ppa_csr::cfg_pe5_phv_mem              */
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_OFFSET 0x1011a
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BYTE_OFFSET 0x40468
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_pe5_phv_mem                            */
/* Register type referenced: cap_ppa_csr::sta_pe5_phv_mem                  */
/* Register template referenced: cap_ppa_csr::sta_pe5_phv_mem              */
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_OFFSET 0x1011b
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BYTE_OFFSET 0x4046c
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_pe6_phv_mem                            */
/* Register type referenced: cap_ppa_csr::cfg_pe6_phv_mem                  */
/* Register template referenced: cap_ppa_csr::cfg_pe6_phv_mem              */
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_OFFSET 0x1011c
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BYTE_OFFSET 0x40470
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_pe6_phv_mem                            */
/* Register type referenced: cap_ppa_csr::sta_pe6_phv_mem                  */
/* Register template referenced: cap_ppa_csr::sta_pe6_phv_mem              */
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_OFFSET 0x1011d
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BYTE_OFFSET 0x40474
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_pe7_phv_mem                            */
/* Register type referenced: cap_ppa_csr::cfg_pe7_phv_mem                  */
/* Register template referenced: cap_ppa_csr::cfg_pe7_phv_mem              */
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_OFFSET 0x1011e
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BYTE_OFFSET 0x40478
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_pe7_phv_mem                            */
/* Register type referenced: cap_ppa_csr::sta_pe7_phv_mem                  */
/* Register template referenced: cap_ppa_csr::sta_pe7_phv_mem              */
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_OFFSET 0x1011f
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BYTE_OFFSET 0x4047c
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_pe8_phv_mem                            */
/* Register type referenced: cap_ppa_csr::cfg_pe8_phv_mem                  */
/* Register template referenced: cap_ppa_csr::cfg_pe8_phv_mem              */
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_OFFSET 0x10120
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BYTE_OFFSET 0x40480
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_pe8_phv_mem                            */
/* Register type referenced: cap_ppa_csr::sta_pe8_phv_mem                  */
/* Register template referenced: cap_ppa_csr::sta_pe8_phv_mem              */
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_OFFSET 0x10121
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BYTE_OFFSET 0x40484
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_pe9_phv_mem                            */
/* Register type referenced: cap_ppa_csr::cfg_pe9_phv_mem                  */
/* Register template referenced: cap_ppa_csr::cfg_pe9_phv_mem              */
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_OFFSET 0x10122
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BYTE_OFFSET 0x40488
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr.sta_pe9_phv_mem                            */
/* Register type referenced: cap_ppa_csr::sta_pe9_phv_mem                  */
/* Register template referenced: cap_ppa_csr::sta_pe9_phv_mem              */
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_OFFSET 0x10123
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BYTE_OFFSET 0x4048c
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_sw_phv_global                          */
/* Register type referenced: cap_ppa_csr::cfg_sw_phv_global                */
/* Register template referenced: cap_ppa_csr::cfg_sw_phv_global            */
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_OFFSET 0x10124
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_BYTE_OFFSET 0x40490
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_RESET_VALUE 0x00000001
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_WRITE_MASK 0x00000003
/* Register member: cap_ppa_csr.cfg_sw_phv_control                         */
/* Register type referenced: cap_ppa_csr::cfg_sw_phv_control               */
/* Register template referenced: cap_ppa_csr::cfg_sw_phv_control           */
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_OFFSET 0x10128
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_BYTE_OFFSET 0x404a0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_WRITE_MASK 0x0000007f
/* Wide Register member: cap_ppa_csr.cfg_sw_phv_config                     */
/* Wide Register type referenced: cap_ppa_csr::cfg_sw_phv_config           */
/* Wide Register template referenced: cap_ppa_csr::cfg_sw_phv_config       */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_OFFSET 0x10140
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_BYTE_OFFSET 0x40500
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_sw_phv_config.cfg_sw_phv_config_0_4   */
/* Register type referenced: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4 */
/* Register template referenced: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_OFFSET 0x10140
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_BYTE_OFFSET 0x40500
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_sw_phv_config.cfg_sw_phv_config_1_4   */
/* Register type referenced: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4 */
/* Register template referenced: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_OFFSET 0x10141
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_BYTE_OFFSET 0x40504
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_sw_phv_config.cfg_sw_phv_config_2_4   */
/* Register type referenced: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4 */
/* Register template referenced: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_OFFSET 0x10142
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_BYTE_OFFSET 0x40508
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_sw_phv_config.cfg_sw_phv_config_3_4   */
/* Register type referenced: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_3_4 */
/* Register template referenced: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_3_4 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_OFFSET 0x10143
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_BYTE_OFFSET 0x4050c
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_ppa_csr.sta_sw_phv_state                      */
/* Wide Register type referenced: cap_ppa_csr::sta_sw_phv_state            */
/* Wide Register template referenced: cap_ppa_csr::sta_sw_phv_state        */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_OFFSET 0x10160
#define CAP_PPA_CSR_STA_SW_PHV_STATE_BYTE_OFFSET 0x40580
#define CAP_PPA_CSR_STA_SW_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_sw_phv_state.sta_sw_phv_state_0_3     */
/* Register type referenced: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_0_3 */
/* Register template referenced: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_0_3 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_OFFSET 0x10160
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_BYTE_OFFSET 0x40580
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_sw_phv_state.sta_sw_phv_state_1_3     */
/* Register type referenced: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_1_3 */
/* Register template referenced: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_1_3 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_OFFSET 0x10161
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_BYTE_OFFSET 0x40584
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_sw_phv_state.sta_sw_phv_state_2_3     */
/* Register type referenced: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_2_3 */
/* Register template referenced: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_2_3 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_OFFSET 0x10162
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_BYTE_OFFSET 0x40588
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_RESET_MASK 0xffe00000
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_WRITE_MASK 0x00000000
/* Wide Memory member: cap_ppa_csr.dhs_sw_phv_mem                          */
/* Wide Memory type referenced: cap_ppa_csr::dhs_sw_phv_mem                */
/* Wide Memory template referenced: cap_ppa_csr::dhs_sw_phv_mem            */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_OFFSET 0x10200
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_BYTE_OFFSET 0x40800
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_WRITE_ACCESS 1
/* Register member: cap_ppa_csr.cfg_sw_phv_mem                             */
/* Register type referenced: cap_ppa_csr::cfg_sw_phv_mem                   */
/* Register template referenced: cap_ppa_csr::cfg_sw_phv_mem               */
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_OFFSET 0x10400
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BYTE_OFFSET 0x41000
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_WRITE_MASK 0x0000000f
/* Register member: cap_ppa_csr.sta_sw_phv_mem                             */
/* Register type referenced: cap_ppa_csr::sta_sw_phv_mem                   */
/* Register template referenced: cap_ppa_csr::sta_sw_phv_mem               */
#define CAP_PPA_CSR_STA_SW_PHV_MEM_OFFSET 0x10401
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BYTE_OFFSET 0x41004
#define CAP_PPA_CSR_STA_SW_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_SW_PHV_MEM_RESET_MASK 0xf0000000
#define CAP_PPA_CSR_STA_SW_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_SW_PHV_MEM_WRITE_MASK 0x00000000
/* Group member: cap_ppa_csr.int_sw_phv_mem                                */
/* Group type referenced: cap_ppa_csr::int_sw_phv_mem                      */
/* Group template referenced: cap_ppa_csr::intgrp                          */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_OFFSET 0x10404
#define CAP_PPA_CSR_INT_SW_PHV_MEM_BYTE_OFFSET 0x41010
#define CAP_PPA_CSR_INT_SW_PHV_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_WRITE_ACCESS 1
/* Register member: cap_ppa_csr.sta_reorder_phv_not_sop_err                */
/* Register type referenced: cap_ppa_csr::sta_reorder_phv_not_sop_err      */
/* Register template referenced: cap_ppa_csr::sta_reorder_phv_not_sop_err  */
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_OFFSET 0x10408
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_BYTE_OFFSET 0x41020
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_RESET_MASK 0xfff00000
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_reorder                           */
/* Wide Register type referenced: cap_ppa_csr::sta_reorder                 */
/* Wide Register template referenced: cap_ppa_csr::sta_reorder             */
#define CAP_PPA_CSR_STA_REORDER_OFFSET 0x1040a
#define CAP_PPA_CSR_STA_REORDER_BYTE_OFFSET 0x41028
#define CAP_PPA_CSR_STA_REORDER_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_reorder.sta_reorder_0_2               */
/* Register type referenced: cap_ppa_csr::sta_reorder::sta_reorder_0_2     */
/* Register template referenced: cap_ppa_csr::sta_reorder::sta_reorder_0_2 */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_OFFSET 0x1040a
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_BYTE_OFFSET 0x41028
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_reorder.sta_reorder_1_2               */
/* Register type referenced: cap_ppa_csr::sta_reorder::sta_reorder_1_2     */
/* Register template referenced: cap_ppa_csr::sta_reorder::sta_reorder_1_2 */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_OFFSET 0x1040b
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_BYTE_OFFSET 0x4102c
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_RESET_MASK 0xf8000000
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.sta_csum0                                  */
/* Register type referenced: cap_ppa_csr::sta_csum0                        */
/* Register template referenced: cap_ppa_csr::sta_csum0                    */
#define CAP_PPA_CSR_STA_CSUM0_OFFSET 0x1040c
#define CAP_PPA_CSR_STA_CSUM0_BYTE_OFFSET 0x41030
#define CAP_PPA_CSR_STA_CSUM0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CSUM0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CSUM0_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_CSUM0_RESET_MASK 0xfffffc00
#define CAP_PPA_CSR_STA_CSUM0_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_CSUM0_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.sta_csum1                                  */
/* Register type referenced: cap_ppa_csr::sta_csum1                        */
/* Register template referenced: cap_ppa_csr::sta_csum1                    */
#define CAP_PPA_CSR_STA_CSUM1_OFFSET 0x1040d
#define CAP_PPA_CSR_STA_CSUM1_BYTE_OFFSET 0x41034
#define CAP_PPA_CSR_STA_CSUM1_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CSUM1_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CSUM1_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_CSUM1_RESET_MASK 0xfffffc00
#define CAP_PPA_CSR_STA_CSUM1_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_CSUM1_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.sta_csum2                                  */
/* Register type referenced: cap_ppa_csr::sta_csum2                        */
/* Register template referenced: cap_ppa_csr::sta_csum2                    */
#define CAP_PPA_CSR_STA_CSUM2_OFFSET 0x1040e
#define CAP_PPA_CSR_STA_CSUM2_BYTE_OFFSET 0x41038
#define CAP_PPA_CSR_STA_CSUM2_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CSUM2_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CSUM2_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_CSUM2_RESET_MASK 0xfffffc00
#define CAP_PPA_CSR_STA_CSUM2_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_CSUM2_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.sta_csum3                                  */
/* Register type referenced: cap_ppa_csr::sta_csum3                        */
/* Register template referenced: cap_ppa_csr::sta_csum3                    */
#define CAP_PPA_CSR_STA_CSUM3_OFFSET 0x1040f
#define CAP_PPA_CSR_STA_CSUM3_BYTE_OFFSET 0x4103c
#define CAP_PPA_CSR_STA_CSUM3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CSUM3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CSUM3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_CSUM3_RESET_MASK 0xfffffc00
#define CAP_PPA_CSR_STA_CSUM3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_CSUM3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.sta_csum4                                  */
/* Register type referenced: cap_ppa_csr::sta_csum4                        */
/* Register template referenced: cap_ppa_csr::sta_csum4                    */
#define CAP_PPA_CSR_STA_CSUM4_OFFSET 0x10410
#define CAP_PPA_CSR_STA_CSUM4_BYTE_OFFSET 0x41040
#define CAP_PPA_CSR_STA_CSUM4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CSUM4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CSUM4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_CSUM4_RESET_MASK 0xfffffc00
#define CAP_PPA_CSR_STA_CSUM4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_CSUM4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.sta_chkr_seq_id                            */
/* Register type referenced: cap_ppa_csr::sta_chkr_seq_id                  */
/* Register template referenced: cap_ppa_csr::sta_chkr_seq_id              */
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_OFFSET 0x10411
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_BYTE_OFFSET 0x41044
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_RESET_MASK 0xffffc000
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_pe0                               */
/* Wide Register type referenced: cap_ppa_csr::sta_pe0                     */
/* Wide Register template referenced: cap_ppa_csr::sta_pe0                 */
#define CAP_PPA_CSR_STA_PE0_OFFSET 0x10414
#define CAP_PPA_CSR_STA_PE0_BYTE_OFFSET 0x41050
#define CAP_PPA_CSR_STA_PE0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_pe0.sta_pe0_0_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe0::sta_pe0_0_4             */
/* Register template referenced: cap_ppa_csr::sta_pe0::sta_pe0_0_4         */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_OFFSET 0x10414
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_BYTE_OFFSET 0x41050
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe0.sta_pe0_1_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe0::sta_pe0_1_4             */
/* Register template referenced: cap_ppa_csr::sta_pe0::sta_pe0_1_4         */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_OFFSET 0x10415
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_BYTE_OFFSET 0x41054
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe0.sta_pe0_2_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe0::sta_pe0_2_4             */
/* Register template referenced: cap_ppa_csr::sta_pe0::sta_pe0_2_4         */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_OFFSET 0x10416
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_BYTE_OFFSET 0x41058
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe0.sta_pe0_3_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe0::sta_pe0_3_4             */
/* Register template referenced: cap_ppa_csr::sta_pe0::sta_pe0_3_4         */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_OFFSET 0x10417
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_BYTE_OFFSET 0x4105c
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_pe1                               */
/* Wide Register type referenced: cap_ppa_csr::sta_pe1                     */
/* Wide Register template referenced: cap_ppa_csr::sta_pe1                 */
#define CAP_PPA_CSR_STA_PE1_OFFSET 0x10418
#define CAP_PPA_CSR_STA_PE1_BYTE_OFFSET 0x41060
#define CAP_PPA_CSR_STA_PE1_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_pe1.sta_pe1_0_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe1::sta_pe1_0_4             */
/* Register template referenced: cap_ppa_csr::sta_pe1::sta_pe1_0_4         */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_OFFSET 0x10418
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_BYTE_OFFSET 0x41060
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe1.sta_pe1_1_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe1::sta_pe1_1_4             */
/* Register template referenced: cap_ppa_csr::sta_pe1::sta_pe1_1_4         */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_OFFSET 0x10419
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_BYTE_OFFSET 0x41064
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe1.sta_pe1_2_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe1::sta_pe1_2_4             */
/* Register template referenced: cap_ppa_csr::sta_pe1::sta_pe1_2_4         */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_OFFSET 0x1041a
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_BYTE_OFFSET 0x41068
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe1.sta_pe1_3_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe1::sta_pe1_3_4             */
/* Register template referenced: cap_ppa_csr::sta_pe1::sta_pe1_3_4         */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_OFFSET 0x1041b
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_BYTE_OFFSET 0x4106c
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_pe2                               */
/* Wide Register type referenced: cap_ppa_csr::sta_pe2                     */
/* Wide Register template referenced: cap_ppa_csr::sta_pe2                 */
#define CAP_PPA_CSR_STA_PE2_OFFSET 0x1041c
#define CAP_PPA_CSR_STA_PE2_BYTE_OFFSET 0x41070
#define CAP_PPA_CSR_STA_PE2_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_pe2.sta_pe2_0_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe2::sta_pe2_0_4             */
/* Register template referenced: cap_ppa_csr::sta_pe2::sta_pe2_0_4         */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_OFFSET 0x1041c
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_BYTE_OFFSET 0x41070
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe2.sta_pe2_1_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe2::sta_pe2_1_4             */
/* Register template referenced: cap_ppa_csr::sta_pe2::sta_pe2_1_4         */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_OFFSET 0x1041d
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_BYTE_OFFSET 0x41074
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe2.sta_pe2_2_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe2::sta_pe2_2_4             */
/* Register template referenced: cap_ppa_csr::sta_pe2::sta_pe2_2_4         */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_OFFSET 0x1041e
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_BYTE_OFFSET 0x41078
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe2.sta_pe2_3_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe2::sta_pe2_3_4             */
/* Register template referenced: cap_ppa_csr::sta_pe2::sta_pe2_3_4         */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_OFFSET 0x1041f
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_BYTE_OFFSET 0x4107c
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_pe3                               */
/* Wide Register type referenced: cap_ppa_csr::sta_pe3                     */
/* Wide Register template referenced: cap_ppa_csr::sta_pe3                 */
#define CAP_PPA_CSR_STA_PE3_OFFSET 0x10420
#define CAP_PPA_CSR_STA_PE3_BYTE_OFFSET 0x41080
#define CAP_PPA_CSR_STA_PE3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_pe3.sta_pe3_0_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe3::sta_pe3_0_4             */
/* Register template referenced: cap_ppa_csr::sta_pe3::sta_pe3_0_4         */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_OFFSET 0x10420
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_BYTE_OFFSET 0x41080
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe3.sta_pe3_1_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe3::sta_pe3_1_4             */
/* Register template referenced: cap_ppa_csr::sta_pe3::sta_pe3_1_4         */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_OFFSET 0x10421
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_BYTE_OFFSET 0x41084
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe3.sta_pe3_2_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe3::sta_pe3_2_4             */
/* Register template referenced: cap_ppa_csr::sta_pe3::sta_pe3_2_4         */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_OFFSET 0x10422
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_BYTE_OFFSET 0x41088
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe3.sta_pe3_3_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe3::sta_pe3_3_4             */
/* Register template referenced: cap_ppa_csr::sta_pe3::sta_pe3_3_4         */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_OFFSET 0x10423
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_BYTE_OFFSET 0x4108c
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_pe4                               */
/* Wide Register type referenced: cap_ppa_csr::sta_pe4                     */
/* Wide Register template referenced: cap_ppa_csr::sta_pe4                 */
#define CAP_PPA_CSR_STA_PE4_OFFSET 0x10424
#define CAP_PPA_CSR_STA_PE4_BYTE_OFFSET 0x41090
#define CAP_PPA_CSR_STA_PE4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_pe4.sta_pe4_0_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe4::sta_pe4_0_4             */
/* Register template referenced: cap_ppa_csr::sta_pe4::sta_pe4_0_4         */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_OFFSET 0x10424
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_BYTE_OFFSET 0x41090
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe4.sta_pe4_1_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe4::sta_pe4_1_4             */
/* Register template referenced: cap_ppa_csr::sta_pe4::sta_pe4_1_4         */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_OFFSET 0x10425
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_BYTE_OFFSET 0x41094
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe4.sta_pe4_2_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe4::sta_pe4_2_4             */
/* Register template referenced: cap_ppa_csr::sta_pe4::sta_pe4_2_4         */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_OFFSET 0x10426
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_BYTE_OFFSET 0x41098
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe4.sta_pe4_3_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe4::sta_pe4_3_4             */
/* Register template referenced: cap_ppa_csr::sta_pe4::sta_pe4_3_4         */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_OFFSET 0x10427
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_BYTE_OFFSET 0x4109c
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_pe5                               */
/* Wide Register type referenced: cap_ppa_csr::sta_pe5                     */
/* Wide Register template referenced: cap_ppa_csr::sta_pe5                 */
#define CAP_PPA_CSR_STA_PE5_OFFSET 0x10428
#define CAP_PPA_CSR_STA_PE5_BYTE_OFFSET 0x410a0
#define CAP_PPA_CSR_STA_PE5_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_pe5.sta_pe5_0_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe5::sta_pe5_0_4             */
/* Register template referenced: cap_ppa_csr::sta_pe5::sta_pe5_0_4         */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_OFFSET 0x10428
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_BYTE_OFFSET 0x410a0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe5.sta_pe5_1_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe5::sta_pe5_1_4             */
/* Register template referenced: cap_ppa_csr::sta_pe5::sta_pe5_1_4         */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_OFFSET 0x10429
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_BYTE_OFFSET 0x410a4
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe5.sta_pe5_2_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe5::sta_pe5_2_4             */
/* Register template referenced: cap_ppa_csr::sta_pe5::sta_pe5_2_4         */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_OFFSET 0x1042a
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_BYTE_OFFSET 0x410a8
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe5.sta_pe5_3_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe5::sta_pe5_3_4             */
/* Register template referenced: cap_ppa_csr::sta_pe5::sta_pe5_3_4         */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_OFFSET 0x1042b
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_BYTE_OFFSET 0x410ac
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_pe6                               */
/* Wide Register type referenced: cap_ppa_csr::sta_pe6                     */
/* Wide Register template referenced: cap_ppa_csr::sta_pe6                 */
#define CAP_PPA_CSR_STA_PE6_OFFSET 0x1042c
#define CAP_PPA_CSR_STA_PE6_BYTE_OFFSET 0x410b0
#define CAP_PPA_CSR_STA_PE6_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_pe6.sta_pe6_0_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe6::sta_pe6_0_4             */
/* Register template referenced: cap_ppa_csr::sta_pe6::sta_pe6_0_4         */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_OFFSET 0x1042c
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_BYTE_OFFSET 0x410b0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe6.sta_pe6_1_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe6::sta_pe6_1_4             */
/* Register template referenced: cap_ppa_csr::sta_pe6::sta_pe6_1_4         */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_OFFSET 0x1042d
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_BYTE_OFFSET 0x410b4
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe6.sta_pe6_2_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe6::sta_pe6_2_4             */
/* Register template referenced: cap_ppa_csr::sta_pe6::sta_pe6_2_4         */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_OFFSET 0x1042e
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_BYTE_OFFSET 0x410b8
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe6.sta_pe6_3_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe6::sta_pe6_3_4             */
/* Register template referenced: cap_ppa_csr::sta_pe6::sta_pe6_3_4         */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_OFFSET 0x1042f
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_BYTE_OFFSET 0x410bc
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_pe7                               */
/* Wide Register type referenced: cap_ppa_csr::sta_pe7                     */
/* Wide Register template referenced: cap_ppa_csr::sta_pe7                 */
#define CAP_PPA_CSR_STA_PE7_OFFSET 0x10430
#define CAP_PPA_CSR_STA_PE7_BYTE_OFFSET 0x410c0
#define CAP_PPA_CSR_STA_PE7_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_pe7.sta_pe7_0_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe7::sta_pe7_0_4             */
/* Register template referenced: cap_ppa_csr::sta_pe7::sta_pe7_0_4         */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_OFFSET 0x10430
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_BYTE_OFFSET 0x410c0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe7.sta_pe7_1_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe7::sta_pe7_1_4             */
/* Register template referenced: cap_ppa_csr::sta_pe7::sta_pe7_1_4         */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_OFFSET 0x10431
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_BYTE_OFFSET 0x410c4
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe7.sta_pe7_2_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe7::sta_pe7_2_4             */
/* Register template referenced: cap_ppa_csr::sta_pe7::sta_pe7_2_4         */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_OFFSET 0x10432
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_BYTE_OFFSET 0x410c8
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe7.sta_pe7_3_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe7::sta_pe7_3_4             */
/* Register template referenced: cap_ppa_csr::sta_pe7::sta_pe7_3_4         */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_OFFSET 0x10433
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_BYTE_OFFSET 0x410cc
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_pe8                               */
/* Wide Register type referenced: cap_ppa_csr::sta_pe8                     */
/* Wide Register template referenced: cap_ppa_csr::sta_pe8                 */
#define CAP_PPA_CSR_STA_PE8_OFFSET 0x10434
#define CAP_PPA_CSR_STA_PE8_BYTE_OFFSET 0x410d0
#define CAP_PPA_CSR_STA_PE8_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_pe8.sta_pe8_0_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe8::sta_pe8_0_4             */
/* Register template referenced: cap_ppa_csr::sta_pe8::sta_pe8_0_4         */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_OFFSET 0x10434
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_BYTE_OFFSET 0x410d0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe8.sta_pe8_1_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe8::sta_pe8_1_4             */
/* Register template referenced: cap_ppa_csr::sta_pe8::sta_pe8_1_4         */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_OFFSET 0x10435
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_BYTE_OFFSET 0x410d4
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe8.sta_pe8_2_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe8::sta_pe8_2_4             */
/* Register template referenced: cap_ppa_csr::sta_pe8::sta_pe8_2_4         */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_OFFSET 0x10436
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_BYTE_OFFSET 0x410d8
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe8.sta_pe8_3_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe8::sta_pe8_3_4             */
/* Register template referenced: cap_ppa_csr::sta_pe8::sta_pe8_3_4         */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_OFFSET 0x10437
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_BYTE_OFFSET 0x410dc
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_pe9                               */
/* Wide Register type referenced: cap_ppa_csr::sta_pe9                     */
/* Wide Register template referenced: cap_ppa_csr::sta_pe9                 */
#define CAP_PPA_CSR_STA_PE9_OFFSET 0x10438
#define CAP_PPA_CSR_STA_PE9_BYTE_OFFSET 0x410e0
#define CAP_PPA_CSR_STA_PE9_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_pe9.sta_pe9_0_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe9::sta_pe9_0_4             */
/* Register template referenced: cap_ppa_csr::sta_pe9::sta_pe9_0_4         */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_OFFSET 0x10438
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_BYTE_OFFSET 0x410e0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe9.sta_pe9_1_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe9::sta_pe9_1_4             */
/* Register template referenced: cap_ppa_csr::sta_pe9::sta_pe9_1_4         */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_OFFSET 0x10439
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_BYTE_OFFSET 0x410e4
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe9.sta_pe9_2_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe9::sta_pe9_2_4             */
/* Register template referenced: cap_ppa_csr::sta_pe9::sta_pe9_2_4         */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_OFFSET 0x1043a
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_BYTE_OFFSET 0x410e8
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_pe9.sta_pe9_3_4                       */
/* Register type referenced: cap_ppa_csr::sta_pe9::sta_pe9_3_4             */
/* Register template referenced: cap_ppa_csr::sta_pe9::sta_pe9_3_4         */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_OFFSET 0x1043b
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_BYTE_OFFSET 0x410ec
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.sta_bndl0_state_lkp                        */
/* Register type referenced: cap_ppa_csr::sta_bndl0_state_lkp              */
/* Register template referenced: cap_ppa_csr::sta_bndl0_state_lkp          */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_OFFSET 0x1043c
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_BYTE_OFFSET 0x410f0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_RESET_MASK 0xffff0000
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.sta_bndl1_state_lkp                        */
/* Register type referenced: cap_ppa_csr::sta_bndl1_state_lkp              */
/* Register template referenced: cap_ppa_csr::sta_bndl1_state_lkp          */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_OFFSET 0x1043d
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_BYTE_OFFSET 0x410f4
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_RESET_MASK 0xffff0000
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_fifo                              */
/* Wide Register type referenced: cap_ppa_csr::sta_fifo                    */
/* Wide Register template referenced: cap_ppa_csr::sta_fifo                */
#define CAP_PPA_CSR_STA_FIFO_OFFSET 0x10440
#define CAP_PPA_CSR_STA_FIFO_BYTE_OFFSET 0x41100
#define CAP_PPA_CSR_STA_FIFO_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_fifo.sta_fifo_0_3                     */
/* Register type referenced: cap_ppa_csr::sta_fifo::sta_fifo_0_3           */
/* Register template referenced: cap_ppa_csr::sta_fifo::sta_fifo_0_3       */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OFFSET 0x10440
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_BYTE_OFFSET 0x41100
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_fifo.sta_fifo_1_3                     */
/* Register type referenced: cap_ppa_csr::sta_fifo::sta_fifo_1_3           */
/* Register template referenced: cap_ppa_csr::sta_fifo::sta_fifo_1_3       */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_OFFSET 0x10441
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_BYTE_OFFSET 0x41104
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_fifo.sta_fifo_2_3                     */
/* Register type referenced: cap_ppa_csr::sta_fifo::sta_fifo_2_3           */
/* Register template referenced: cap_ppa_csr::sta_fifo::sta_fifo_2_3       */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_OFFSET 0x10442
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_BYTE_OFFSET 0x41108
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_RESET_MASK 0xfffff000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_bndl0                             */
/* Wide Register type referenced: cap_ppa_csr::sta_bndl0                   */
/* Wide Register template referenced: cap_ppa_csr::sta_bndl0               */
#define CAP_PPA_CSR_STA_BNDL0_OFFSET 0x10444
#define CAP_PPA_CSR_STA_BNDL0_BYTE_OFFSET 0x41110
#define CAP_PPA_CSR_STA_BNDL0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_bndl0.sta_bndl0_0_4                   */
/* Register type referenced: cap_ppa_csr::sta_bndl0::sta_bndl0_0_4         */
/* Register template referenced: cap_ppa_csr::sta_bndl0::sta_bndl0_0_4     */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_OFFSET 0x10444
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_BYTE_OFFSET 0x41110
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_bndl0.sta_bndl0_1_4                   */
/* Register type referenced: cap_ppa_csr::sta_bndl0::sta_bndl0_1_4         */
/* Register template referenced: cap_ppa_csr::sta_bndl0::sta_bndl0_1_4     */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_OFFSET 0x10445
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_BYTE_OFFSET 0x41114
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_bndl0.sta_bndl0_2_4                   */
/* Register type referenced: cap_ppa_csr::sta_bndl0::sta_bndl0_2_4         */
/* Register template referenced: cap_ppa_csr::sta_bndl0::sta_bndl0_2_4     */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_OFFSET 0x10446
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_BYTE_OFFSET 0x41118
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_bndl0.sta_bndl0_3_4                   */
/* Register type referenced: cap_ppa_csr::sta_bndl0::sta_bndl0_3_4         */
/* Register template referenced: cap_ppa_csr::sta_bndl0::sta_bndl0_3_4     */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_OFFSET 0x10447
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_BYTE_OFFSET 0x4111c
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_RESET_MASK 0xfffffff0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.sta_bndl1                             */
/* Wide Register type referenced: cap_ppa_csr::sta_bndl1                   */
/* Wide Register template referenced: cap_ppa_csr::sta_bndl1               */
#define CAP_PPA_CSR_STA_BNDL1_OFFSET 0x10448
#define CAP_PPA_CSR_STA_BNDL1_BYTE_OFFSET 0x41120
#define CAP_PPA_CSR_STA_BNDL1_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_WRITE_ACCESS 0
/* Register member: cap_ppa_csr::sta_bndl1.sta_bndl1_0_4                   */
/* Register type referenced: cap_ppa_csr::sta_bndl1::sta_bndl1_0_4         */
/* Register template referenced: cap_ppa_csr::sta_bndl1::sta_bndl1_0_4     */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_OFFSET 0x10448
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_BYTE_OFFSET 0x41120
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_bndl1.sta_bndl1_1_4                   */
/* Register type referenced: cap_ppa_csr::sta_bndl1::sta_bndl1_1_4         */
/* Register template referenced: cap_ppa_csr::sta_bndl1::sta_bndl1_1_4     */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_OFFSET 0x10449
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_BYTE_OFFSET 0x41124
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_bndl1.sta_bndl1_2_4                   */
/* Register type referenced: cap_ppa_csr::sta_bndl1::sta_bndl1_2_4         */
/* Register template referenced: cap_ppa_csr::sta_bndl1::sta_bndl1_2_4     */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_OFFSET 0x1044a
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_BYTE_OFFSET 0x41128
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::sta_bndl1.sta_bndl1_3_4                   */
/* Register type referenced: cap_ppa_csr::sta_bndl1::sta_bndl1_3_4         */
/* Register template referenced: cap_ppa_csr::sta_bndl1::sta_bndl1_3_4     */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_OFFSET 0x1044b
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_BYTE_OFFSET 0x4112c
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_RESET_MASK 0xfffffff0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.sta_pe_alloc                               */
/* Register type referenced: cap_ppa_csr::sta_pe_alloc                     */
/* Register template referenced: cap_ppa_csr::sta_pe_alloc                 */
#define CAP_PPA_CSR_STA_PE_ALLOC_OFFSET 0x1044c
#define CAP_PPA_CSR_STA_PE_ALLOC_BYTE_OFFSET 0x41130
#define CAP_PPA_CSR_STA_PE_ALLOC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE_ALLOC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE_ALLOC_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PE_ALLOC_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_PE_ALLOC_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE_ALLOC_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr.cfg_debug_ctrl                             */
/* Register type referenced: cap_ppa_csr::cfg_debug_ctrl                   */
/* Register template referenced: cap_ppa_csr::cfg_debug_ctrl               */
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_OFFSET 0x1044d
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_BYTE_OFFSET 0x41134
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_WRITE_MASK 0x00001fff
/* Wide Memory member: cap_ppa_csr.dhs_dbg_mem                             */
/* Wide Memory type referenced: cap_ppa_csr::dhs_dbg_mem                   */
/* Wide Memory template referenced: cap_ppa_csr::dhs_dbg_mem               */
#define CAP_PPA_CSR_DHS_DBG_MEM_OFFSET 0x12000
#define CAP_PPA_CSR_DHS_DBG_MEM_BYTE_OFFSET 0x48000
#define CAP_PPA_CSR_DHS_DBG_MEM_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_WRITE_ACCESS 1
/* Register member: cap_ppa_csr.cfg_debug_port                             */
/* Register type referenced: cap_ppa_csr::cfg_debug_port                   */
/* Register template referenced: cap_ppa_csr::cfg_debug_port               */
#define CAP_PPA_CSR_CFG_DEBUG_PORT_OFFSET 0x14000
#define CAP_PPA_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0x50000
#define CAP_PPA_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x00000007
/* Wide Register member: cap_ppa_csr.cfg_spare                             */
/* Wide Register type referenced: cap_ppa_csr::cfg_spare                   */
/* Wide Register template referenced: cap_ppa_csr::cfg_spare               */
#define CAP_PPA_CSR_CFG_SPARE_OFFSET 0x14010
#define CAP_PPA_CSR_CFG_SPARE_BYTE_OFFSET 0x50040
#define CAP_PPA_CSR_CFG_SPARE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_0_16                  */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_0_16        */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_0_16    */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_OFFSET 0x14010
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_BYTE_OFFSET 0x50040
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_1_16                  */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_1_16        */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_1_16    */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_OFFSET 0x14011
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_BYTE_OFFSET 0x50044
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_2_16                  */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_2_16        */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_2_16    */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_OFFSET 0x14012
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_BYTE_OFFSET 0x50048
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_3_16                  */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_3_16        */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_3_16    */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_OFFSET 0x14013
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_BYTE_OFFSET 0x5004c
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_4_16                  */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_4_16        */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_4_16    */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_OFFSET 0x14014
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_BYTE_OFFSET 0x50050
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_5_16                  */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_5_16        */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_5_16    */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_OFFSET 0x14015
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_BYTE_OFFSET 0x50054
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_6_16                  */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_6_16        */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_6_16    */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_OFFSET 0x14016
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_BYTE_OFFSET 0x50058
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_7_16                  */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_7_16        */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_7_16    */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_OFFSET 0x14017
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_BYTE_OFFSET 0x5005c
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_8_16                  */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_8_16        */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_8_16    */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_OFFSET 0x14018
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_BYTE_OFFSET 0x50060
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_9_16                  */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_9_16        */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_9_16    */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_OFFSET 0x14019
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_BYTE_OFFSET 0x50064
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_10_16                 */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_10_16       */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_10_16   */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_OFFSET 0x1401a
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_BYTE_OFFSET 0x50068
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_11_16                 */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_11_16       */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_11_16   */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_OFFSET 0x1401b
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_BYTE_OFFSET 0x5006c
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_12_16                 */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_12_16       */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_12_16   */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_OFFSET 0x1401c
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_BYTE_OFFSET 0x50070
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_13_16                 */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_13_16       */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_13_16   */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_OFFSET 0x1401d
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_BYTE_OFFSET 0x50074
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_14_16                 */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_14_16       */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_14_16   */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_OFFSET 0x1401e
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_BYTE_OFFSET 0x50078
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_spare.cfg_spare_15_16                 */
/* Register type referenced: cap_ppa_csr::cfg_spare::cfg_spare_15_16       */
/* Register template referenced: cap_ppa_csr::cfg_spare::cfg_spare_15_16   */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_OFFSET 0x1401f
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_BYTE_OFFSET 0x5007c
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr.cfg_spare_dbg                              */
/* Register type referenced: cap_ppa_csr::cfg_spare_dbg                    */
/* Register template referenced: cap_ppa_csr::cfg_spare_dbg                */
#define CAP_PPA_CSR_CFG_SPARE_DBG_OFFSET 0x14020
#define CAP_PPA_CSR_CFG_SPARE_DBG_BYTE_OFFSET 0x50080
#define CAP_PPA_CSR_CFG_SPARE_DBG_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_DBG_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_DBG_RESET_VALUE 0xdeadbeef
#define CAP_PPA_CSR_CFG_SPARE_DBG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_DBG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_DBG_WRITE_MASK 0xffffffff
/* Wide Register member: cap_ppa_csr.cfg_preparse                          */
/* Wide Register type referenced: cap_ppa_csr::cfg_preparse                */
/* Wide Register template referenced: cap_ppa_csr::cfg_preparse            */
#define CAP_PPA_CSR_CFG_PREPARSE_OFFSET 0x14024
#define CAP_PPA_CSR_CFG_PREPARSE_BYTE_OFFSET 0x50090
#define CAP_PPA_CSR_CFG_PREPARSE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::cfg_preparse.cfg_preparse_0_4             */
/* Register type referenced: cap_ppa_csr::cfg_preparse::cfg_preparse_0_4   */
/* Register template referenced: cap_ppa_csr::cfg_preparse::cfg_preparse_0_4 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_OFFSET 0x14024
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYTE_OFFSET 0x50090
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_RESET_VALUE 0x00008000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_preparse.cfg_preparse_1_4             */
/* Register type referenced: cap_ppa_csr::cfg_preparse::cfg_preparse_1_4   */
/* Register template referenced: cap_ppa_csr::cfg_preparse::cfg_preparse_1_4 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_OFFSET 0x14025
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_BYTE_OFFSET 0x50094
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_preparse.cfg_preparse_2_4             */
/* Register type referenced: cap_ppa_csr::cfg_preparse::cfg_preparse_2_4   */
/* Register template referenced: cap_ppa_csr::cfg_preparse::cfg_preparse_2_4 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_OFFSET 0x14026
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_BYTE_OFFSET 0x50098
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::cfg_preparse.cfg_preparse_3_4             */
/* Register type referenced: cap_ppa_csr::cfg_preparse::cfg_preparse_3_4   */
/* Register template referenced: cap_ppa_csr::cfg_preparse::cfg_preparse_3_4 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_OFFSET 0x14027
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_BYTE_OFFSET 0x5009c
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_WRITE_MASK 0x0000ffff
/* Register member: cap_ppa_csr.sta_preparse                               */
/* Register type referenced: cap_ppa_csr::sta_preparse                     */
/* Register template referenced: cap_ppa_csr::sta_preparse                 */
#define CAP_PPA_CSR_STA_PREPARSE_OFFSET 0x14028
#define CAP_PPA_CSR_STA_PREPARSE_BYTE_OFFSET 0x500a0
#define CAP_PPA_CSR_STA_PREPARSE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PREPARSE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PREPARSE_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_STA_PREPARSE_RESET_MASK 0xffffff80
#define CAP_PPA_CSR_STA_PREPARSE_READ_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PREPARSE_WRITE_MASK 0x00000000
/* Wide Register member: cap_ppa_csr.CNT_preparse                          */
/* Wide Register type referenced: cap_ppa_csr::CNT_preparse                */
/* Wide Register template referenced: cap_ppa_csr::CNT_preparse            */
#define CAP_PPA_CSR_CNT_PREPARSE_OFFSET 0x1402c
#define CAP_PPA_CSR_CNT_PREPARSE_BYTE_OFFSET 0x500b0
#define CAP_PPA_CSR_CNT_PREPARSE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::CNT_preparse.CNT_preparse_0_4             */
/* Register type referenced: cap_ppa_csr::CNT_preparse::CNT_preparse_0_4   */
/* Register template referenced: cap_ppa_csr::CNT_preparse::CNT_preparse_0_4 */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_OFFSET 0x1402c
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_BYTE_OFFSET 0x500b0
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_preparse.CNT_preparse_1_4             */
/* Register type referenced: cap_ppa_csr::CNT_preparse::CNT_preparse_1_4   */
/* Register template referenced: cap_ppa_csr::CNT_preparse::CNT_preparse_1_4 */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_OFFSET 0x1402d
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_BYTE_OFFSET 0x500b4
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_preparse.CNT_preparse_2_4             */
/* Register type referenced: cap_ppa_csr::CNT_preparse::CNT_preparse_2_4   */
/* Register template referenced: cap_ppa_csr::CNT_preparse::CNT_preparse_2_4 */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_OFFSET 0x1402e
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_BYTE_OFFSET 0x500b8
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::CNT_preparse.CNT_preparse_3_4             */
/* Register type referenced: cap_ppa_csr::CNT_preparse::CNT_preparse_3_4   */
/* Register template referenced: cap_ppa_csr::CNT_preparse::CNT_preparse_3_4 */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_OFFSET 0x1402f
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_BYTE_OFFSET 0x500bc
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_RESET_MASK 0xff000000
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_READ_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_WRITE_MASK 0x00ffffff

/* Register type: cap_ppa_csr::base                                        */
/* Register template: cap_ppa_csr::base                                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_ppa_csr::base.scratch_reg                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_PPA_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_PPA_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_PPA_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_PPA_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_PPA_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_PPA_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_PPA_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_PPA_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::rdintr                                      */
/* Register template: cap_ppa_csr::rdintr                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/csr_rdintr.csr.pp, line: 2 */
/* Field member: cap_ppa_csr::rdintr.ireg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_RDINTR_IREG_MSB 31
#define CAP_PPA_CSR_RDINTR_IREG_LSB 0
#define CAP_PPA_CSR_RDINTR_IREG_WIDTH 32
#define CAP_PPA_CSR_RDINTR_IREG_READ_ACCESS 1
#define CAP_PPA_CSR_RDINTR_IREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_RDINTR_IREG_RESET 0x00000000
#define CAP_PPA_CSR_RDINTR_IREG_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_RDINTR_IREG_GET(x) ((x) & 0xffffffff)
#define CAP_PPA_CSR_RDINTR_IREG_SET(x) ((x) & 0xffffffff)
#define CAP_PPA_CSR_RDINTR_IREG_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::cfg_ctrl                               */
/* Wide Register template: cap_ppa_csr::cfg_ctrl                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 129 */
#define CAP_PPA_CSR_CFG_CTRL_SIZE 0x2
#define CAP_PPA_CSR_CFG_CTRL_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::cfg_ctrl::cfg_ctrl_0_2                      */
/* Register template: cap_ppa_csr::cfg_ctrl::cfg_ctrl_0_2                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 129 */
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_0_2.phv_set_hw_err_en     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PHV_SET_HW_ERR_EN_MSB 31
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PHV_SET_HW_ERR_EN_LSB 31
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PHV_SET_HW_ERR_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PHV_SET_HW_ERR_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PHV_SET_HW_ERR_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PHV_SET_HW_ERR_EN_RESET 0x1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PHV_SET_HW_ERR_EN_FIELD_MASK 0x80000000
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PHV_SET_HW_ERR_EN_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PHV_SET_HW_ERR_EN_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PHV_SET_HW_ERR_EN_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_0_2.state_lkp_catchall_entry */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_STATE_LKP_CATCHALL_ENTRY_MSB 30
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_STATE_LKP_CATCHALL_ENTRY_LSB 22
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_STATE_LKP_CATCHALL_ENTRY_WIDTH 9
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_STATE_LKP_CATCHALL_ENTRY_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_STATE_LKP_CATCHALL_ENTRY_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_STATE_LKP_CATCHALL_ENTRY_RESET 0x11f
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_STATE_LKP_CATCHALL_ENTRY_FIELD_MASK 0x7fc00000
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_STATE_LKP_CATCHALL_ENTRY_GET(x) \
   (((x) & 0x7fc00000) >> 22)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_STATE_LKP_CATCHALL_ENTRY_SET(x) \
   (((x) << 22) & 0x7fc00000)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_STATE_LKP_CATCHALL_ENTRY_MODIFY(r, x) \
   ((((x) << 22) & 0x7fc00000) | ((r) & 0x803fffff))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_0_2.num_phv_flit          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_NUM_PHV_FLIT_MSB 21
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_NUM_PHV_FLIT_LSB 19
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_NUM_PHV_FLIT_WIDTH 3
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_NUM_PHV_FLIT_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_NUM_PHV_FLIT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_NUM_PHV_FLIT_RESET 0x6
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_NUM_PHV_FLIT_FIELD_MASK 0x00380000
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_NUM_PHV_FLIT_GET(x) \
   (((x) & 0x00380000) >> 19)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_NUM_PHV_FLIT_SET(x) \
   (((x) << 19) & 0x00380000)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_NUM_PHV_FLIT_MODIFY(r, x) \
   ((((x) << 19) & 0x00380000) | ((r) & 0xffc7ffff))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_0_2.parse_loop_cnt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PARSE_LOOP_CNT_MSB 18
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PARSE_LOOP_CNT_LSB 10
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PARSE_LOOP_CNT_WIDTH 9
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PARSE_LOOP_CNT_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PARSE_LOOP_CNT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PARSE_LOOP_CNT_RESET 0x11f
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PARSE_LOOP_CNT_FIELD_MASK 0x0007fc00
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PARSE_LOOP_CNT_GET(x) \
   (((x) & 0x0007fc00) >> 10)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PARSE_LOOP_CNT_SET(x) \
   (((x) << 10) & 0x0007fc00)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PARSE_LOOP_CNT_MODIFY(r, x) \
   ((((x) << 10) & 0x0007fc00) | ((r) & 0xfff803ff))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_0_2.pe_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PE_ENABLE_MSB 9
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PE_ENABLE_LSB 0
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PE_ENABLE_WIDTH 10
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PE_ENABLE_RESET 0x3ff
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PE_ENABLE_FIELD_MASK 0x000003ff
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PE_ENABLE_GET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PE_ENABLE_SET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_0_2_PE_ENABLE_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2                      */
/* Register template: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 129 */
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2.csum_start_offset_err_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CSUM_START_OFFSET_ERR_EN_MSB 22
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CSUM_START_OFFSET_ERR_EN_LSB 22
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CSUM_START_OFFSET_ERR_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CSUM_START_OFFSET_ERR_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CSUM_START_OFFSET_ERR_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CSUM_START_OFFSET_ERR_EN_RESET 0x1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CSUM_START_OFFSET_ERR_EN_FIELD_MASK 0x00400000
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CSUM_START_OFFSET_ERR_EN_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CSUM_START_OFFSET_ERR_EN_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CSUM_START_OFFSET_ERR_EN_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2.crc_start_offset_err_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CRC_START_OFFSET_ERR_EN_MSB 21
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CRC_START_OFFSET_ERR_EN_LSB 21
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CRC_START_OFFSET_ERR_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CRC_START_OFFSET_ERR_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CRC_START_OFFSET_ERR_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CRC_START_OFFSET_ERR_EN_RESET 0x1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CRC_START_OFFSET_ERR_EN_FIELD_MASK 0x00200000
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CRC_START_OFFSET_ERR_EN_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CRC_START_OFFSET_ERR_EN_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_CRC_START_OFFSET_ERR_EN_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2.tcam_key_ctl          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_TCAM_KEY_CTL_MSB 20
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_TCAM_KEY_CTL_LSB 14
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_TCAM_KEY_CTL_WIDTH 7
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_TCAM_KEY_CTL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_TCAM_KEY_CTL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_TCAM_KEY_CTL_RESET 0x00
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_TCAM_KEY_CTL_FIELD_MASK 0x001fc000
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_TCAM_KEY_CTL_GET(x) \
   (((x) & 0x001fc000) >> 14)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_TCAM_KEY_CTL_SET(x) \
   (((x) << 14) & 0x001fc000)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_TCAM_KEY_CTL_MODIFY(r, x) \
   ((((x) << 14) & 0x001fc000) | ((r) & 0xffe03fff))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2.end_offset_flit_num   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_FLIT_NUM_MSB 13
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_FLIT_NUM_LSB 10
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_FLIT_NUM_WIDTH 4
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_FLIT_NUM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_FLIT_NUM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_FLIT_NUM_RESET 0x0
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_FLIT_NUM_FIELD_MASK 0x00003c00
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_FLIT_NUM_GET(x) \
   (((x) & 0x00003c00) >> 10)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_FLIT_NUM_SET(x) \
   (((x) << 10) & 0x00003c00)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_FLIT_NUM_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00) | ((r) & 0xffffc3ff))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2.end_offset_en         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_EN_MSB 9
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_EN_LSB 9
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_EN_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_EN_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_EN_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_END_OFFSET_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2.pe_err_vec_en         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PE_ERR_VEC_EN_MSB 8
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PE_ERR_VEC_EN_LSB 2
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PE_ERR_VEC_EN_WIDTH 7
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PE_ERR_VEC_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PE_ERR_VEC_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PE_ERR_VEC_EN_RESET 0x7f
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PE_ERR_VEC_EN_FIELD_MASK 0x000001fc
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PE_ERR_VEC_EN_GET(x) \
   (((x) & 0x000001fc) >> 2)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PE_ERR_VEC_EN_SET(x) \
   (((x) << 2) & 0x000001fc)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PE_ERR_VEC_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2.gso_csum_en           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_GSO_CSUM_EN_MSB 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_GSO_CSUM_EN_LSB 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_GSO_CSUM_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_GSO_CSUM_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_GSO_CSUM_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_GSO_CSUM_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_GSO_CSUM_EN_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_GSO_CSUM_EN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_GSO_CSUM_EN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_GSO_CSUM_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_ctrl::cfg_ctrl_1_2.phv_set_parser_err_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_SET_PARSER_ERR_EN_MSB 0
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_SET_PARSER_ERR_EN_LSB 0
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_SET_PARSER_ERR_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_SET_PARSER_ERR_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_SET_PARSER_ERR_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_SET_PARSER_ERR_EN_RESET 0x1
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_SET_PARSER_ERR_EN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_SET_PARSER_ERR_EN_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_SET_PARSER_ERR_EN_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_SET_PARSER_ERR_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_ctrl_thresh                             */
/* Register template: cap_ppa_csr::cfg_ctrl_thresh                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 151 */
/* Field member: cap_ppa_csr::cfg_ctrl_thresh.chk_ff                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_THRESH_CHK_FF_MSB 18
#define CAP_PPA_CSR_CFG_CTRL_THRESH_CHK_FF_LSB 13
#define CAP_PPA_CSR_CFG_CTRL_THRESH_CHK_FF_WIDTH 6
#define CAP_PPA_CSR_CFG_CTRL_THRESH_CHK_FF_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_THRESH_CHK_FF_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_THRESH_CHK_FF_RESET 0x0c
#define CAP_PPA_CSR_CFG_CTRL_THRESH_CHK_FF_FIELD_MASK 0x0007e000
#define CAP_PPA_CSR_CFG_CTRL_THRESH_CHK_FF_GET(x) (((x) & 0x0007e000) >> 13)
#define CAP_PPA_CSR_CFG_CTRL_THRESH_CHK_FF_SET(x) \
   (((x) << 13) & 0x0007e000)
#define CAP_PPA_CSR_CFG_CTRL_THRESH_CHK_FF_MODIFY(r, x) \
   ((((x) << 13) & 0x0007e000) | ((r) & 0xfff81fff))
/* Field member: cap_ppa_csr::cfg_ctrl_thresh.phv_ff                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_THRESH_PHV_FF_MSB 12
#define CAP_PPA_CSR_CFG_CTRL_THRESH_PHV_FF_LSB 8
#define CAP_PPA_CSR_CFG_CTRL_THRESH_PHV_FF_WIDTH 5
#define CAP_PPA_CSR_CFG_CTRL_THRESH_PHV_FF_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_THRESH_PHV_FF_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_THRESH_PHV_FF_RESET 0x0d
#define CAP_PPA_CSR_CFG_CTRL_THRESH_PHV_FF_FIELD_MASK 0x00001f00
#define CAP_PPA_CSR_CFG_CTRL_THRESH_PHV_FF_GET(x) (((x) & 0x00001f00) >> 8)
#define CAP_PPA_CSR_CFG_CTRL_THRESH_PHV_FF_SET(x) (((x) << 8) & 0x00001f00)
#define CAP_PPA_CSR_CFG_CTRL_THRESH_PHV_FF_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00) | ((r) & 0xffffe0ff))
/* Field member: cap_ppa_csr::cfg_ctrl_thresh.outphv_ff                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OUTPHV_FF_MSB 7
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OUTPHV_FF_LSB 0
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OUTPHV_FF_WIDTH 8
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OUTPHV_FF_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OUTPHV_FF_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OUTPHV_FF_RESET 0x73
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OUTPHV_FF_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OUTPHV_FF_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OUTPHV_FF_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_CFG_CTRL_THRESH_OUTPHV_FF_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_ppa_csr::cfg_init_profile                       */
/* Wide Register template: cap_ppa_csr::cfg_init_profile                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 168 */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_SIZE 0x2
#define CAP_PPA_CSR_CFG_INIT_PROFILE_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::cfg_init_profile::cfg_init_profile_0_2      */
/* Register template: cap_ppa_csr::cfg_init_profile::cfg_init_profile_0_2  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 168 */
/* Field member: cap_ppa_csr::cfg_init_profile::cfg_init_profile_0_2.lkp_val_pkt_idx2_4_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX2_4_0_MSB 31
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX2_4_0_LSB 27
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX2_4_0_WIDTH 5
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX2_4_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX2_4_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX2_4_0_RESET 0x00
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX2_4_0_FIELD_MASK 0xf8000000
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX2_4_0_GET(x) \
   (((x) & 0xf8000000) >> 27)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX2_4_0_SET(x) \
   (((x) << 27) & 0xf8000000)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX2_4_0_MODIFY(r, x) \
   ((((x) << 27) & 0xf8000000) | ((r) & 0x07ffffff))
/* Field member: cap_ppa_csr::cfg_init_profile::cfg_init_profile_0_2.lkp_val_pkt_idx1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX1_MSB 26
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX1_LSB 21
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX1_WIDTH 6
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX1_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX1_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX1_RESET 0x00
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX1_FIELD_MASK 0x07e00000
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX1_GET(x) \
   (((x) & 0x07e00000) >> 21)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX1_SET(x) \
   (((x) << 21) & 0x07e00000)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX1_MODIFY(r, x) \
   ((((x) << 21) & 0x07e00000) | ((r) & 0xf81fffff))
/* Field member: cap_ppa_csr::cfg_init_profile::cfg_init_profile_0_2.lkp_val_pkt_idx0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX0_MSB 20
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX0_LSB 15
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX0_WIDTH 6
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX0_RESET 0x00
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX0_FIELD_MASK 0x001f8000
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX0_GET(x) \
   (((x) & 0x001f8000) >> 15)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX0_SET(x) \
   (((x) << 15) & 0x001f8000)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_LKP_VAL_PKT_IDX0_MODIFY(r, x) \
   ((((x) << 15) & 0x001f8000) | ((r) & 0xffe07fff))
/* Field member: cap_ppa_csr::cfg_init_profile::cfg_init_profile_0_2.state */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_STATE_MSB 14
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_STATE_LSB 6
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_STATE_WIDTH 9
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_STATE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_STATE_RESET 0x000
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_STATE_FIELD_MASK 0x00007fc0
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_STATE_GET(x) \
   (((x) & 0x00007fc0) >> 6)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_STATE_SET(x) \
   (((x) << 6) & 0x00007fc0)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_STATE_MODIFY(r, x) \
   ((((x) << 6) & 0x00007fc0) | ((r) & 0xffff803f))
/* Field member: cap_ppa_csr::cfg_init_profile::cfg_init_profile_0_2.curr_offset */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_CURR_OFFSET_MSB 5
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_CURR_OFFSET_LSB 0
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_CURR_OFFSET_WIDTH 6
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_CURR_OFFSET_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_CURR_OFFSET_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_CURR_OFFSET_RESET 0x00
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_CURR_OFFSET_FIELD_MASK 0x0000003f
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_CURR_OFFSET_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_CURR_OFFSET_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_0_2_CURR_OFFSET_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_ppa_csr::cfg_init_profile::cfg_init_profile_1_2      */
/* Register template: cap_ppa_csr::cfg_init_profile::cfg_init_profile_1_2  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 168 */
/* Field member: cap_ppa_csr::cfg_init_profile::cfg_init_profile_1_2.lkp_val_pkt_idx2_5_5 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_LKP_VAL_PKT_IDX2_5_5_MSB 0
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_LKP_VAL_PKT_IDX2_5_5_LSB 0
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_LKP_VAL_PKT_IDX2_5_5_WIDTH 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_LKP_VAL_PKT_IDX2_5_5_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_LKP_VAL_PKT_IDX2_5_5_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_LKP_VAL_PKT_IDX2_5_5_RESET 0x0
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_LKP_VAL_PKT_IDX2_5_5_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_LKP_VAL_PKT_IDX2_5_5_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_LKP_VAL_PKT_IDX2_5_5_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_INIT_PROFILE_CFG_INIT_PROFILE_1_2_LKP_VAL_PKT_IDX2_5_5_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam                 */
/* Wide Memory template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 180 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_SIZE 0x1000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_BYTE_SIZE 0x4000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRIES 0x120
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_MSB 128
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_WIDTH 129
/* Wide Register member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam.entry       */
/* Wide Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry */
/* Wide Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry.entry_0_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_0_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_0_8 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry.entry_1_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_1_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_1_8 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry.entry_2_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_2_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_2_8 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry.entry_3_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_3_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_3_8 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry.entry_4_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_4_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_4_8 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffffe
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry.entry_5_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_5_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_5_8 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry.entry_6_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_6_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_6_8 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry.entry_7_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_7_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_7_8 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry        */
/* Wide Register template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 187 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_SIZE 0x1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_0_8  */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_0_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 187 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_0_8.x_data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_1_8  */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_1_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 187 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_1_8.x_data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_2_8  */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_2_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 187 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_2_8.y_data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_3_8  */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_3_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 187 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_3_8.y_data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_4_8  */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_4_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 187 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_4_8.valid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_MSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_WIDTH 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_5_8  */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_5_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 187 */

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_6_8  */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_6_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 187 */

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_7_8  */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry::entry_7_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 187 */

/* Register type: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_grst               */
/* Register template: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_grst           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 195 */
/* Field member: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_grst.vld            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_VLD_MSB 0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_VLD_LSB 0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_VLD_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_VLD_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_VLD_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_VLD_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_VLD_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_VLD_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_VLD_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_GRST_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind           */
/* Wide Register template: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 202 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_SIZE 0x4
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_0_4 */
/* Register template: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_0_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 202 */
/* Field member: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_0_4.key_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_KEY_31_0_MSB 31
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_KEY_31_0_LSB 0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_KEY_31_0_WIDTH 32
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_KEY_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_KEY_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_KEY_31_0_RESET 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_KEY_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_KEY_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_KEY_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_0_4_KEY_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_1_4 */
/* Register template: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_1_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 202 */
/* Field member: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_1_4.key_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_KEY_63_32_MSB 31
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_KEY_63_32_LSB 0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_KEY_63_32_WIDTH 32
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_KEY_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_KEY_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_KEY_63_32_RESET 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_KEY_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_KEY_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_KEY_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_1_4_KEY_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_2_4 */
/* Register template: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_2_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 202 */
/* Field member: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_2_4.mask_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_MASK_31_0_MSB 31
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_MASK_31_0_LSB 0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_MASK_31_0_WIDTH 32
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_MASK_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_MASK_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_MASK_31_0_RESET 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_MASK_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_MASK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_MASK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_2_4_MASK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_3_4 */
/* Register template: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_3_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 202 */
/* Field member: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind::cfg_bndl0_state_lkp_tcam_ind_3_4.mask_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_MASK_63_32_MSB 31
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_MASK_63_32_LSB 0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_MASK_63_32_WIDTH 32
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_MASK_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_MASK_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_MASK_63_32_RESET 0x00000000
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_MASK_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_MASK_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_MASK_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_IND_CFG_BNDL0_STATE_LKP_TCAM_IND_3_4_MASK_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_bndl0_state_lkp_tcam_ind                */
/* Register template: cap_ppa_csr::sta_bndl0_state_lkp_tcam_ind            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 209 */
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_tcam_ind.hit_addr        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_ADDR_MSB 9
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_ADDR_LSB 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_ADDR_WIDTH 9
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_ADDR_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_ADDR_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_ADDR_FIELD_MASK 0x000003fe
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_ADDR_GET(x) \
   (((x) & 0x000003fe) >> 1)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_ADDR_SET(x) \
   (((x) << 1) & 0x000003fe)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_ADDR_MODIFY(r, x) \
   ((((x) << 1) & 0x000003fe) | ((r) & 0xfffffc01))
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_tcam_ind.hit             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_MSB 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_IND_HIT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind                  */
/* Memory template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 215 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_SIZE 0x1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_BYTE_SIZE 0x4
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRIES 0x1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_MSB 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_WIDTH 2
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_MASK 0x03
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_GET(x) ((x) & 0x03)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_SET(x) ((x) & 0x03)
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind.entry        */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind::entry */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind::entry */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_RESET_VALUE 0x00
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_RESET_MASK 0xfc
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_READ_MASK 0xff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_WRITE_MASK 0x03

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind::entry         */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind::entry     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 222 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind::entry.cmd      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_CMD_MSB 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_CMD_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_CMD_WIDTH 2
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_CMD_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_CMD_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_CMD_FIELD_MASK 0x03
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_CMD_GET(x) \
   ((x) & 0x03)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_CMD_SET(x) \
   ((x) & 0x03)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_TCAM_IND_ENTRY_CMD_MODIFY(r, x) \
   (((x) & 0x03) | ((r) & 0xfc))

/* Wide Memory type: cap_ppa_csr::dhs_bndl0_state_lkp_sram                 */
/* Wide Memory template: cap_ppa_csr::dhs_bndl0_state_lkp_sram             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 227 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_SIZE 0x4000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_BYTE_SIZE 0x10000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRIES 0x120
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_MSB 817
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_WIDTH 818
/* Wide Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram.entry       */
/* Wide Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry */
/* Wide Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_0_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_0_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_0_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_1_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_1_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_1_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_2_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_2_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_2_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_3_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_3_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_3_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_4_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_4_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_4_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_5_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_5_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_5_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_6_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_6_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_6_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_7_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_7_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_7_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_8_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_8_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_8_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_9_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_9_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_9_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_10_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_10_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_10_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_11_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_11_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_11_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_12_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_12_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_12_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_13_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_13_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_13_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_14_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_14_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_14_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_15_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_15_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_15_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_16_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_16_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_16_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_17_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_17_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_17_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_18_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_18_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_18_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_19_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_19_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_19_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_20_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_20_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_20_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_21_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_21_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_21_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_22_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_22_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_22_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_23_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_23_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_23_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_24_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_24_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_24_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_25_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_25_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_25_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_RESET_MASK 0xfffc0000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_WRITE_MASK 0x0003ffff
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_26_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_26_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_26_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_27_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_27_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_27_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_28_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_28_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_28_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_29_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_29_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_29_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_30_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_30_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_30_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry.entry_31_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_31_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_31_32 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry        */
/* Wide Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_SIZE 0x1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_0_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_0_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_0_32.data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_1_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_1_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_1_32.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_2_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_2_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_2_32.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_3_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_3_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_3_32.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_4_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_4_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_4_32.data_159_128 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_5_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_5_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_5_32.data_191_160 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_6_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_6_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_6_32.data_223_192 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_7_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_7_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_7_32.data_255_224 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_8_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_8_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_8_32.data_287_256 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_9_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_9_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_9_32.data_319_288 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_10_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_10_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_10_32.data_351_320 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_11_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_11_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_11_32.data_383_352 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_12_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_12_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_12_32.data_415_384 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_13_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_13_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_13_32.data_447_416 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_14_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_14_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_14_32.data_479_448 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_15_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_15_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_15_32.data_511_480 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_16_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_16_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_16_32.data_543_512 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_17_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_17_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_17_32.data_575_544 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_18_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_18_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_18_32.data_607_576 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_19_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_19_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_19_32.data_639_608 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_20_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_20_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_20_32.data_671_640 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_21_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_21_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_21_32.data_703_672 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_22_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_22_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_22_32.data_735_704 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_23_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_23_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_23_32.ecc_3_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_LSB 28
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_WIDTH 4
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_FIELD_MASK 0xf0000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_23_32.rsvd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_MSB 27
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_LSB 27
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_WIDTH 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_FIELD_MASK 0x08000000
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_23_32.data_762_736 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_MSB 26
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_WIDTH 27
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_FIELD_MASK 0x07ffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_GET(x) \
   ((x) & 0x07ffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_SET(x) \
   ((x) & 0x07ffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_MODIFY(r, x) \
   (((x) & 0x07ffffff) | ((r) & 0xf8000000))

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_24_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_24_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_24_32.ecc_35_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_MSB 31
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_25_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_25_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
/* Field member: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_25_32.ecc_53_36 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_MSB 17
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_LSB 0
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_WIDTH 18
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_FIELD_MASK 0x0003ffff
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_PPA_CSR_DHS_BNDL0_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_26_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_26_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_27_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_27_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_28_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_28_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_29_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_29_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_30_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_30_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */

/* Register type: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_31_32 */
/* Register template: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry::entry_31_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */

/* Wide Memory type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam                 */
/* Wide Memory template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 241 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_SIZE 0x1000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_BYTE_SIZE 0x4000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRIES 0x120
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_MSB 128
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_WIDTH 129
/* Wide Register member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam.entry       */
/* Wide Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry */
/* Wide Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry.entry_0_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_0_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_0_8 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry.entry_1_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_1_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_1_8 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_OFFSET 0x1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry.entry_2_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_2_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_2_8 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_OFFSET 0x2
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry.entry_3_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_3_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_3_8 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_OFFSET 0x3
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry.entry_4_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_4_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_4_8 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_OFFSET 0x4
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffffe
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_WRITE_MASK 0x00000001
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry.entry_5_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_5_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_5_8 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_OFFSET 0x5
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry.entry_6_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_6_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_6_8 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_OFFSET 0x6
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry.entry_7_8 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_7_8 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_7_8 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_OFFSET 0x7
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry        */
/* Wide Register template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 248 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_SIZE 0x1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_BYTE_SIZE 0x20

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_0_8  */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_0_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 248 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_0_8.x_data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_0_8_X_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_1_8  */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_1_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 248 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_1_8.x_data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_1_8_X_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_2_8  */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_2_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 248 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_2_8.y_data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_2_8_Y_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_3_8  */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_3_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 248 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_3_8.y_data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_3_8_Y_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_4_8  */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_4_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 248 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_4_8.valid */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_MSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_WIDTH 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_ENTRY_ENTRY_4_8_VALID_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_5_8  */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_5_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 248 */

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_6_8  */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_6_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 248 */

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_7_8  */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry::entry_7_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 248 */

/* Register type: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_grst               */
/* Register template: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_grst           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 256 */
/* Field member: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_grst.vld            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_VLD_MSB 0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_VLD_LSB 0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_VLD_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_VLD_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_VLD_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_VLD_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_VLD_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_VLD_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_VLD_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_GRST_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind           */
/* Wide Register template: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 263 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_SIZE 0x4
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_0_4 */
/* Register template: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_0_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 263 */
/* Field member: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_0_4.key_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_KEY_31_0_MSB 31
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_KEY_31_0_LSB 0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_KEY_31_0_WIDTH 32
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_KEY_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_KEY_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_KEY_31_0_RESET 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_KEY_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_KEY_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_KEY_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_0_4_KEY_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_1_4 */
/* Register template: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_1_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 263 */
/* Field member: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_1_4.key_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_KEY_63_32_MSB 31
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_KEY_63_32_LSB 0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_KEY_63_32_WIDTH 32
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_KEY_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_KEY_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_KEY_63_32_RESET 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_KEY_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_KEY_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_KEY_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_1_4_KEY_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_2_4 */
/* Register template: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_2_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 263 */
/* Field member: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_2_4.mask_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_MASK_31_0_MSB 31
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_MASK_31_0_LSB 0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_MASK_31_0_WIDTH 32
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_MASK_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_MASK_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_MASK_31_0_RESET 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_MASK_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_MASK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_MASK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_2_4_MASK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_3_4 */
/* Register template: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_3_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 263 */
/* Field member: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind::cfg_bndl1_state_lkp_tcam_ind_3_4.mask_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_MASK_63_32_MSB 31
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_MASK_63_32_LSB 0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_MASK_63_32_WIDTH 32
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_MASK_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_MASK_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_MASK_63_32_RESET 0x00000000
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_MASK_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_MASK_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_MASK_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_IND_CFG_BNDL1_STATE_LKP_TCAM_IND_3_4_MASK_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_bndl1_state_lkp_tcam_ind                */
/* Register template: cap_ppa_csr::sta_bndl1_state_lkp_tcam_ind            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 270 */
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_tcam_ind.hit_addr        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_ADDR_MSB 9
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_ADDR_LSB 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_ADDR_WIDTH 9
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_ADDR_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_ADDR_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_ADDR_FIELD_MASK 0x000003fe
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_ADDR_GET(x) \
   (((x) & 0x000003fe) >> 1)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_ADDR_SET(x) \
   (((x) << 1) & 0x000003fe)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_ADDR_MODIFY(r, x) \
   ((((x) << 1) & 0x000003fe) | ((r) & 0xfffffc01))
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_tcam_ind.hit             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_MSB 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_IND_HIT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind                  */
/* Memory template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 276 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_SIZE 0x1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_BYTE_SIZE 0x4
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRIES 0x1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_MSB 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_WIDTH 2
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_MASK 0x03
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_GET(x) ((x) & 0x03)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_SET(x) ((x) & 0x03)
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind.entry        */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind::entry */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind::entry */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_RESET_VALUE 0x00
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_RESET_MASK 0xfc
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_READ_MASK 0xff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_WRITE_MASK 0x03

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind::entry         */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind::entry     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 283 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind::entry.cmd      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_CMD_MSB 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_CMD_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_CMD_WIDTH 2
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_CMD_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_CMD_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_CMD_FIELD_MASK 0x03
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_CMD_GET(x) \
   ((x) & 0x03)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_CMD_SET(x) \
   ((x) & 0x03)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_TCAM_IND_ENTRY_CMD_MODIFY(r, x) \
   (((x) & 0x03) | ((r) & 0xfc))

/* Wide Memory type: cap_ppa_csr::dhs_bndl1_state_lkp_sram                 */
/* Wide Memory template: cap_ppa_csr::dhs_bndl1_state_lkp_sram             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 288 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_SIZE 0x4000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_BYTE_SIZE 0x10000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRIES 0x120
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_MSB 817
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_WIDTH 818
/* Wide Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram.entry       */
/* Wide Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry */
/* Wide Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_0_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_0_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_0_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_1_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_1_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_1_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_2_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_2_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_2_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_3_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_3_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_3_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_4_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_4_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_4_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_5_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_5_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_5_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_6_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_6_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_6_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_7_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_7_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_7_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_8_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_8_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_8_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_9_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_9_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_9_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_10_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_10_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_10_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_11_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_11_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_11_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_12_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_12_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_12_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_13_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_13_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_13_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_14_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_14_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_14_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_15_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_15_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_15_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_16_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_16_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_16_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_17_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_17_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_17_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_18_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_18_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_18_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_19_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_19_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_19_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_20_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_20_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_20_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_21_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_21_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_21_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_22_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_22_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_22_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_23_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_23_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_23_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_24_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_24_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_24_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_25_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_25_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_25_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_RESET_MASK 0xfffc0000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_WRITE_MASK 0x0003ffff
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_26_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_26_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_26_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_27_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_27_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_27_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_28_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_28_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_28_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_29_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_29_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_29_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_30_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_30_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_30_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry.entry_31_32 */
/* Register type referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_31_32 */
/* Register template referenced: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_31_32 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry        */
/* Wide Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_SIZE 0x1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_0_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_0_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_0_32.data_31_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_1_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_1_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_1_32.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_2_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_2_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_2_32.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_3_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_3_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_3_32.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_4_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_4_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_4_32.data_159_128 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_5_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_5_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_5_32.data_191_160 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_6_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_6_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_6_32.data_223_192 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_7_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_7_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_7_32.data_255_224 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_8_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_8_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_8_32.data_287_256 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_9_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_9_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_9_32.data_319_288 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_10_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_10_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_10_32.data_351_320 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_11_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_11_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_11_32.data_383_352 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_12_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_12_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_12_32.data_415_384 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_13_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_13_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_13_32.data_447_416 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_14_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_14_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_14_32.data_479_448 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_15_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_15_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_15_32.data_511_480 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_16_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_16_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_16_32.data_543_512 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_16_32_DATA_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_17_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_17_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_17_32.data_575_544 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_17_32_DATA_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_18_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_18_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_18_32.data_607_576 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_18_32_DATA_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_19_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_19_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_19_32.data_639_608 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_19_32_DATA_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_20_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_20_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_20_32.data_671_640 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_20_32_DATA_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_21_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_21_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_21_32.data_703_672 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_21_32_DATA_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_22_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_22_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_22_32.data_735_704 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_22_32_DATA_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_23_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_23_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_23_32.ecc_3_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_LSB 28
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_WIDTH 4
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_FIELD_MASK 0xf0000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_ECC_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_23_32.rsvd */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_MSB 27
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_LSB 27
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_WIDTH 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_FIELD_MASK 0x08000000
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_RSVD_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_23_32.data_762_736 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_MSB 26
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_WIDTH 27
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_FIELD_MASK 0x07ffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_GET(x) \
   ((x) & 0x07ffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_SET(x) \
   ((x) & 0x07ffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_23_32_DATA_762_736_MODIFY(r, x) \
   (((x) & 0x07ffffff) | ((r) & 0xf8000000))

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_24_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_24_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_24_32.ecc_35_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_MSB 31
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_WIDTH 32
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_24_32_ECC_35_4_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_25_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_25_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
/* Field member: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_25_32.ecc_53_36 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_MSB 17
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_LSB 0
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_WIDTH 18
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_FIELD_MASK 0x0003ffff
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_PPA_CSR_DHS_BNDL1_STATE_LKP_SRAM_ENTRY_ENTRY_25_32_ECC_53_36_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_26_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_26_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_27_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_27_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_28_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_28_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_29_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_29_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_30_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_30_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */

/* Register type: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_31_32 */
/* Register template: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry::entry_31_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */

/* Wide Register type: cap_ppa_csr::cfg_crc_profile                        */
/* Wide Register template: cap_ppa_csr::cfg_crc_profile                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 302 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_SIZE 0x2
#define CAP_PPA_CSR_CFG_CRC_PROFILE_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2        */
/* Register template: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 302 */
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2.end_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_END_ADJ_MSB 31
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_END_ADJ_LSB 26
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_END_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_END_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_END_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_END_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_END_ADJ_FIELD_MASK 0xfc000000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_END_ADJ_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_END_ADJ_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_END_ADJ_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2.addsub_end */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_END_MSB 25
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_END_LSB 25
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_END_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_END_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_END_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_END_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_END_FIELD_MASK 0x02000000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_END_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_END_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_END_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2.start_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_START_ADJ_MSB 24
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_START_ADJ_LSB 19
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_START_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_START_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_START_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_START_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_START_ADJ_FIELD_MASK 0x01f80000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_START_ADJ_GET(x) \
   (((x) & 0x01f80000) >> 19)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_START_ADJ_SET(x) \
   (((x) << 19) & 0x01f80000)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_START_ADJ_MODIFY(r, x) \
   ((((x) << 19) & 0x01f80000) | ((r) & 0xfe07ffff))
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2.addsub_start */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_START_MSB 18
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_START_LSB 18
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_START_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_START_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_START_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_START_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_START_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_START_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_START_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_ADDSUB_START_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2.len_shift_val */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_VAL_MSB 17
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_VAL_LSB 15
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_VAL_WIDTH 3
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_VAL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_VAL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_VAL_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_VAL_FIELD_MASK 0x00038000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_VAL_GET(x) \
   (((x) & 0x00038000) >> 15)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_VAL_SET(x) \
   (((x) << 15) & 0x00038000)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_VAL_MODIFY(r, x) \
   ((((x) << 15) & 0x00038000) | ((r) & 0xfffc7fff))
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2.len_shift_left */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_LEFT_MSB 14
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_LEFT_LSB 14
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_LEFT_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_LEFT_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_LEFT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_LEFT_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_LEFT_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_LEFT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_LEFT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_SHIFT_LEFT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_0_2.len_mask */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_MASK_MSB 13
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_MASK_LSB 0
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_MASK_WIDTH 14
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_MASK_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_MASK_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_MASK_RESET 0x0000
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_MASK_FIELD_MASK 0x00003fff
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_MASK_GET(x) \
   ((x) & 0x00003fff)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_MASK_SET(x) \
   ((x) & 0x00003fff)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_0_2_LEN_MASK_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Register type: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_1_2        */
/* Register template: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_1_2    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 302 */
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_1_2.mask_prof_sel */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_PROF_SEL_MSB 9
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_PROF_SEL_LSB 8
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_PROF_SEL_WIDTH 2
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_PROF_SEL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_PROF_SEL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_PROF_SEL_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_PROF_SEL_FIELD_MASK 0x00000300
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_PROF_SEL_GET(x) \
   (((x) & 0x00000300) >> 8)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_PROF_SEL_SET(x) \
   (((x) << 8) & 0x00000300)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_PROF_SEL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_1_2.end_eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_END_EOP_MSB 7
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_END_EOP_LSB 7
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_END_EOP_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_END_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_END_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_END_EOP_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_END_EOP_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_END_EOP_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_END_EOP_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_END_EOP_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_1_2.mask_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_ADJ_MSB 6
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_ADJ_LSB 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_ADJ_FIELD_MASK 0x0000007e
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_ADJ_GET(x) \
   (((x) & 0x0000007e) >> 1)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_ADJ_SET(x) \
   (((x) << 1) & 0x0000007e)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_MASK_ADJ_MODIFY(r, x) \
   ((((x) << 1) & 0x0000007e) | ((r) & 0xffffff81))
/* Field member: cap_ppa_csr::cfg_crc_profile::cfg_crc_profile_1_2.addsub_mask */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDSUB_MASK_MSB 0
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDSUB_MASK_LSB 0
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDSUB_MASK_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDSUB_MASK_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDSUB_MASK_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDSUB_MASK_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDSUB_MASK_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDSUB_MASK_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDSUB_MASK_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CRC_PROFILE_CFG_CRC_PROFILE_1_2_ADDSUB_MASK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ppa_csr::cfg_crc_mask_profile                   */
/* Wide Register template: cap_ppa_csr::cfg_crc_mask_profile               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 320 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_SIZE 0x4
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3 */
/* Register template: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 320 */
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld1_skip_first_nibble */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_SKIP_FIRST_NIBBLE_MSB 31
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_SKIP_FIRST_NIBBLE_LSB 31
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_SKIP_FIRST_NIBBLE_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_SKIP_FIRST_NIBBLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_SKIP_FIRST_NIBBLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_SKIP_FIRST_NIBBLE_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_SKIP_FIRST_NIBBLE_FIELD_MASK 0x80000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_SKIP_FIRST_NIBBLE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_SKIP_FIRST_NIBBLE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_SKIP_FIRST_NIBBLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld1_fill */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_FILL_MSB 30
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_FILL_LSB 30
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_FILL_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_FILL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_FILL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_FILL_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_FILL_FIELD_MASK 0x40000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_FILL_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_FILL_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_FILL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld1_end_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_END_ADJ_MSB 29
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_END_ADJ_LSB 24
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_END_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_END_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_END_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_END_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_END_ADJ_FIELD_MASK 0x3f000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_END_ADJ_GET(x) \
   (((x) & 0x3f000000) >> 24)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_END_ADJ_SET(x) \
   (((x) << 24) & 0x3f000000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_END_ADJ_MODIFY(r, x) \
   ((((x) << 24) & 0x3f000000) | ((r) & 0xc0ffffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld1_start_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_START_ADJ_MSB 23
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_START_ADJ_LSB 18
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_START_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_START_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_START_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_START_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_START_ADJ_FIELD_MASK 0x00fc0000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_START_ADJ_GET(x) \
   (((x) & 0x00fc0000) >> 18)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_START_ADJ_SET(x) \
   (((x) << 18) & 0x00fc0000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_START_ADJ_MODIFY(r, x) \
   ((((x) << 18) & 0x00fc0000) | ((r) & 0xff03ffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld1_use_ohi */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_USE_OHI_MSB 17
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_USE_OHI_LSB 17
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_USE_OHI_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_USE_OHI_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_USE_OHI_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_USE_OHI_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_USE_OHI_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_USE_OHI_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_USE_OHI_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_USE_OHI_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld1_mask_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_MASK_EN_MSB 16
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_MASK_EN_LSB 16
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_MASK_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_MASK_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_MASK_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_MASK_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_MASK_EN_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_MASK_EN_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_MASK_EN_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD1_MASK_EN_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld0_skip_first_nibble */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_SKIP_FIRST_NIBBLE_MSB 15
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_SKIP_FIRST_NIBBLE_LSB 15
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_SKIP_FIRST_NIBBLE_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_SKIP_FIRST_NIBBLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_SKIP_FIRST_NIBBLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_SKIP_FIRST_NIBBLE_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_SKIP_FIRST_NIBBLE_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_SKIP_FIRST_NIBBLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_SKIP_FIRST_NIBBLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_SKIP_FIRST_NIBBLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld0_fill */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_FILL_MSB 14
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_FILL_LSB 14
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_FILL_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_FILL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_FILL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_FILL_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_FILL_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_FILL_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_FILL_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_FILL_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld0_end_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_END_ADJ_MSB 13
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_END_ADJ_LSB 8
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_END_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_END_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_END_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_END_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_END_ADJ_FIELD_MASK 0x00003f00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_END_ADJ_GET(x) \
   (((x) & 0x00003f00) >> 8)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_END_ADJ_SET(x) \
   (((x) << 8) & 0x00003f00)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_END_ADJ_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00) | ((r) & 0xffffc0ff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld0_start_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_START_ADJ_MSB 7
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_START_ADJ_LSB 2
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_START_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_START_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_START_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_START_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_START_ADJ_FIELD_MASK 0x000000fc
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_START_ADJ_GET(x) \
   (((x) & 0x000000fc) >> 2)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_START_ADJ_SET(x) \
   (((x) << 2) & 0x000000fc)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_START_ADJ_MODIFY(r, x) \
   ((((x) << 2) & 0x000000fc) | ((r) & 0xffffff03))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld0_use_ohi */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_USE_OHI_MSB 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_USE_OHI_LSB 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_USE_OHI_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_USE_OHI_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_USE_OHI_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_USE_OHI_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_USE_OHI_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_USE_OHI_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_USE_OHI_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_USE_OHI_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_0_3.fld0_mask_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_MASK_EN_MSB 0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_MASK_EN_LSB 0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_MASK_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_MASK_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_MASK_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_MASK_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_MASK_EN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_MASK_EN_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_MASK_EN_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_0_3_FLD0_MASK_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3 */
/* Register template: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 320 */
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld3_skip_first_nibble */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_SKIP_FIRST_NIBBLE_MSB 31
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_SKIP_FIRST_NIBBLE_LSB 31
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_SKIP_FIRST_NIBBLE_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_SKIP_FIRST_NIBBLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_SKIP_FIRST_NIBBLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_SKIP_FIRST_NIBBLE_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_SKIP_FIRST_NIBBLE_FIELD_MASK 0x80000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_SKIP_FIRST_NIBBLE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_SKIP_FIRST_NIBBLE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_SKIP_FIRST_NIBBLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld3_fill */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_FILL_MSB 30
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_FILL_LSB 30
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_FILL_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_FILL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_FILL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_FILL_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_FILL_FIELD_MASK 0x40000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_FILL_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_FILL_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_FILL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld3_end_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_END_ADJ_MSB 29
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_END_ADJ_LSB 24
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_END_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_END_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_END_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_END_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_END_ADJ_FIELD_MASK 0x3f000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_END_ADJ_GET(x) \
   (((x) & 0x3f000000) >> 24)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_END_ADJ_SET(x) \
   (((x) << 24) & 0x3f000000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_END_ADJ_MODIFY(r, x) \
   ((((x) << 24) & 0x3f000000) | ((r) & 0xc0ffffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld3_start_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_START_ADJ_MSB 23
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_START_ADJ_LSB 18
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_START_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_START_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_START_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_START_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_START_ADJ_FIELD_MASK 0x00fc0000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_START_ADJ_GET(x) \
   (((x) & 0x00fc0000) >> 18)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_START_ADJ_SET(x) \
   (((x) << 18) & 0x00fc0000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_START_ADJ_MODIFY(r, x) \
   ((((x) << 18) & 0x00fc0000) | ((r) & 0xff03ffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld3_use_ohi */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_USE_OHI_MSB 17
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_USE_OHI_LSB 17
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_USE_OHI_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_USE_OHI_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_USE_OHI_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_USE_OHI_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_USE_OHI_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_USE_OHI_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_USE_OHI_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_USE_OHI_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld3_mask_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_MASK_EN_MSB 16
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_MASK_EN_LSB 16
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_MASK_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_MASK_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_MASK_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_MASK_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_MASK_EN_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_MASK_EN_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_MASK_EN_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD3_MASK_EN_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld2_skip_first_nibble */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_SKIP_FIRST_NIBBLE_MSB 15
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_SKIP_FIRST_NIBBLE_LSB 15
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_SKIP_FIRST_NIBBLE_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_SKIP_FIRST_NIBBLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_SKIP_FIRST_NIBBLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_SKIP_FIRST_NIBBLE_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_SKIP_FIRST_NIBBLE_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_SKIP_FIRST_NIBBLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_SKIP_FIRST_NIBBLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_SKIP_FIRST_NIBBLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld2_fill */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_FILL_MSB 14
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_FILL_LSB 14
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_FILL_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_FILL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_FILL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_FILL_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_FILL_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_FILL_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_FILL_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_FILL_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld2_end_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_END_ADJ_MSB 13
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_END_ADJ_LSB 8
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_END_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_END_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_END_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_END_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_END_ADJ_FIELD_MASK 0x00003f00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_END_ADJ_GET(x) \
   (((x) & 0x00003f00) >> 8)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_END_ADJ_SET(x) \
   (((x) << 8) & 0x00003f00)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_END_ADJ_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00) | ((r) & 0xffffc0ff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld2_start_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_START_ADJ_MSB 7
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_START_ADJ_LSB 2
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_START_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_START_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_START_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_START_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_START_ADJ_FIELD_MASK 0x000000fc
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_START_ADJ_GET(x) \
   (((x) & 0x000000fc) >> 2)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_START_ADJ_SET(x) \
   (((x) << 2) & 0x000000fc)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_START_ADJ_MODIFY(r, x) \
   ((((x) << 2) & 0x000000fc) | ((r) & 0xffffff03))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld2_use_ohi */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_USE_OHI_MSB 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_USE_OHI_LSB 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_USE_OHI_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_USE_OHI_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_USE_OHI_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_USE_OHI_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_USE_OHI_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_USE_OHI_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_USE_OHI_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_USE_OHI_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_1_3.fld2_mask_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_MASK_EN_MSB 0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_MASK_EN_LSB 0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_MASK_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_MASK_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_MASK_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_MASK_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_MASK_EN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_MASK_EN_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_MASK_EN_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_1_3_FLD2_MASK_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3 */
/* Register template: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 320 */
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld5_skip_first_nibble */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_SKIP_FIRST_NIBBLE_MSB 31
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_SKIP_FIRST_NIBBLE_LSB 31
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_SKIP_FIRST_NIBBLE_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_SKIP_FIRST_NIBBLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_SKIP_FIRST_NIBBLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_SKIP_FIRST_NIBBLE_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_SKIP_FIRST_NIBBLE_FIELD_MASK 0x80000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_SKIP_FIRST_NIBBLE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_SKIP_FIRST_NIBBLE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_SKIP_FIRST_NIBBLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld5_fill */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_FILL_MSB 30
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_FILL_LSB 30
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_FILL_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_FILL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_FILL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_FILL_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_FILL_FIELD_MASK 0x40000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_FILL_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_FILL_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_FILL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld5_end_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_END_ADJ_MSB 29
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_END_ADJ_LSB 24
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_END_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_END_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_END_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_END_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_END_ADJ_FIELD_MASK 0x3f000000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_END_ADJ_GET(x) \
   (((x) & 0x3f000000) >> 24)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_END_ADJ_SET(x) \
   (((x) << 24) & 0x3f000000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_END_ADJ_MODIFY(r, x) \
   ((((x) << 24) & 0x3f000000) | ((r) & 0xc0ffffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld5_start_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_START_ADJ_MSB 23
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_START_ADJ_LSB 18
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_START_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_START_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_START_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_START_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_START_ADJ_FIELD_MASK 0x00fc0000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_START_ADJ_GET(x) \
   (((x) & 0x00fc0000) >> 18)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_START_ADJ_SET(x) \
   (((x) << 18) & 0x00fc0000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_START_ADJ_MODIFY(r, x) \
   ((((x) << 18) & 0x00fc0000) | ((r) & 0xff03ffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld5_use_ohi */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_USE_OHI_MSB 17
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_USE_OHI_LSB 17
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_USE_OHI_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_USE_OHI_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_USE_OHI_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_USE_OHI_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_USE_OHI_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_USE_OHI_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_USE_OHI_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_USE_OHI_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld5_mask_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_MASK_EN_MSB 16
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_MASK_EN_LSB 16
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_MASK_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_MASK_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_MASK_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_MASK_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_MASK_EN_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_MASK_EN_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_MASK_EN_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD5_MASK_EN_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld4_skip_first_nibble */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_SKIP_FIRST_NIBBLE_MSB 15
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_SKIP_FIRST_NIBBLE_LSB 15
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_SKIP_FIRST_NIBBLE_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_SKIP_FIRST_NIBBLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_SKIP_FIRST_NIBBLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_SKIP_FIRST_NIBBLE_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_SKIP_FIRST_NIBBLE_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_SKIP_FIRST_NIBBLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_SKIP_FIRST_NIBBLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_SKIP_FIRST_NIBBLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld4_fill */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_FILL_MSB 14
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_FILL_LSB 14
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_FILL_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_FILL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_FILL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_FILL_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_FILL_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_FILL_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_FILL_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_FILL_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld4_end_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_END_ADJ_MSB 13
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_END_ADJ_LSB 8
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_END_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_END_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_END_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_END_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_END_ADJ_FIELD_MASK 0x00003f00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_END_ADJ_GET(x) \
   (((x) & 0x00003f00) >> 8)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_END_ADJ_SET(x) \
   (((x) << 8) & 0x00003f00)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_END_ADJ_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00) | ((r) & 0xffffc0ff))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld4_start_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_START_ADJ_MSB 7
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_START_ADJ_LSB 2
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_START_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_START_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_START_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_START_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_START_ADJ_FIELD_MASK 0x000000fc
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_START_ADJ_GET(x) \
   (((x) & 0x000000fc) >> 2)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_START_ADJ_SET(x) \
   (((x) << 2) & 0x000000fc)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_START_ADJ_MODIFY(r, x) \
   ((((x) << 2) & 0x000000fc) | ((r) & 0xffffff03))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld4_use_ohi */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_USE_OHI_MSB 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_USE_OHI_LSB 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_USE_OHI_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_USE_OHI_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_USE_OHI_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_USE_OHI_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_USE_OHI_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_USE_OHI_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_USE_OHI_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_USE_OHI_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_crc_mask_profile::cfg_crc_mask_profile_2_3.fld4_mask_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_MASK_EN_MSB 0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_MASK_EN_LSB 0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_MASK_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_MASK_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_MASK_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_MASK_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_MASK_EN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_MASK_EN_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_MASK_EN_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CRC_MASK_PROFILE_CFG_CRC_MASK_PROFILE_2_3_FLD4_MASK_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ppa_csr::cfg_csum_profile                       */
/* Wide Register template: cap_ppa_csr::cfg_csum_profile                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 363 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_SIZE 0x4
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3      */
/* Register template: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 363 */
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3.start_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_MSB 31
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_LSB 26
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_FIELD_MASK 0xfc000000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_START_ADJ_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3.addsub_start */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDSUB_START_MSB 25
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDSUB_START_LSB 25
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDSUB_START_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDSUB_START_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDSUB_START_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDSUB_START_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDSUB_START_FIELD_MASK 0x02000000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDSUB_START_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDSUB_START_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_ADDSUB_START_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3.len_shift_val */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_MSB 24
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_LSB 22
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_WIDTH 3
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_FIELD_MASK 0x01c00000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_GET(x) \
   (((x) & 0x01c00000) >> 22)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_SET(x) \
   (((x) << 22) & 0x01c00000)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_VAL_MODIFY(r, x) \
   ((((x) << 22) & 0x01c00000) | ((r) & 0xfe3fffff))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3.len_shift_left */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_MSB 21
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_LSB 21
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_FIELD_MASK 0x00200000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_SHIFT_LEFT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3.len_mask */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_MSB 20
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_LSB 7
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_WIDTH 14
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_RESET 0x0000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_FIELD_MASK 0x001fff80
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_GET(x) \
   (((x) & 0x001fff80) >> 7)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_SET(x) \
   (((x) << 7) & 0x001fff80)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_LEN_MASK_MODIFY(r, x) \
   ((((x) << 7) & 0x001fff80) | ((r) & 0xffe0007f))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3.end_eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_END_EOP_MSB 6
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_END_EOP_LSB 6
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_END_EOP_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_END_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_END_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_END_EOP_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_END_EOP_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_END_EOP_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_END_EOP_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_END_EOP_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3.phv_csum_flit_num */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_CSUM_FLIT_NUM_MSB 5
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_CSUM_FLIT_NUM_LSB 2
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_CSUM_FLIT_NUM_WIDTH 4
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_CSUM_FLIT_NUM_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_CSUM_FLIT_NUM_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_CSUM_FLIT_NUM_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_CSUM_FLIT_NUM_FIELD_MASK 0x0000003c
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_CSUM_FLIT_NUM_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_CSUM_FLIT_NUM_SET(x) \
   (((x) << 2) & 0x0000003c)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_PHV_CSUM_FLIT_NUM_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3.csum_8b */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_8B_MSB 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_8B_LSB 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_8B_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_8B_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_8B_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_8B_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_8B_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_8B_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_8B_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_8B_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_0_3.csum_loc_use_phdr_ohi */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_LOC_USE_PHDR_OHI_MSB 0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_LOC_USE_PHDR_OHI_LSB 0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_LOC_USE_PHDR_OHI_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_LOC_USE_PHDR_OHI_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_LOC_USE_PHDR_OHI_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_LOC_USE_PHDR_OHI_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_LOC_USE_PHDR_OHI_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_LOC_USE_PHDR_OHI_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_LOC_USE_PHDR_OHI_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_0_3_CSUM_LOC_USE_PHDR_OHI_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3      */
/* Register template: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 363 */
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3.add_val_9_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADD_VAL_9_0_MSB 31
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADD_VAL_9_0_LSB 22
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADD_VAL_9_0_WIDTH 10
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADD_VAL_9_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADD_VAL_9_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADD_VAL_9_0_RESET 0x000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADD_VAL_9_0_FIELD_MASK 0xffc00000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADD_VAL_9_0_GET(x) \
   (((x) & 0xffc00000) >> 22)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADD_VAL_9_0_SET(x) \
   (((x) << 22) & 0xffc00000)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADD_VAL_9_0_MODIFY(r, x) \
   ((((x) << 22) & 0xffc00000) | ((r) & 0x003fffff))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3.align */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ALIGN_MSB 21
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ALIGN_LSB 21
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ALIGN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ALIGN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ALIGN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ALIGN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ALIGN_FIELD_MASK 0x00200000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ALIGN_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ALIGN_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ALIGN_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3.csum_loc_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_CSUM_LOC_ADJ_MSB 20
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_CSUM_LOC_ADJ_LSB 15
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_CSUM_LOC_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_CSUM_LOC_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_CSUM_LOC_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_CSUM_LOC_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_CSUM_LOC_ADJ_FIELD_MASK 0x001f8000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_CSUM_LOC_ADJ_GET(x) \
   (((x) & 0x001f8000) >> 15)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_CSUM_LOC_ADJ_SET(x) \
   (((x) << 15) & 0x001f8000)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_CSUM_LOC_ADJ_MODIFY(r, x) \
   ((((x) << 15) & 0x001f8000) | ((r) & 0xffe07fff))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3.addsub_csum_loc */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_CSUM_LOC_MSB 14
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_CSUM_LOC_LSB 14
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_CSUM_LOC_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_CSUM_LOC_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_CSUM_LOC_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_CSUM_LOC_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_CSUM_LOC_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_CSUM_LOC_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_CSUM_LOC_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_CSUM_LOC_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3.phdr_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_PHDR_ADJ_MSB 13
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_PHDR_ADJ_LSB 8
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_PHDR_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_PHDR_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_PHDR_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_PHDR_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_PHDR_ADJ_FIELD_MASK 0x00003f00
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_PHDR_ADJ_GET(x) \
   (((x) & 0x00003f00) >> 8)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_PHDR_ADJ_SET(x) \
   (((x) << 8) & 0x00003f00)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_PHDR_ADJ_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00) | ((r) & 0xffffc0ff))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3.addsub_phdr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_PHDR_MSB 7
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_PHDR_LSB 7
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_PHDR_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_PHDR_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_PHDR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_PHDR_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_PHDR_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_PHDR_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_PHDR_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_PHDR_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3.end_adj */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_MSB 6
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_LSB 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_FIELD_MASK 0x0000007e
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_GET(x) \
   (((x) & 0x0000007e) >> 1)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_SET(x) \
   (((x) << 1) & 0x0000007e)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_END_ADJ_MODIFY(r, x) \
   ((((x) << 1) & 0x0000007e) | ((r) & 0xffffff81))
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_1_3.addsub_end */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_END_MSB 0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_END_LSB 0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_END_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_END_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_END_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_END_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_END_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_END_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_END_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_1_3_ADDSUB_END_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_2_3      */
/* Register template: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_2_3  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 363 */
/* Field member: cap_ppa_csr::cfg_csum_profile::cfg_csum_profile_2_3.add_val_15_10 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_VAL_15_10_MSB 5
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_VAL_15_10_LSB 0
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_VAL_15_10_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_VAL_15_10_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_VAL_15_10_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_VAL_15_10_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_VAL_15_10_FIELD_MASK 0x0000003f
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_VAL_15_10_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_VAL_15_10_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PPA_CSR_CFG_CSUM_PROFILE_CFG_CSUM_PROFILE_2_3_ADD_VAL_15_10_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Register type: cap_ppa_csr::cfg_csum_phdr_profile                  */
/* Wide Register template: cap_ppa_csr::cfg_csum_phdr_profile              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 386 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_SIZE 0x2
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2 */
/* Register template: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 386 */
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld2_fld_align */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_ALIGN_MSB 31
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_ALIGN_LSB 31
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_ALIGN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_ALIGN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_ALIGN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_ALIGN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_ALIGN_FIELD_MASK 0x80000000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_ALIGN_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_ALIGN_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_ALIGN_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld2_fld_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_EN_MSB 30
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_EN_LSB 30
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_EN_FIELD_MASK 0x40000000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_EN_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_EN_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD2_FLD_EN_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld1_add_len */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_ADD_LEN_MSB 29
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_ADD_LEN_LSB 29
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_ADD_LEN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_ADD_LEN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_ADD_LEN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_ADD_LEN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_ADD_LEN_FIELD_MASK 0x20000000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_ADD_LEN_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_ADD_LEN_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_ADD_LEN_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld1_fld_end */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_END_MSB 28
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_END_LSB 23
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_END_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_END_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_END_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_END_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_END_FIELD_MASK 0x1f800000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_END_GET(x) \
   (((x) & 0x1f800000) >> 23)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_END_SET(x) \
   (((x) << 23) & 0x1f800000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_END_MODIFY(r, x) \
   ((((x) << 23) & 0x1f800000) | ((r) & 0xe07fffff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld1_fld_start */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_START_MSB 22
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_START_LSB 17
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_START_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_START_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_START_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_START_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_START_FIELD_MASK 0x007e0000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_START_GET(x) \
   (((x) & 0x007e0000) >> 17)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_START_SET(x) \
   (((x) << 17) & 0x007e0000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_START_MODIFY(r, x) \
   ((((x) << 17) & 0x007e0000) | ((r) & 0xff81ffff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld1_fld_align */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_ALIGN_MSB 16
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_ALIGN_LSB 16
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_ALIGN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_ALIGN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_ALIGN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_ALIGN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_ALIGN_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_ALIGN_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_ALIGN_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_ALIGN_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld1_fld_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_EN_MSB 15
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_EN_LSB 15
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_EN_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_EN_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_EN_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD1_FLD_EN_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld0_add_len */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_ADD_LEN_MSB 14
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_ADD_LEN_LSB 14
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_ADD_LEN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_ADD_LEN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_ADD_LEN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_ADD_LEN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_ADD_LEN_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_ADD_LEN_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_ADD_LEN_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_ADD_LEN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld0_fld_end */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_END_MSB 13
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_END_LSB 8
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_END_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_END_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_END_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_END_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_END_FIELD_MASK 0x00003f00
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_END_GET(x) \
   (((x) & 0x00003f00) >> 8)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_END_SET(x) \
   (((x) << 8) & 0x00003f00)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_END_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00) | ((r) & 0xffffc0ff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld0_fld_start */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_START_MSB 7
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_START_LSB 2
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_START_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_START_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_START_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_START_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_START_FIELD_MASK 0x000000fc
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_START_GET(x) \
   (((x) & 0x000000fc) >> 2)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_START_SET(x) \
   (((x) << 2) & 0x000000fc)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_START_MODIFY(r, x) \
   ((((x) << 2) & 0x000000fc) | ((r) & 0xffffff03))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld0_fld_align */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_ALIGN_MSB 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_ALIGN_LSB 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_ALIGN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_ALIGN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_ALIGN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_ALIGN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_ALIGN_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_ALIGN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_ALIGN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_ALIGN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_0_2.fld0_fld_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_EN_MSB 0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_EN_LSB 0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_EN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_EN_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_EN_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_0_2_FLD0_FLD_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2 */
/* Register template: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 386 */
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2.fld3_add_len */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_ADD_LEN_MSB 27
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_ADD_LEN_LSB 27
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_ADD_LEN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_ADD_LEN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_ADD_LEN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_ADD_LEN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_ADD_LEN_FIELD_MASK 0x08000000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_ADD_LEN_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_ADD_LEN_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_ADD_LEN_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2.fld3_fld_end */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_END_MSB 26
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_END_LSB 21
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_END_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_END_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_END_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_END_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_END_FIELD_MASK 0x07e00000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_END_GET(x) \
   (((x) & 0x07e00000) >> 21)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_END_SET(x) \
   (((x) << 21) & 0x07e00000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_END_MODIFY(r, x) \
   ((((x) << 21) & 0x07e00000) | ((r) & 0xf81fffff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2.fld3_fld_start */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_START_MSB 20
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_START_LSB 15
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_START_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_START_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_START_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_START_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_START_FIELD_MASK 0x001f8000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_START_GET(x) \
   (((x) & 0x001f8000) >> 15)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_START_SET(x) \
   (((x) << 15) & 0x001f8000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_START_MODIFY(r, x) \
   ((((x) << 15) & 0x001f8000) | ((r) & 0xffe07fff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2.fld3_fld_align */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_ALIGN_MSB 14
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_ALIGN_LSB 14
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_ALIGN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_ALIGN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_ALIGN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_ALIGN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_ALIGN_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_ALIGN_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_ALIGN_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_ALIGN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2.fld3_fld_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_EN_MSB 13
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_EN_LSB 13
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_EN_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_EN_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_EN_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD3_FLD_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2.fld2_add_len */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_ADD_LEN_MSB 12
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_ADD_LEN_LSB 12
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_ADD_LEN_WIDTH 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_ADD_LEN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_ADD_LEN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_ADD_LEN_RESET 0x0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_ADD_LEN_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_ADD_LEN_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_ADD_LEN_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_ADD_LEN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2.fld2_fld_end */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_END_MSB 11
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_END_LSB 6
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_END_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_END_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_END_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_END_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_END_FIELD_MASK 0x00000fc0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_END_GET(x) \
   (((x) & 0x00000fc0) >> 6)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_END_SET(x) \
   (((x) << 6) & 0x00000fc0)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_END_MODIFY(r, x) \
   ((((x) << 6) & 0x00000fc0) | ((r) & 0xfffff03f))
/* Field member: cap_ppa_csr::cfg_csum_phdr_profile::cfg_csum_phdr_profile_1_2.fld2_fld_start */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_START_MSB 5
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_START_LSB 0
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_START_WIDTH 6
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_START_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_START_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_START_RESET 0x00
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_START_FIELD_MASK 0x0000003f
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_START_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_START_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PPA_CSR_CFG_CSUM_PHDR_PROFILE_CFG_CSUM_PHDR_PROFILE_1_2_FLD2_FLD_START_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_ppa_csr::cfg_len_chk_profile                         */
/* Register template: cap_ppa_csr::cfg_len_chk_profile                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 412 */
/* Field member: cap_ppa_csr::cfg_len_chk_profile.start_adj                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_START_ADJ_MSB 24
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_START_ADJ_LSB 19
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_START_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_START_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_START_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_START_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_START_ADJ_FIELD_MASK 0x01f80000
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_START_ADJ_GET(x) \
   (((x) & 0x01f80000) >> 19)
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_START_ADJ_SET(x) \
   (((x) << 19) & 0x01f80000)
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_START_ADJ_MODIFY(r, x) \
   ((((x) << 19) & 0x01f80000) | ((r) & 0xfe07ffff))
/* Field member: cap_ppa_csr::cfg_len_chk_profile.addsub_start             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDSUB_START_MSB 18
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDSUB_START_LSB 18
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDSUB_START_WIDTH 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDSUB_START_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDSUB_START_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDSUB_START_RESET 0x0
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDSUB_START_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDSUB_START_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDSUB_START_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_ADDSUB_START_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::cfg_len_chk_profile.len_shift_val            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_VAL_MSB 17
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_VAL_LSB 15
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_VAL_WIDTH 3
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_VAL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_VAL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_VAL_RESET 0x0
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_VAL_FIELD_MASK 0x00038000
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_VAL_GET(x) \
   (((x) & 0x00038000) >> 15)
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_VAL_SET(x) \
   (((x) << 15) & 0x00038000)
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_VAL_MODIFY(r, x) \
   ((((x) << 15) & 0x00038000) | ((r) & 0xfffc7fff))
/* Field member: cap_ppa_csr::cfg_len_chk_profile.len_shift_left           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_LEFT_MSB 14
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_LEFT_LSB 14
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_LEFT_WIDTH 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_LEFT_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_LEFT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_LEFT_RESET 0x0
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_LEFT_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_LEFT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_LEFT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_SHIFT_LEFT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::cfg_len_chk_profile.len_mask                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_MASK_MSB 13
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_MASK_LSB 0
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_MASK_WIDTH 14
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_MASK_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_MASK_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_MASK_RESET 0x0000
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_MASK_FIELD_MASK 0x00003fff
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_MASK_GET(x) ((x) & 0x00003fff)
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_MASK_SET(x) ((x) & 0x00003fff)
#define CAP_PPA_CSR_CFG_LEN_CHK_PROFILE_LEN_MASK_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* Register type: cap_ppa_csr::cfg_align_chk_profile                       */
/* Register template: cap_ppa_csr::cfg_align_chk_profile                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 423 */
/* Field member: cap_ppa_csr::cfg_align_chk_profile.mod_log2               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_MOD_LOG2_MSB 14
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_MOD_LOG2_LSB 7
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_MOD_LOG2_WIDTH 8
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_MOD_LOG2_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_MOD_LOG2_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_MOD_LOG2_RESET 0x00
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_MOD_LOG2_FIELD_MASK 0x00007f80
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_MOD_LOG2_GET(x) \
   (((x) & 0x00007f80) >> 7)
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_MOD_LOG2_SET(x) \
   (((x) << 7) & 0x00007f80)
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_MOD_LOG2_MODIFY(r, x) \
   ((((x) << 7) & 0x00007f80) | ((r) & 0xffff807f))
/* Field member: cap_ppa_csr::cfg_align_chk_profile.start_adj              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_START_ADJ_MSB 6
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_START_ADJ_LSB 1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_START_ADJ_WIDTH 6
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_START_ADJ_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_START_ADJ_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_START_ADJ_RESET 0x00
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_START_ADJ_FIELD_MASK 0x0000007e
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_START_ADJ_GET(x) \
   (((x) & 0x0000007e) >> 1)
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_START_ADJ_SET(x) \
   (((x) << 1) & 0x0000007e)
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_START_ADJ_MODIFY(r, x) \
   ((((x) << 1) & 0x0000007e) | ((r) & 0xffffff81))
/* Field member: cap_ppa_csr::cfg_align_chk_profile.addsub_start           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDSUB_START_MSB 0
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDSUB_START_LSB 0
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDSUB_START_WIDTH 1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDSUB_START_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDSUB_START_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDSUB_START_RESET 0x0
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDSUB_START_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDSUB_START_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDSUB_START_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_ALIGN_CHK_PROFILE_ADDSUB_START_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ppa_csr::CNT_ppa_pb                             */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pb                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 435 */
#define CAP_PPA_CSR_CNT_PPA_PB_SIZE 0x4
#define CAP_PPA_CSR_CNT_PPA_PB_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_0_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_0_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 435 */
/* Field member: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_0_4.sop_31_0          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_SOP_31_0_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_SOP_31_0_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_SOP_31_0_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_SOP_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_SOP_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_SOP_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_SOP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_SOP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_0_4_SOP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_1_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_1_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 435 */
/* Field member: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_1_4.eop_23_0          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_EOP_23_0_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_EOP_23_0_LSB 8
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_EOP_23_0_WIDTH 24
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_EOP_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_EOP_23_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_EOP_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_EOP_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_EOP_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_EOP_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_1_4.sop_39_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_SOP_39_32_MSB 7
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_SOP_39_32_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_SOP_39_32_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_SOP_39_32_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_SOP_39_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_SOP_39_32_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_SOP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_SOP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_1_4_SOP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_2_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_2_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 435 */
/* Field member: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_2_4.sop_err           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_SOP_ERR_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_SOP_ERR_LSB 24
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_SOP_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_SOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_SOP_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_SOP_ERR_FIELD_MASK 0xff000000
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_SOP_ERR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_SOP_ERR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_SOP_ERR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_2_4.err               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_ERR_MSB 23
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_ERR_LSB 16
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_ERR_FIELD_MASK 0x00ff0000
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_2_4.eop_39_24         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_EOP_39_24_MSB 15
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_EOP_39_24_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_EOP_39_24_WIDTH 16
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_EOP_39_24_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_EOP_39_24_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_EOP_39_24_FIELD_MASK 0x0000ffff
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_EOP_39_24_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_EOP_39_24_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_2_4_EOP_39_24_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_3_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_3_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 435 */
/* Field member: cap_ppa_csr::CNT_ppa_pb::CNT_ppa_pb_3_4.eop_err           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_EOP_ERR_MSB 7
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_EOP_ERR_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_EOP_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_EOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_EOP_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_EOP_ERR_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_EOP_ERR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_EOP_ERR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_PB_CNT_PPA_PB_3_4_EOP_ERR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_ppa_csr::CNT_ppa_dp                             */
/* Wide Register template: cap_ppa_csr::CNT_ppa_dp                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 445 */
#define CAP_PPA_CSR_CNT_PPA_DP_SIZE 0x4
#define CAP_PPA_CSR_CNT_PPA_DP_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_0_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_0_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 445 */
/* Field member: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_0_4.sop_31_0          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_SOP_31_0_MSB 31
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_SOP_31_0_LSB 0
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_SOP_31_0_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_SOP_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_SOP_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_SOP_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_SOP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_SOP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_0_4_SOP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_1_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_1_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 445 */
/* Field member: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_1_4.eop_23_0          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_EOP_23_0_MSB 31
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_EOP_23_0_LSB 8
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_EOP_23_0_WIDTH 24
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_EOP_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_EOP_23_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_EOP_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_EOP_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_EOP_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_EOP_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_1_4.sop_39_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_SOP_39_32_MSB 7
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_SOP_39_32_LSB 0
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_SOP_39_32_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_SOP_39_32_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_SOP_39_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_SOP_39_32_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_SOP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_SOP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_1_4_SOP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_2_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_2_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 445 */
/* Field member: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_2_4.sop_err           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_SOP_ERR_MSB 31
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_SOP_ERR_LSB 24
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_SOP_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_SOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_SOP_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_SOP_ERR_FIELD_MASK 0xff000000
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_SOP_ERR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_SOP_ERR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_SOP_ERR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_2_4.err               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_ERR_MSB 23
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_ERR_LSB 16
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_ERR_FIELD_MASK 0x00ff0000
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_2_4.eop_39_24         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_EOP_39_24_MSB 15
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_EOP_39_24_LSB 0
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_EOP_39_24_WIDTH 16
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_EOP_39_24_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_EOP_39_24_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_EOP_39_24_FIELD_MASK 0x0000ffff
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_EOP_39_24_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_EOP_39_24_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_2_4_EOP_39_24_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_3_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_3_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 445 */
/* Field member: cap_ppa_csr::CNT_ppa_dp::CNT_ppa_dp_3_4.eop_err           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_EOP_ERR_MSB 7
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_EOP_ERR_LSB 0
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_EOP_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_EOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_EOP_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_EOP_ERR_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_EOP_ERR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_EOP_ERR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_DP_CNT_PPA_DP_3_4_EOP_ERR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_ppa_csr::CNT_ppa_ma                             */
/* Wide Register template: cap_ppa_csr::CNT_ppa_ma                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 455 */
#define CAP_PPA_CSR_CNT_PPA_MA_SIZE 0x4
#define CAP_PPA_CSR_CNT_PPA_MA_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_0_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_0_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 455 */
/* Field member: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_0_4.sop_31_0          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_SOP_31_0_MSB 31
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_SOP_31_0_LSB 0
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_SOP_31_0_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_SOP_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_SOP_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_SOP_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_SOP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_SOP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_0_4_SOP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_1_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_1_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 455 */
/* Field member: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_1_4.eop_23_0          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_EOP_23_0_MSB 31
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_EOP_23_0_LSB 8
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_EOP_23_0_WIDTH 24
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_EOP_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_EOP_23_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_EOP_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_EOP_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_EOP_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_EOP_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_1_4.sop_39_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_SOP_39_32_MSB 7
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_SOP_39_32_LSB 0
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_SOP_39_32_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_SOP_39_32_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_SOP_39_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_SOP_39_32_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_SOP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_SOP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_1_4_SOP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_2_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_2_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 455 */
/* Field member: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_2_4.sop_err           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_SOP_ERR_MSB 31
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_SOP_ERR_LSB 24
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_SOP_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_SOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_SOP_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_SOP_ERR_FIELD_MASK 0xff000000
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_SOP_ERR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_SOP_ERR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_SOP_ERR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_2_4.err               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_ERR_MSB 23
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_ERR_LSB 16
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_ERR_FIELD_MASK 0x00ff0000
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_2_4.eop_39_24         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_EOP_39_24_MSB 15
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_EOP_39_24_LSB 0
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_EOP_39_24_WIDTH 16
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_EOP_39_24_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_EOP_39_24_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_EOP_39_24_FIELD_MASK 0x0000ffff
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_EOP_39_24_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_EOP_39_24_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_2_4_EOP_39_24_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_3_4                  */
/* Register template: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_3_4              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 455 */
/* Field member: cap_ppa_csr::CNT_ppa_ma::CNT_ppa_ma_3_4.eop_err           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_EOP_ERR_MSB 7
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_EOP_ERR_LSB 0
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_EOP_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_EOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_EOP_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_EOP_ERR_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_EOP_ERR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_EOP_ERR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_MA_CNT_PPA_MA_3_4_EOP_ERR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_ppa_csr::CNT_ppa_sw_phv                         */
/* Wide Register template: cap_ppa_csr::CNT_ppa_sw_phv                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 465 */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_0_2          */
/* Register template: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_0_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 465 */
/* Field member: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_0_2.eop       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_EOP_LSB 16
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_EOP_WIDTH 16
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_EOP_FIELD_MASK 0xffff0000
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_EOP_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_EOP_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_EOP_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_0_2.sop       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_SOP_MSB 15
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_SOP_WIDTH 16
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_SOP_FIELD_MASK 0x0000ffff
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_SOP_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_SOP_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_0_2_SOP_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_1_2          */
/* Register template: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_1_2      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 465 */
/* Field member: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_1_2.eop_err   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_EOP_ERR_MSB 23
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_EOP_ERR_LSB 16
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_EOP_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_EOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_EOP_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_EOP_ERR_FIELD_MASK 0x00ff0000
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_EOP_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_EOP_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_EOP_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_1_2.sop_err   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_SOP_ERR_MSB 15
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_SOP_ERR_LSB 8
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_SOP_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_SOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_SOP_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_SOP_ERR_FIELD_MASK 0x0000ff00
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_SOP_ERR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_SOP_ERR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_SOP_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_ppa_csr::CNT_ppa_sw_phv::CNT_ppa_sw_phv_1_2.err       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_ERR_MSB 7
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_ERR_LSB 0
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_ERR_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_ERR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_ERR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_SW_PHV_CNT_PPA_SW_PHV_1_2_ERR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_ppa_csr::CNT_ppa_ohi                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_ohi                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 475 */
#define CAP_PPA_CSR_CNT_PPA_OHI_SIZE 0x4
#define CAP_PPA_CSR_CNT_PPA_OHI_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_0_4                */
/* Register template: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_0_4            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 475 */
/* Field member: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_0_4.sop_31_0        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_SOP_31_0_MSB 31
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_SOP_31_0_LSB 0
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_SOP_31_0_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_SOP_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_SOP_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_SOP_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_SOP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_SOP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_0_4_SOP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_1_4                */
/* Register template: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_1_4            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 475 */
/* Field member: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_1_4.eop_23_0        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_EOP_23_0_MSB 31
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_EOP_23_0_LSB 8
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_EOP_23_0_WIDTH 24
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_EOP_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_EOP_23_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_EOP_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_EOP_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_EOP_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_EOP_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_1_4.sop_39_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_SOP_39_32_MSB 7
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_SOP_39_32_LSB 0
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_SOP_39_32_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_SOP_39_32_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_SOP_39_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_SOP_39_32_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_SOP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_SOP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_1_4_SOP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_2_4                */
/* Register template: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_2_4            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 475 */
/* Field member: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_2_4.sop_err         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_SOP_ERR_MSB 31
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_SOP_ERR_LSB 24
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_SOP_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_SOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_SOP_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_SOP_ERR_FIELD_MASK 0xff000000
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_SOP_ERR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_SOP_ERR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_SOP_ERR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_2_4.err             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_ERR_MSB 23
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_ERR_LSB 16
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_ERR_FIELD_MASK 0x00ff0000
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_2_4.eop_39_24       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_EOP_39_24_MSB 15
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_EOP_39_24_LSB 0
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_EOP_39_24_WIDTH 16
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_EOP_39_24_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_EOP_39_24_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_EOP_39_24_FIELD_MASK 0x0000ffff
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_EOP_39_24_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_EOP_39_24_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_2_4_EOP_39_24_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_3_4                */
/* Register template: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_3_4            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 475 */
/* Field member: cap_ppa_csr::CNT_ppa_ohi::CNT_ppa_ohi_3_4.eop_err         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_EOP_ERR_MSB 7
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_EOP_ERR_LSB 0
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_EOP_ERR_WIDTH 8
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_EOP_ERR_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_EOP_ERR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_EOP_ERR_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_EOP_ERR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_EOP_ERR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PPA_OHI_CNT_PPA_OHI_3_4_EOP_ERR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe0_pkt_in                     */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe0_pkt_in                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 485 */
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe0_pkt_in::CNT_ppa_pe0_pkt_in_0_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe0_pkt_in::CNT_ppa_pe0_pkt_in_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 485 */
/* Field member: cap_ppa_csr::CNT_ppa_pe0_pkt_in::CNT_ppa_pe0_pkt_in_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe0_pkt_in::CNT_ppa_pe0_pkt_in_1_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe0_pkt_in::CNT_ppa_pe0_pkt_in_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 485 */
/* Field member: cap_ppa_csr::CNT_ppa_pe0_pkt_in::CNT_ppa_pe0_pkt_in_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_PKT_IN_CNT_PPA_PE0_PKT_IN_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe0                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe0                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 492 */
#define CAP_PPA_CSR_CNT_PPA_PE0_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE0_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe0::CNT_ppa_pe0_0_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe0::CNT_ppa_pe0_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 492 */
/* Field member: cap_ppa_csr::CNT_ppa_pe0::CNT_ppa_pe0_0_2.pkt_release     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_PKT_RELEASE_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_PKT_RELEASE_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_PKT_RELEASE_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_PKT_RELEASE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_PKT_RELEASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_PKT_RELEASE_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_PKT_RELEASE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_PKT_RELEASE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_0_2_PKT_RELEASE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe0::CNT_ppa_pe0_1_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe0::CNT_ppa_pe0_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 492 */
/* Field member: cap_ppa_csr::CNT_ppa_pe0::CNT_ppa_pe0_1_2.ohi_out         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_OHI_OUT_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_OHI_OUT_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_OHI_OUT_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_OHI_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_OHI_OUT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_OHI_OUT_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_OHI_OUT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_OHI_OUT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_CNT_PPA_PE0_1_2_OHI_OUT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe0_phv_out                    */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe0_phv_out                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 499 */
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe0_phv_out::CNT_ppa_pe0_phv_out_0_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe0_phv_out::CNT_ppa_pe0_phv_out_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 499 */
/* Field member: cap_ppa_csr::CNT_ppa_pe0_phv_out::CNT_ppa_pe0_phv_out_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe0_phv_out::CNT_ppa_pe0_phv_out_1_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe0_phv_out::CNT_ppa_pe0_phv_out_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 499 */
/* Field member: cap_ppa_csr::CNT_ppa_pe0_phv_out::CNT_ppa_pe0_phv_out_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE0_PHV_OUT_CNT_PPA_PE0_PHV_OUT_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe1_pkt_in                     */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe1_pkt_in                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 506 */
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe1_pkt_in::CNT_ppa_pe1_pkt_in_0_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe1_pkt_in::CNT_ppa_pe1_pkt_in_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 506 */
/* Field member: cap_ppa_csr::CNT_ppa_pe1_pkt_in::CNT_ppa_pe1_pkt_in_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe1_pkt_in::CNT_ppa_pe1_pkt_in_1_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe1_pkt_in::CNT_ppa_pe1_pkt_in_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 506 */
/* Field member: cap_ppa_csr::CNT_ppa_pe1_pkt_in::CNT_ppa_pe1_pkt_in_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_PKT_IN_CNT_PPA_PE1_PKT_IN_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe1                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe1                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 513 */
#define CAP_PPA_CSR_CNT_PPA_PE1_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE1_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe1::CNT_ppa_pe1_0_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe1::CNT_ppa_pe1_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 513 */
/* Field member: cap_ppa_csr::CNT_ppa_pe1::CNT_ppa_pe1_0_2.pkt_release     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_PKT_RELEASE_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_PKT_RELEASE_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_PKT_RELEASE_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_PKT_RELEASE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_PKT_RELEASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_PKT_RELEASE_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_PKT_RELEASE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_PKT_RELEASE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_0_2_PKT_RELEASE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe1::CNT_ppa_pe1_1_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe1::CNT_ppa_pe1_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 513 */
/* Field member: cap_ppa_csr::CNT_ppa_pe1::CNT_ppa_pe1_1_2.ohi_out         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_OHI_OUT_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_OHI_OUT_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_OHI_OUT_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_OHI_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_OHI_OUT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_OHI_OUT_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_OHI_OUT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_OHI_OUT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_CNT_PPA_PE1_1_2_OHI_OUT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe1_phv_out                    */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe1_phv_out                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 520 */
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe1_phv_out::CNT_ppa_pe1_phv_out_0_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe1_phv_out::CNT_ppa_pe1_phv_out_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 520 */
/* Field member: cap_ppa_csr::CNT_ppa_pe1_phv_out::CNT_ppa_pe1_phv_out_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe1_phv_out::CNT_ppa_pe1_phv_out_1_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe1_phv_out::CNT_ppa_pe1_phv_out_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 520 */
/* Field member: cap_ppa_csr::CNT_ppa_pe1_phv_out::CNT_ppa_pe1_phv_out_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE1_PHV_OUT_CNT_PPA_PE1_PHV_OUT_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe2_pkt_in                     */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe2_pkt_in                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 527 */
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe2_pkt_in::CNT_ppa_pe2_pkt_in_0_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe2_pkt_in::CNT_ppa_pe2_pkt_in_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 527 */
/* Field member: cap_ppa_csr::CNT_ppa_pe2_pkt_in::CNT_ppa_pe2_pkt_in_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe2_pkt_in::CNT_ppa_pe2_pkt_in_1_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe2_pkt_in::CNT_ppa_pe2_pkt_in_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 527 */
/* Field member: cap_ppa_csr::CNT_ppa_pe2_pkt_in::CNT_ppa_pe2_pkt_in_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_PKT_IN_CNT_PPA_PE2_PKT_IN_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe2                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe2                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 534 */
#define CAP_PPA_CSR_CNT_PPA_PE2_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE2_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe2::CNT_ppa_pe2_0_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe2::CNT_ppa_pe2_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 534 */
/* Field member: cap_ppa_csr::CNT_ppa_pe2::CNT_ppa_pe2_0_2.pkt_release     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_PKT_RELEASE_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_PKT_RELEASE_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_PKT_RELEASE_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_PKT_RELEASE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_PKT_RELEASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_PKT_RELEASE_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_PKT_RELEASE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_PKT_RELEASE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_0_2_PKT_RELEASE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe2::CNT_ppa_pe2_1_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe2::CNT_ppa_pe2_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 534 */
/* Field member: cap_ppa_csr::CNT_ppa_pe2::CNT_ppa_pe2_1_2.ohi_out         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_OHI_OUT_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_OHI_OUT_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_OHI_OUT_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_OHI_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_OHI_OUT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_OHI_OUT_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_OHI_OUT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_OHI_OUT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_CNT_PPA_PE2_1_2_OHI_OUT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe2_phv_out                    */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe2_phv_out                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 541 */
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe2_phv_out::CNT_ppa_pe2_phv_out_0_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe2_phv_out::CNT_ppa_pe2_phv_out_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 541 */
/* Field member: cap_ppa_csr::CNT_ppa_pe2_phv_out::CNT_ppa_pe2_phv_out_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe2_phv_out::CNT_ppa_pe2_phv_out_1_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe2_phv_out::CNT_ppa_pe2_phv_out_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 541 */
/* Field member: cap_ppa_csr::CNT_ppa_pe2_phv_out::CNT_ppa_pe2_phv_out_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE2_PHV_OUT_CNT_PPA_PE2_PHV_OUT_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe3_pkt_in                     */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe3_pkt_in                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 548 */
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe3_pkt_in::CNT_ppa_pe3_pkt_in_0_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe3_pkt_in::CNT_ppa_pe3_pkt_in_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 548 */
/* Field member: cap_ppa_csr::CNT_ppa_pe3_pkt_in::CNT_ppa_pe3_pkt_in_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe3_pkt_in::CNT_ppa_pe3_pkt_in_1_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe3_pkt_in::CNT_ppa_pe3_pkt_in_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 548 */
/* Field member: cap_ppa_csr::CNT_ppa_pe3_pkt_in::CNT_ppa_pe3_pkt_in_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_PKT_IN_CNT_PPA_PE3_PKT_IN_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe3                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe3                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 555 */
#define CAP_PPA_CSR_CNT_PPA_PE3_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE3_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe3::CNT_ppa_pe3_0_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe3::CNT_ppa_pe3_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 555 */
/* Field member: cap_ppa_csr::CNT_ppa_pe3::CNT_ppa_pe3_0_2.pkt_release     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_PKT_RELEASE_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_PKT_RELEASE_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_PKT_RELEASE_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_PKT_RELEASE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_PKT_RELEASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_PKT_RELEASE_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_PKT_RELEASE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_PKT_RELEASE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_0_2_PKT_RELEASE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe3::CNT_ppa_pe3_1_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe3::CNT_ppa_pe3_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 555 */
/* Field member: cap_ppa_csr::CNT_ppa_pe3::CNT_ppa_pe3_1_2.ohi_out         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_OHI_OUT_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_OHI_OUT_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_OHI_OUT_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_OHI_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_OHI_OUT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_OHI_OUT_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_OHI_OUT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_OHI_OUT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_CNT_PPA_PE3_1_2_OHI_OUT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe3_phv_out                    */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe3_phv_out                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 562 */
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe3_phv_out::CNT_ppa_pe3_phv_out_0_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe3_phv_out::CNT_ppa_pe3_phv_out_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 562 */
/* Field member: cap_ppa_csr::CNT_ppa_pe3_phv_out::CNT_ppa_pe3_phv_out_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe3_phv_out::CNT_ppa_pe3_phv_out_1_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe3_phv_out::CNT_ppa_pe3_phv_out_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 562 */
/* Field member: cap_ppa_csr::CNT_ppa_pe3_phv_out::CNT_ppa_pe3_phv_out_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE3_PHV_OUT_CNT_PPA_PE3_PHV_OUT_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe4_pkt_in                     */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe4_pkt_in                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 569 */
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe4_pkt_in::CNT_ppa_pe4_pkt_in_0_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe4_pkt_in::CNT_ppa_pe4_pkt_in_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 569 */
/* Field member: cap_ppa_csr::CNT_ppa_pe4_pkt_in::CNT_ppa_pe4_pkt_in_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe4_pkt_in::CNT_ppa_pe4_pkt_in_1_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe4_pkt_in::CNT_ppa_pe4_pkt_in_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 569 */
/* Field member: cap_ppa_csr::CNT_ppa_pe4_pkt_in::CNT_ppa_pe4_pkt_in_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_PKT_IN_CNT_PPA_PE4_PKT_IN_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe4                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe4                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 576 */
#define CAP_PPA_CSR_CNT_PPA_PE4_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE4_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe4::CNT_ppa_pe4_0_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe4::CNT_ppa_pe4_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 576 */
/* Field member: cap_ppa_csr::CNT_ppa_pe4::CNT_ppa_pe4_0_2.pkt_release     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_PKT_RELEASE_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_PKT_RELEASE_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_PKT_RELEASE_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_PKT_RELEASE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_PKT_RELEASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_PKT_RELEASE_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_PKT_RELEASE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_PKT_RELEASE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_0_2_PKT_RELEASE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe4::CNT_ppa_pe4_1_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe4::CNT_ppa_pe4_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 576 */
/* Field member: cap_ppa_csr::CNT_ppa_pe4::CNT_ppa_pe4_1_2.ohi_out         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_OHI_OUT_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_OHI_OUT_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_OHI_OUT_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_OHI_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_OHI_OUT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_OHI_OUT_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_OHI_OUT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_OHI_OUT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_CNT_PPA_PE4_1_2_OHI_OUT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe4_phv_out                    */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe4_phv_out                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 583 */
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe4_phv_out::CNT_ppa_pe4_phv_out_0_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe4_phv_out::CNT_ppa_pe4_phv_out_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 583 */
/* Field member: cap_ppa_csr::CNT_ppa_pe4_phv_out::CNT_ppa_pe4_phv_out_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe4_phv_out::CNT_ppa_pe4_phv_out_1_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe4_phv_out::CNT_ppa_pe4_phv_out_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 583 */
/* Field member: cap_ppa_csr::CNT_ppa_pe4_phv_out::CNT_ppa_pe4_phv_out_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE4_PHV_OUT_CNT_PPA_PE4_PHV_OUT_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe5_pkt_in                     */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe5_pkt_in                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 590 */
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe5_pkt_in::CNT_ppa_pe5_pkt_in_0_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe5_pkt_in::CNT_ppa_pe5_pkt_in_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 590 */
/* Field member: cap_ppa_csr::CNT_ppa_pe5_pkt_in::CNT_ppa_pe5_pkt_in_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe5_pkt_in::CNT_ppa_pe5_pkt_in_1_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe5_pkt_in::CNT_ppa_pe5_pkt_in_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 590 */
/* Field member: cap_ppa_csr::CNT_ppa_pe5_pkt_in::CNT_ppa_pe5_pkt_in_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_PKT_IN_CNT_PPA_PE5_PKT_IN_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe5                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe5                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 597 */
#define CAP_PPA_CSR_CNT_PPA_PE5_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE5_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe5::CNT_ppa_pe5_0_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe5::CNT_ppa_pe5_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 597 */
/* Field member: cap_ppa_csr::CNT_ppa_pe5::CNT_ppa_pe5_0_2.pkt_release     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_PKT_RELEASE_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_PKT_RELEASE_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_PKT_RELEASE_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_PKT_RELEASE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_PKT_RELEASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_PKT_RELEASE_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_PKT_RELEASE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_PKT_RELEASE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_0_2_PKT_RELEASE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe5::CNT_ppa_pe5_1_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe5::CNT_ppa_pe5_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 597 */
/* Field member: cap_ppa_csr::CNT_ppa_pe5::CNT_ppa_pe5_1_2.ohi_out         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_OHI_OUT_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_OHI_OUT_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_OHI_OUT_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_OHI_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_OHI_OUT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_OHI_OUT_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_OHI_OUT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_OHI_OUT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_CNT_PPA_PE5_1_2_OHI_OUT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe5_phv_out                    */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe5_phv_out                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 604 */
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe5_phv_out::CNT_ppa_pe5_phv_out_0_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe5_phv_out::CNT_ppa_pe5_phv_out_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 604 */
/* Field member: cap_ppa_csr::CNT_ppa_pe5_phv_out::CNT_ppa_pe5_phv_out_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe5_phv_out::CNT_ppa_pe5_phv_out_1_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe5_phv_out::CNT_ppa_pe5_phv_out_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 604 */
/* Field member: cap_ppa_csr::CNT_ppa_pe5_phv_out::CNT_ppa_pe5_phv_out_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE5_PHV_OUT_CNT_PPA_PE5_PHV_OUT_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe6_pkt_in                     */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe6_pkt_in                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 611 */
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe6_pkt_in::CNT_ppa_pe6_pkt_in_0_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe6_pkt_in::CNT_ppa_pe6_pkt_in_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 611 */
/* Field member: cap_ppa_csr::CNT_ppa_pe6_pkt_in::CNT_ppa_pe6_pkt_in_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe6_pkt_in::CNT_ppa_pe6_pkt_in_1_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe6_pkt_in::CNT_ppa_pe6_pkt_in_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 611 */
/* Field member: cap_ppa_csr::CNT_ppa_pe6_pkt_in::CNT_ppa_pe6_pkt_in_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_PKT_IN_CNT_PPA_PE6_PKT_IN_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe6                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe6                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 618 */
#define CAP_PPA_CSR_CNT_PPA_PE6_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE6_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe6::CNT_ppa_pe6_0_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe6::CNT_ppa_pe6_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 618 */
/* Field member: cap_ppa_csr::CNT_ppa_pe6::CNT_ppa_pe6_0_2.pkt_release     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_PKT_RELEASE_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_PKT_RELEASE_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_PKT_RELEASE_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_PKT_RELEASE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_PKT_RELEASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_PKT_RELEASE_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_PKT_RELEASE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_PKT_RELEASE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_0_2_PKT_RELEASE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe6::CNT_ppa_pe6_1_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe6::CNT_ppa_pe6_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 618 */
/* Field member: cap_ppa_csr::CNT_ppa_pe6::CNT_ppa_pe6_1_2.ohi_out         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_OHI_OUT_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_OHI_OUT_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_OHI_OUT_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_OHI_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_OHI_OUT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_OHI_OUT_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_OHI_OUT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_OHI_OUT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_CNT_PPA_PE6_1_2_OHI_OUT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe6_phv_out                    */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe6_phv_out                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 625 */
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe6_phv_out::CNT_ppa_pe6_phv_out_0_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe6_phv_out::CNT_ppa_pe6_phv_out_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 625 */
/* Field member: cap_ppa_csr::CNT_ppa_pe6_phv_out::CNT_ppa_pe6_phv_out_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe6_phv_out::CNT_ppa_pe6_phv_out_1_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe6_phv_out::CNT_ppa_pe6_phv_out_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 625 */
/* Field member: cap_ppa_csr::CNT_ppa_pe6_phv_out::CNT_ppa_pe6_phv_out_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE6_PHV_OUT_CNT_PPA_PE6_PHV_OUT_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe7_pkt_in                     */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe7_pkt_in                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 632 */
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe7_pkt_in::CNT_ppa_pe7_pkt_in_0_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe7_pkt_in::CNT_ppa_pe7_pkt_in_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 632 */
/* Field member: cap_ppa_csr::CNT_ppa_pe7_pkt_in::CNT_ppa_pe7_pkt_in_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe7_pkt_in::CNT_ppa_pe7_pkt_in_1_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe7_pkt_in::CNT_ppa_pe7_pkt_in_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 632 */
/* Field member: cap_ppa_csr::CNT_ppa_pe7_pkt_in::CNT_ppa_pe7_pkt_in_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_PKT_IN_CNT_PPA_PE7_PKT_IN_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe7                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe7                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 639 */
#define CAP_PPA_CSR_CNT_PPA_PE7_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE7_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe7::CNT_ppa_pe7_0_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe7::CNT_ppa_pe7_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 639 */
/* Field member: cap_ppa_csr::CNT_ppa_pe7::CNT_ppa_pe7_0_2.pkt_release     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_PKT_RELEASE_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_PKT_RELEASE_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_PKT_RELEASE_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_PKT_RELEASE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_PKT_RELEASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_PKT_RELEASE_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_PKT_RELEASE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_PKT_RELEASE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_0_2_PKT_RELEASE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe7::CNT_ppa_pe7_1_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe7::CNT_ppa_pe7_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 639 */
/* Field member: cap_ppa_csr::CNT_ppa_pe7::CNT_ppa_pe7_1_2.ohi_out         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_OHI_OUT_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_OHI_OUT_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_OHI_OUT_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_OHI_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_OHI_OUT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_OHI_OUT_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_OHI_OUT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_OHI_OUT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_CNT_PPA_PE7_1_2_OHI_OUT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe7_phv_out                    */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe7_phv_out                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 646 */
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe7_phv_out::CNT_ppa_pe7_phv_out_0_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe7_phv_out::CNT_ppa_pe7_phv_out_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 646 */
/* Field member: cap_ppa_csr::CNT_ppa_pe7_phv_out::CNT_ppa_pe7_phv_out_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe7_phv_out::CNT_ppa_pe7_phv_out_1_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe7_phv_out::CNT_ppa_pe7_phv_out_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 646 */
/* Field member: cap_ppa_csr::CNT_ppa_pe7_phv_out::CNT_ppa_pe7_phv_out_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE7_PHV_OUT_CNT_PPA_PE7_PHV_OUT_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe8_pkt_in                     */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe8_pkt_in                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 653 */
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe8_pkt_in::CNT_ppa_pe8_pkt_in_0_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe8_pkt_in::CNT_ppa_pe8_pkt_in_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 653 */
/* Field member: cap_ppa_csr::CNT_ppa_pe8_pkt_in::CNT_ppa_pe8_pkt_in_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe8_pkt_in::CNT_ppa_pe8_pkt_in_1_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe8_pkt_in::CNT_ppa_pe8_pkt_in_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 653 */
/* Field member: cap_ppa_csr::CNT_ppa_pe8_pkt_in::CNT_ppa_pe8_pkt_in_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_PKT_IN_CNT_PPA_PE8_PKT_IN_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe8                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe8                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 660 */
#define CAP_PPA_CSR_CNT_PPA_PE8_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE8_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe8::CNT_ppa_pe8_0_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe8::CNT_ppa_pe8_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 660 */
/* Field member: cap_ppa_csr::CNT_ppa_pe8::CNT_ppa_pe8_0_2.pkt_release     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_PKT_RELEASE_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_PKT_RELEASE_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_PKT_RELEASE_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_PKT_RELEASE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_PKT_RELEASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_PKT_RELEASE_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_PKT_RELEASE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_PKT_RELEASE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_0_2_PKT_RELEASE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe8::CNT_ppa_pe8_1_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe8::CNT_ppa_pe8_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 660 */
/* Field member: cap_ppa_csr::CNT_ppa_pe8::CNT_ppa_pe8_1_2.ohi_out         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_OHI_OUT_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_OHI_OUT_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_OHI_OUT_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_OHI_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_OHI_OUT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_OHI_OUT_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_OHI_OUT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_OHI_OUT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_CNT_PPA_PE8_1_2_OHI_OUT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe8_phv_out                    */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe8_phv_out                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 667 */
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe8_phv_out::CNT_ppa_pe8_phv_out_0_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe8_phv_out::CNT_ppa_pe8_phv_out_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 667 */
/* Field member: cap_ppa_csr::CNT_ppa_pe8_phv_out::CNT_ppa_pe8_phv_out_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe8_phv_out::CNT_ppa_pe8_phv_out_1_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe8_phv_out::CNT_ppa_pe8_phv_out_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 667 */
/* Field member: cap_ppa_csr::CNT_ppa_pe8_phv_out::CNT_ppa_pe8_phv_out_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE8_PHV_OUT_CNT_PPA_PE8_PHV_OUT_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe9_pkt_in                     */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe9_pkt_in                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 674 */
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe9_pkt_in::CNT_ppa_pe9_pkt_in_0_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe9_pkt_in::CNT_ppa_pe9_pkt_in_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 674 */
/* Field member: cap_ppa_csr::CNT_ppa_pe9_pkt_in::CNT_ppa_pe9_pkt_in_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe9_pkt_in::CNT_ppa_pe9_pkt_in_1_2  */
/* Register template: cap_ppa_csr::CNT_ppa_pe9_pkt_in::CNT_ppa_pe9_pkt_in_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 674 */
/* Field member: cap_ppa_csr::CNT_ppa_pe9_pkt_in::CNT_ppa_pe9_pkt_in_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_PKT_IN_CNT_PPA_PE9_PKT_IN_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe9                            */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe9                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 681 */
#define CAP_PPA_CSR_CNT_PPA_PE9_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE9_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe9::CNT_ppa_pe9_0_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe9::CNT_ppa_pe9_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 681 */
/* Field member: cap_ppa_csr::CNT_ppa_pe9::CNT_ppa_pe9_0_2.pkt_release     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_PKT_RELEASE_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_PKT_RELEASE_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_PKT_RELEASE_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_PKT_RELEASE_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_PKT_RELEASE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_PKT_RELEASE_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_PKT_RELEASE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_PKT_RELEASE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_0_2_PKT_RELEASE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe9::CNT_ppa_pe9_1_2                */
/* Register template: cap_ppa_csr::CNT_ppa_pe9::CNT_ppa_pe9_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 681 */
/* Field member: cap_ppa_csr::CNT_ppa_pe9::CNT_ppa_pe9_1_2.ohi_out         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_OHI_OUT_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_OHI_OUT_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_OHI_OUT_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_OHI_OUT_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_OHI_OUT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_OHI_OUT_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_OHI_OUT_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_OHI_OUT_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_CNT_PPA_PE9_1_2_OHI_OUT_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::CNT_ppa_pe9_phv_out                    */
/* Wide Register template: cap_ppa_csr::CNT_ppa_pe9_phv_out                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 688 */
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_SIZE 0x2
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::CNT_ppa_pe9_phv_out::CNT_ppa_pe9_phv_out_0_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe9_phv_out::CNT_ppa_pe9_phv_out_0_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 688 */
/* Field member: cap_ppa_csr::CNT_ppa_pe9_phv_out::CNT_ppa_pe9_phv_out_0_2.sop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_SOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_SOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_SOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_SOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_SOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_SOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_0_2_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_ppa_pe9_phv_out::CNT_ppa_pe9_phv_out_1_2 */
/* Register template: cap_ppa_csr::CNT_ppa_pe9_phv_out::CNT_ppa_pe9_phv_out_1_2 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 688 */
/* Field member: cap_ppa_csr::CNT_ppa_pe9_phv_out::CNT_ppa_pe9_phv_out_1_2.eop */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_EOP_MSB 31
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_EOP_LSB 0
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_EOP_WIDTH 32
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_EOP_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_EOP_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_EOP_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PPA_PE9_PHV_OUT_CNT_PPA_PE9_PHV_OUT_1_2_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::csr_intr                                    */
/* Register template: cap_ppa_csr::csr_intr                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 112 */
/* Field member: cap_ppa_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::csr_intr.dowstream                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_groups                                     */
/* Group template: cap_ppa_csr::intgrp_status                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 96 */
#define CAP_PPA_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PPA_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_ppa_csr::int_groups::intreg               */
/* Register template referenced: cap_ppa_csr::intreg_status                */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffc0000
#define CAP_PPA_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_ppa_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x0003ffff
/* Register member: cap_ppa_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_ppa_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_ppa_csr::intreg_status                */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffc0000
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_ppa_csr::int_groups::intreg                          */
/* Register template: cap_ppa_csr::intreg_status                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 46 */
/* Field member: cap_ppa_csr::intreg_status.int_intf_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_MSB 17
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_LSB 17
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg_status.int_sw_phv_mem_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_MSB 16
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_LSB 16
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg_status.int_pa_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PA_INTERRUPT_MSB 15
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PA_INTERRUPT_LSB 15
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PA_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PA_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PA_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PA_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PA_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PA_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg_status.int_pe9_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE9_INTERRUPT_MSB 14
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE9_INTERRUPT_LSB 14
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE9_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE9_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE9_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE9_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE9_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE9_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg_status.int_pe8_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE8_INTERRUPT_MSB 13
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE8_INTERRUPT_LSB 13
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE8_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE8_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE8_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE8_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE8_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE8_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg_status.int_pe7_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE7_INTERRUPT_MSB 12
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE7_INTERRUPT_LSB 12
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE7_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE7_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE7_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE7_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE7_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE7_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg_status.int_pe6_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE6_INTERRUPT_MSB 11
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE6_INTERRUPT_LSB 11
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE6_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE6_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE6_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE6_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE6_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE6_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_status.int_pe5_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE5_INTERRUPT_MSB 10
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE5_INTERRUPT_LSB 10
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE5_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE5_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE5_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE5_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE5_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE5_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_status.int_pe4_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE4_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE4_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE4_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE4_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE4_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE4_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE4_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE4_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_status.int_pe3_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE3_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE3_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE3_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE3_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE3_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE3_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE3_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE3_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_status.int_pe2_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE2_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE2_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE2_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE2_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE2_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE2_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE2_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE2_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_status.int_pe1_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE1_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE1_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE1_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE1_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE1_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE1_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE1_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_status.int_pe0_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE0_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE0_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE0_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE0_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE0_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE0_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE0_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE0_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_PE0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_status.int_fifo2_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO2_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO2_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO2_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO2_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO2_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO2_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO2_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO2_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_status.int_fifo1_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO1_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO1_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO1_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO1_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO1_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO1_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO1_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_FIFO1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_status.int_ecc_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_status.int_bndl1_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL1_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL1_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL1_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL1_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_status.int_bndl0_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL0_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL0_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL0_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL0_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL0_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_GROUPS_INTREG_INT_BNDL0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.int_intf_enable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_MSB 17
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_LSB 17
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg_enable.int_sw_phv_mem_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_MSB 16
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_LSB 16
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg_enable.int_pa_enable                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PA_ENABLE_MSB 15
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PA_ENABLE_LSB 15
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PA_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PA_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PA_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PA_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PA_ENABLE_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PA_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PA_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PA_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg_enable.int_pe9_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE9_ENABLE_MSB 14
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE9_ENABLE_LSB 14
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE9_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE9_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE9_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE9_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE9_ENABLE_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE9_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE9_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE9_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg_enable.int_pe8_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE8_ENABLE_MSB 13
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE8_ENABLE_LSB 13
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE8_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE8_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE8_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE8_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE8_ENABLE_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE8_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE8_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE8_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg_enable.int_pe7_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE7_ENABLE_MSB 12
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE7_ENABLE_LSB 12
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE7_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE7_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE7_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE7_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE7_ENABLE_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE7_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE7_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE7_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg_enable.int_pe6_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE6_ENABLE_MSB 11
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE6_ENABLE_LSB 11
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE6_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE6_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE6_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE6_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE6_ENABLE_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE6_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE6_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE6_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_enable.int_pe5_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE5_ENABLE_MSB 10
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE5_ENABLE_LSB 10
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE5_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE5_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE5_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE5_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE5_ENABLE_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE5_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE5_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE5_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_enable.int_pe4_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE4_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE4_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE4_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE4_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE4_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE4_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE4_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE4_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE4_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE4_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.int_pe3_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE3_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE3_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE3_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE3_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE3_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE3_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE3_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE3_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE3_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE3_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.int_pe2_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE2_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE2_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE2_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE2_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE2_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE2_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE2_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE2_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE2_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE2_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.int_pe1_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE1_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE1_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE1_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE1_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE1_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE1_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE1_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE1_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE1_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE1_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.int_pe0_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE0_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE0_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE0_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE0_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE0_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE0_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE0_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE0_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE0_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PE0_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.int_fifo2_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO2_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO2_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO2_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO2_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO2_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO2_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO2_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO2_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO2_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO2_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.int_fifo1_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO1_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO1_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO1_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO1_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO1_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO1_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO1_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO1_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO1_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO1_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.int_ecc_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.int_bndl1_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL1_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL1_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL1_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL1_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL1_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL1_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL1_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.int_bndl0_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL0_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL0_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL0_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL0_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL0_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL0_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL0_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_BNDL0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_groups::int_rw_reg                      */
/* Register template: cap_ppa_csr::intreg_status                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 46 */
/* Field member: cap_ppa_csr::intreg_status.int_intf_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_MSB 17
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_LSB 17
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg_status.int_sw_phv_mem_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_MSB 16
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_LSB 16
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg_status.int_pa_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PA_INTERRUPT_MSB 15
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PA_INTERRUPT_LSB 15
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PA_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PA_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PA_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PA_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PA_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PA_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg_status.int_pe9_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE9_INTERRUPT_MSB 14
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE9_INTERRUPT_LSB 14
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE9_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE9_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE9_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE9_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE9_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE9_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg_status.int_pe8_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE8_INTERRUPT_MSB 13
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE8_INTERRUPT_LSB 13
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE8_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE8_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE8_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE8_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE8_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE8_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg_status.int_pe7_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE7_INTERRUPT_MSB 12
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE7_INTERRUPT_LSB 12
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE7_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE7_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE7_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE7_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE7_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE7_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg_status.int_pe6_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE6_INTERRUPT_MSB 11
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE6_INTERRUPT_LSB 11
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE6_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE6_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE6_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE6_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE6_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE6_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_status.int_pe5_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE5_INTERRUPT_MSB 10
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE5_INTERRUPT_LSB 10
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE5_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE5_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE5_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE5_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE5_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE5_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_status.int_pe4_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE4_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE4_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE4_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE4_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE4_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE4_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE4_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE4_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_status.int_pe3_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE3_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE3_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE3_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE3_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE3_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE3_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE3_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE3_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_status.int_pe2_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE2_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE2_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE2_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE2_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE2_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE2_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE2_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE2_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_status.int_pe1_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE1_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE1_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE1_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE1_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE1_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE1_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE1_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_status.int_pe0_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE0_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE0_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE0_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE0_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE0_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE0_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE0_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE0_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_PE0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_status.int_fifo2_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO2_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO2_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO2_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO2_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO2_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO2_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO2_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO2_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_status.int_fifo1_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO1_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO1_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO1_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO1_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO1_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO1_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO1_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_status.int_ecc_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_status.int_bndl1_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL1_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL1_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL1_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL1_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_status.int_bndl0_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL0_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL0_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL0_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL0_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL0_INTERRUPT_WRITE_ACCESS 0
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_GROUPS_INT_RW_REG_INT_BNDL0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_bndl0                                      */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_BNDL0_SIZE 0x4
#define CAP_PPA_CSR_INT_BNDL0_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_bndl0::intreg                */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_BNDL0_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_BNDL0_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL0_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL0_INTREG_WRITE_MASK 0x00000007
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_bndl0::int_test_set          */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_WRITE_MASK 0x00000007
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_bndl0::int_enable_set        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_WRITE_MASK 0x00000007
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_bndl0::int_enable_clear      */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_WRITE_MASK 0x00000007

/* Register type: cap_ppa_csr::int_bndl0::intreg                           */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_req_not_rdy_interrupt  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_miss_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_hit_addr_range_err_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL0_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_bndl0::int_test_set                     */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_req_not_rdy_interrupt  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_miss_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_hit_addr_range_err_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL0_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_bndl0::int_enable_set                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_req_not_rdy_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_miss_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_hit_addr_range_err_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_bndl0::int_enable_clear                 */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_req_not_rdy_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_miss_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_hit_addr_range_err_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL0_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_bndl1                                      */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_BNDL1_SIZE 0x4
#define CAP_PPA_CSR_INT_BNDL1_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_bndl1::intreg                */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_BNDL1_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_BNDL1_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL1_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL1_INTREG_WRITE_MASK 0x00000007
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_bndl1::int_test_set          */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_WRITE_MASK 0x00000007
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_bndl1::int_enable_set        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_WRITE_MASK 0x00000007
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_bndl1::int_enable_clear      */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_WRITE_MASK 0x00000007

/* Register type: cap_ppa_csr::int_bndl1::intreg                           */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_req_not_rdy_interrupt  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_miss_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_MISS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_hit_addr_range_err_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL1_INTREG_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_bndl1::int_test_set                     */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_req_not_rdy_interrupt  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_REQ_NOT_RDY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_miss_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_MISS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.state_lkp_srch_hit_addr_range_err_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL1_INT_TEST_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_bndl1::int_enable_set                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_req_not_rdy_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_miss_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_MISS_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_hit_addr_range_err_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_SET_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_bndl1::int_enable_clear                 */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_req_not_rdy_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_REQ_NOT_RDY_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_miss_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_MISS_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.state_lkp_srch_hit_addr_range_err_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_BNDL1_INT_ENABLE_CLEAR_STATE_LKP_SRCH_HIT_ADDR_RANGE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_ecc                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_ECC_SIZE 0x4
#define CAP_PPA_CSR_INT_ECC_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_ecc::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_ECC_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_ECC_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_ECC_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_ECC_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_ECC_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_ECC_INTREG_WRITE_MASK 0x0000003f
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_ecc::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_WRITE_MASK 0x0000003f
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_ecc::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_WRITE_MASK 0x0000003f
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_ecc::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x0000003f

/* Register type: cap_ppa_csr::int_ecc::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.bndl1_state_lkp_sram_correctable_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.bndl1_state_lkp_sram_uncorrectable_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.bndl0_state_lkp_sram_correctable_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.bndl0_state_lkp_sram_uncorrectable_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_ECC_INTREG_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.pkt_mem_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.pkt_mem_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_ecc::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.bndl1_state_lkp_sram_correctable_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.bndl1_state_lkp_sram_uncorrectable_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.bndl0_state_lkp_sram_correctable_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.bndl0_state_lkp_sram_uncorrectable_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.pkt_mem_correctable_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.pkt_mem_uncorrectable_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_ecc::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.bndl1_state_lkp_sram_correctable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.bndl1_state_lkp_sram_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.bndl0_state_lkp_sram_correctable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.bndl0_state_lkp_sram_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.pkt_mem_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.pkt_mem_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_ecc::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.bndl1_state_lkp_sram_correctable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.bndl1_state_lkp_sram_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL1_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.bndl0_state_lkp_sram_correctable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.bndl0_state_lkp_sram_uncorrectable_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_BNDL0_STATE_LKP_SRAM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.pkt_mem_correctable_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.pkt_mem_uncorrectable_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_fifo1                                      */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_FIFO1_SIZE 0x4
#define CAP_PPA_CSR_INT_FIFO1_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_fifo1::intreg                */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO1_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO1_INTREG_WRITE_MASK 0x3fffffff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_fifo1::int_test_set          */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_WRITE_MASK 0x3fffffff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_fifo1::int_enable_set        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_WRITE_MASK 0x3fffffff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_fifo1::int_enable_clear      */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_WRITE_MASK 0x3fffffff

/* Register type: cap_ppa_csr::int_fifo1::intreg                           */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.pe9_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_OHI_FF_OVFLOW_INTERRUPT_MSB 29
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_OHI_FF_OVFLOW_INTERRUPT_LSB 29
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x20000000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_ppa_csr::intreg.pe8_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_OHI_FF_OVFLOW_INTERRUPT_MSB 28
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_OHI_FF_OVFLOW_INTERRUPT_LSB 28
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_ppa_csr::intreg.pe7_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_OHI_FF_OVFLOW_INTERRUPT_MSB 27
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_OHI_FF_OVFLOW_INTERRUPT_LSB 27
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ppa_csr::intreg.pe6_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_OHI_FF_OVFLOW_INTERRUPT_MSB 26
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_OHI_FF_OVFLOW_INTERRUPT_LSB 26
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ppa_csr::intreg.pe5_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_OHI_FF_OVFLOW_INTERRUPT_MSB 25
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_OHI_FF_OVFLOW_INTERRUPT_LSB 25
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ppa_csr::intreg.pe4_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_OHI_FF_OVFLOW_INTERRUPT_MSB 24
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_OHI_FF_OVFLOW_INTERRUPT_LSB 24
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ppa_csr::intreg.pe3_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_OHI_FF_OVFLOW_INTERRUPT_MSB 23
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_OHI_FF_OVFLOW_INTERRUPT_LSB 23
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::intreg.pe2_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_OHI_FF_OVFLOW_INTERRUPT_MSB 22
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_OHI_FF_OVFLOW_INTERRUPT_LSB 22
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ppa_csr::intreg.pe1_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_OHI_FF_OVFLOW_INTERRUPT_MSB 21
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_OHI_FF_OVFLOW_INTERRUPT_LSB 21
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ppa_csr::intreg.pe0_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_OHI_FF_OVFLOW_INTERRUPT_MSB 20
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_OHI_FF_OVFLOW_INTERRUPT_LSB 20
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ppa_csr::intreg.pe9_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_PHV_FF_OVFLOW_INTERRUPT_MSB 19
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_PHV_FF_OVFLOW_INTERRUPT_LSB 19
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ppa_csr::intreg.pe8_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_PHV_FF_OVFLOW_INTERRUPT_MSB 18
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_PHV_FF_OVFLOW_INTERRUPT_LSB 18
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::intreg.pe7_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_PHV_FF_OVFLOW_INTERRUPT_MSB 17
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_PHV_FF_OVFLOW_INTERRUPT_LSB 17
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg.pe6_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_PHV_FF_OVFLOW_INTERRUPT_MSB 16
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_PHV_FF_OVFLOW_INTERRUPT_LSB 16
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg.pe5_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_PHV_FF_OVFLOW_INTERRUPT_MSB 15
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_PHV_FF_OVFLOW_INTERRUPT_LSB 15
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg.pe4_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_PHV_FF_OVFLOW_INTERRUPT_MSB 14
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_PHV_FF_OVFLOW_INTERRUPT_LSB 14
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg.pe3_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_PHV_FF_OVFLOW_INTERRUPT_MSB 13
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_PHV_FF_OVFLOW_INTERRUPT_LSB 13
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg.pe2_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_PHV_FF_OVFLOW_INTERRUPT_MSB 12
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_PHV_FF_OVFLOW_INTERRUPT_LSB 12
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg.pe1_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_PHV_FF_OVFLOW_INTERRUPT_MSB 11
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_PHV_FF_OVFLOW_INTERRUPT_LSB 11
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg.pe0_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_PHV_FF_OVFLOW_INTERRUPT_MSB 10
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_PHV_FF_OVFLOW_INTERRUPT_LSB 10
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg.pe9_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_QCTL_FF_OVFLOW_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_QCTL_FF_OVFLOW_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE9_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.pe8_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_QCTL_FF_OVFLOW_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_QCTL_FF_OVFLOW_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE8_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.pe7_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_QCTL_FF_OVFLOW_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_QCTL_FF_OVFLOW_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE7_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pe6_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_QCTL_FF_OVFLOW_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_QCTL_FF_OVFLOW_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE6_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.pe5_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_QCTL_FF_OVFLOW_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_QCTL_FF_OVFLOW_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE5_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.pe4_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_QCTL_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_QCTL_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE4_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.pe3_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_QCTL_FF_OVFLOW_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_QCTL_FF_OVFLOW_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE3_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.pe2_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_QCTL_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_QCTL_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE2_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.pe1_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_QCTL_FF_OVFLOW_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_QCTL_FF_OVFLOW_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE1_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.pe0_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_QCTL_FF_OVFLOW_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_QCTL_FF_OVFLOW_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO1_INTREG_PE0_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_fifo1::int_test_set                     */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.pe9_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_OHI_FF_OVFLOW_INTERRUPT_MSB 29
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_OHI_FF_OVFLOW_INTERRUPT_LSB 29
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x20000000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_ppa_csr::intreg.pe8_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_OHI_FF_OVFLOW_INTERRUPT_MSB 28
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_OHI_FF_OVFLOW_INTERRUPT_LSB 28
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_ppa_csr::intreg.pe7_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_OHI_FF_OVFLOW_INTERRUPT_MSB 27
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_OHI_FF_OVFLOW_INTERRUPT_LSB 27
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ppa_csr::intreg.pe6_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_OHI_FF_OVFLOW_INTERRUPT_MSB 26
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_OHI_FF_OVFLOW_INTERRUPT_LSB 26
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ppa_csr::intreg.pe5_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_OHI_FF_OVFLOW_INTERRUPT_MSB 25
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_OHI_FF_OVFLOW_INTERRUPT_LSB 25
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ppa_csr::intreg.pe4_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_OHI_FF_OVFLOW_INTERRUPT_MSB 24
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_OHI_FF_OVFLOW_INTERRUPT_LSB 24
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ppa_csr::intreg.pe3_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_OHI_FF_OVFLOW_INTERRUPT_MSB 23
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_OHI_FF_OVFLOW_INTERRUPT_LSB 23
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::intreg.pe2_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_OHI_FF_OVFLOW_INTERRUPT_MSB 22
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_OHI_FF_OVFLOW_INTERRUPT_LSB 22
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ppa_csr::intreg.pe1_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_OHI_FF_OVFLOW_INTERRUPT_MSB 21
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_OHI_FF_OVFLOW_INTERRUPT_LSB 21
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ppa_csr::intreg.pe0_ohi_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_OHI_FF_OVFLOW_INTERRUPT_MSB 20
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_OHI_FF_OVFLOW_INTERRUPT_LSB 20
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ppa_csr::intreg.pe9_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_PHV_FF_OVFLOW_INTERRUPT_MSB 19
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_PHV_FF_OVFLOW_INTERRUPT_LSB 19
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ppa_csr::intreg.pe8_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_PHV_FF_OVFLOW_INTERRUPT_MSB 18
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_PHV_FF_OVFLOW_INTERRUPT_LSB 18
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::intreg.pe7_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_PHV_FF_OVFLOW_INTERRUPT_MSB 17
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_PHV_FF_OVFLOW_INTERRUPT_LSB 17
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg.pe6_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_PHV_FF_OVFLOW_INTERRUPT_MSB 16
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_PHV_FF_OVFLOW_INTERRUPT_LSB 16
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg.pe5_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_PHV_FF_OVFLOW_INTERRUPT_MSB 15
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_PHV_FF_OVFLOW_INTERRUPT_LSB 15
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg.pe4_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_PHV_FF_OVFLOW_INTERRUPT_MSB 14
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_PHV_FF_OVFLOW_INTERRUPT_LSB 14
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg.pe3_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_PHV_FF_OVFLOW_INTERRUPT_MSB 13
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_PHV_FF_OVFLOW_INTERRUPT_LSB 13
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg.pe2_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_PHV_FF_OVFLOW_INTERRUPT_MSB 12
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_PHV_FF_OVFLOW_INTERRUPT_LSB 12
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg.pe1_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_PHV_FF_OVFLOW_INTERRUPT_MSB 11
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_PHV_FF_OVFLOW_INTERRUPT_LSB 11
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg.pe0_phv_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_PHV_FF_OVFLOW_INTERRUPT_MSB 10
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_PHV_FF_OVFLOW_INTERRUPT_LSB 10
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg.pe9_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_QCTL_FF_OVFLOW_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_QCTL_FF_OVFLOW_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE9_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.pe8_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_QCTL_FF_OVFLOW_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_QCTL_FF_OVFLOW_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE8_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.pe7_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_QCTL_FF_OVFLOW_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_QCTL_FF_OVFLOW_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE7_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pe6_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_QCTL_FF_OVFLOW_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_QCTL_FF_OVFLOW_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE6_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.pe5_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_QCTL_FF_OVFLOW_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_QCTL_FF_OVFLOW_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE5_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.pe4_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_QCTL_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_QCTL_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE4_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.pe3_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_QCTL_FF_OVFLOW_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_QCTL_FF_OVFLOW_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE3_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.pe2_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_QCTL_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_QCTL_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE2_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.pe1_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_QCTL_FF_OVFLOW_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_QCTL_FF_OVFLOW_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE1_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.pe0_qctl_ff_ovflow_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_QCTL_FF_OVFLOW_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_QCTL_FF_OVFLOW_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_QCTL_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_QCTL_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_QCTL_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_QCTL_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_QCTL_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_QCTL_FF_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_QCTL_FF_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO1_INT_TEST_SET_PE0_QCTL_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_fifo1::int_enable_set                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.pe9_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_OHI_FF_OVFLOW_ENABLE_MSB 29
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_OHI_FF_OVFLOW_ENABLE_LSB 29
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x20000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe8_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_OHI_FF_OVFLOW_ENABLE_MSB 28
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_OHI_FF_OVFLOW_ENABLE_LSB 28
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x10000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe7_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_OHI_FF_OVFLOW_ENABLE_MSB 27
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_OHI_FF_OVFLOW_ENABLE_LSB 27
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x08000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe6_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_OHI_FF_OVFLOW_ENABLE_MSB 26
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_OHI_FF_OVFLOW_ENABLE_LSB 26
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x04000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe5_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_OHI_FF_OVFLOW_ENABLE_MSB 25
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_OHI_FF_OVFLOW_ENABLE_LSB 25
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x02000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe4_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_OHI_FF_OVFLOW_ENABLE_MSB 24
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_OHI_FF_OVFLOW_ENABLE_LSB 24
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x01000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe3_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_OHI_FF_OVFLOW_ENABLE_MSB 23
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_OHI_FF_OVFLOW_ENABLE_LSB 23
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::intreg_enable.pe2_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_OHI_FF_OVFLOW_ENABLE_MSB 22
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_OHI_FF_OVFLOW_ENABLE_LSB 22
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00400000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ppa_csr::intreg_enable.pe1_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_OHI_FF_OVFLOW_ENABLE_MSB 21
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_OHI_FF_OVFLOW_ENABLE_LSB 21
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00200000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ppa_csr::intreg_enable.pe0_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_OHI_FF_OVFLOW_ENABLE_MSB 20
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_OHI_FF_OVFLOW_ENABLE_LSB 20
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00100000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ppa_csr::intreg_enable.pe9_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_PHV_FF_OVFLOW_ENABLE_MSB 19
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_PHV_FF_OVFLOW_ENABLE_LSB 19
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00080000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ppa_csr::intreg_enable.pe8_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_PHV_FF_OVFLOW_ENABLE_MSB 18
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_PHV_FF_OVFLOW_ENABLE_LSB 18
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::intreg_enable.pe7_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_PHV_FF_OVFLOW_ENABLE_MSB 17
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_PHV_FF_OVFLOW_ENABLE_LSB 17
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg_enable.pe6_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_PHV_FF_OVFLOW_ENABLE_MSB 16
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_PHV_FF_OVFLOW_ENABLE_LSB 16
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg_enable.pe5_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_PHV_FF_OVFLOW_ENABLE_MSB 15
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_PHV_FF_OVFLOW_ENABLE_LSB 15
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg_enable.pe4_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_PHV_FF_OVFLOW_ENABLE_MSB 14
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_PHV_FF_OVFLOW_ENABLE_LSB 14
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg_enable.pe3_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_PHV_FF_OVFLOW_ENABLE_MSB 13
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_PHV_FF_OVFLOW_ENABLE_LSB 13
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg_enable.pe2_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_PHV_FF_OVFLOW_ENABLE_MSB 12
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_PHV_FF_OVFLOW_ENABLE_LSB 12
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg_enable.pe1_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_PHV_FF_OVFLOW_ENABLE_MSB 11
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_PHV_FF_OVFLOW_ENABLE_LSB 11
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_enable.pe0_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_PHV_FF_OVFLOW_ENABLE_MSB 10
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_PHV_FF_OVFLOW_ENABLE_LSB 10
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_enable.pe9_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_QCTL_FF_OVFLOW_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_QCTL_FF_OVFLOW_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE9_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.pe8_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_QCTL_FF_OVFLOW_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_QCTL_FF_OVFLOW_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE8_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.pe7_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_QCTL_FF_OVFLOW_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_QCTL_FF_OVFLOW_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE7_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pe6_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_QCTL_FF_OVFLOW_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_QCTL_FF_OVFLOW_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE6_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.pe5_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_QCTL_FF_OVFLOW_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_QCTL_FF_OVFLOW_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE5_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.pe4_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_QCTL_FF_OVFLOW_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_QCTL_FF_OVFLOW_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE4_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.pe3_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_QCTL_FF_OVFLOW_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_QCTL_FF_OVFLOW_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE3_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.pe2_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_QCTL_FF_OVFLOW_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_QCTL_FF_OVFLOW_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE2_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.pe1_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_QCTL_FF_OVFLOW_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_QCTL_FF_OVFLOW_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE1_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.pe0_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_QCTL_FF_OVFLOW_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_QCTL_FF_OVFLOW_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_SET_PE0_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_fifo1::int_enable_clear                 */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.pe9_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_OHI_FF_OVFLOW_ENABLE_MSB 29
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_OHI_FF_OVFLOW_ENABLE_LSB 29
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x20000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe8_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_OHI_FF_OVFLOW_ENABLE_MSB 28
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_OHI_FF_OVFLOW_ENABLE_LSB 28
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x10000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe7_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_OHI_FF_OVFLOW_ENABLE_MSB 27
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_OHI_FF_OVFLOW_ENABLE_LSB 27
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x08000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe6_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_OHI_FF_OVFLOW_ENABLE_MSB 26
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_OHI_FF_OVFLOW_ENABLE_LSB 26
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x04000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe5_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_OHI_FF_OVFLOW_ENABLE_MSB 25
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_OHI_FF_OVFLOW_ENABLE_LSB 25
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x02000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe4_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_OHI_FF_OVFLOW_ENABLE_MSB 24
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_OHI_FF_OVFLOW_ENABLE_LSB 24
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x01000000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ppa_csr::intreg_enable.pe3_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_OHI_FF_OVFLOW_ENABLE_MSB 23
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_OHI_FF_OVFLOW_ENABLE_LSB 23
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::intreg_enable.pe2_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_OHI_FF_OVFLOW_ENABLE_MSB 22
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_OHI_FF_OVFLOW_ENABLE_LSB 22
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00400000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ppa_csr::intreg_enable.pe1_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_OHI_FF_OVFLOW_ENABLE_MSB 21
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_OHI_FF_OVFLOW_ENABLE_LSB 21
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00200000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ppa_csr::intreg_enable.pe0_ohi_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_OHI_FF_OVFLOW_ENABLE_MSB 20
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_OHI_FF_OVFLOW_ENABLE_LSB 20
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00100000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ppa_csr::intreg_enable.pe9_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_PHV_FF_OVFLOW_ENABLE_MSB 19
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_PHV_FF_OVFLOW_ENABLE_LSB 19
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00080000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ppa_csr::intreg_enable.pe8_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_PHV_FF_OVFLOW_ENABLE_MSB 18
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_PHV_FF_OVFLOW_ENABLE_LSB 18
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::intreg_enable.pe7_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_PHV_FF_OVFLOW_ENABLE_MSB 17
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_PHV_FF_OVFLOW_ENABLE_LSB 17
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg_enable.pe6_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_PHV_FF_OVFLOW_ENABLE_MSB 16
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_PHV_FF_OVFLOW_ENABLE_LSB 16
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg_enable.pe5_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_PHV_FF_OVFLOW_ENABLE_MSB 15
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_PHV_FF_OVFLOW_ENABLE_LSB 15
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg_enable.pe4_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_PHV_FF_OVFLOW_ENABLE_MSB 14
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_PHV_FF_OVFLOW_ENABLE_LSB 14
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg_enable.pe3_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_PHV_FF_OVFLOW_ENABLE_MSB 13
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_PHV_FF_OVFLOW_ENABLE_LSB 13
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg_enable.pe2_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_PHV_FF_OVFLOW_ENABLE_MSB 12
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_PHV_FF_OVFLOW_ENABLE_LSB 12
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg_enable.pe1_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_PHV_FF_OVFLOW_ENABLE_MSB 11
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_PHV_FF_OVFLOW_ENABLE_LSB 11
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_enable.pe0_phv_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_PHV_FF_OVFLOW_ENABLE_MSB 10
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_PHV_FF_OVFLOW_ENABLE_LSB 10
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_PHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_PHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_enable.pe9_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_QCTL_FF_OVFLOW_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_QCTL_FF_OVFLOW_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE9_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.pe8_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_QCTL_FF_OVFLOW_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_QCTL_FF_OVFLOW_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE8_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.pe7_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_QCTL_FF_OVFLOW_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_QCTL_FF_OVFLOW_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE7_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pe6_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_QCTL_FF_OVFLOW_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_QCTL_FF_OVFLOW_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE6_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.pe5_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_QCTL_FF_OVFLOW_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_QCTL_FF_OVFLOW_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE5_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.pe4_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_QCTL_FF_OVFLOW_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_QCTL_FF_OVFLOW_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE4_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.pe3_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_QCTL_FF_OVFLOW_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_QCTL_FF_OVFLOW_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE3_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.pe2_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_QCTL_FF_OVFLOW_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_QCTL_FF_OVFLOW_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE2_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.pe1_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_QCTL_FF_OVFLOW_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_QCTL_FF_OVFLOW_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE1_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.pe0_qctl_ff_ovflow_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_QCTL_FF_OVFLOW_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_QCTL_FF_OVFLOW_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_QCTL_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_QCTL_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_QCTL_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_QCTL_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_QCTL_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_QCTL_FF_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_QCTL_FF_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO1_INT_ENABLE_CLEAR_PE0_QCTL_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_fifo2                                      */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_FIFO2_SIZE 0x4
#define CAP_PPA_CSR_INT_FIFO2_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_fifo2::intreg                */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_FIFO2_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO2_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO2_INTREG_WRITE_MASK 0x000000ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_fifo2::int_test_set          */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_WRITE_MASK 0x000000ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_fifo2::int_enable_set        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_WRITE_MASK 0x000000ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_fifo2::int_enable_clear      */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_WRITE_MASK 0x000000ff

/* Register type: cap_ppa_csr::int_fifo2::intreg                           */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.chk_ff_ovflow_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INTREG_CHK_FF_OVFLOW_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_FIFO2_INTREG_CHK_FF_OVFLOW_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_FIFO2_INTREG_CHK_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_CHK_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_CHK_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_CHK_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_CHK_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_FIFO2_INTREG_CHK_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_CHK_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_CHK_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.outohi_ff_ovflow_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTOHI_FF_OVFLOW_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTOHI_FF_OVFLOW_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTOHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTOHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTOHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTOHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTOHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTOHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTOHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTOHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.outphv_ff_ovflow_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTPHV_FF_OVFLOW_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTPHV_FF_OVFLOW_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTPHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTPHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTPHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTPHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTPHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTPHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTPHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OUTPHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.pkt_mtu_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PKT_MTU_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PKT_MTU_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PKT_MTU_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PKT_MTU_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PKT_MTU_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PKT_MTU_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PKT_MTU_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PKT_MTU_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PKT_MTU_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PKT_MTU_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.pb_if_ff_ovflow_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PB_IF_FF_OVFLOW_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PB_IF_FF_OVFLOW_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PB_IF_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PB_IF_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PB_IF_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PB_IF_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PB_IF_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PB_IF_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PB_IF_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_PB_IF_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.ma_if_ff_ovflow_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INTREG_MA_IF_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_FIFO2_INTREG_MA_IF_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_FIFO2_INTREG_MA_IF_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_MA_IF_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_MA_IF_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_MA_IF_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_MA_IF_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_FIFO2_INTREG_MA_IF_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_MA_IF_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_MA_IF_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.ohi_if_ff_ovflow_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OHI_IF_FF_OVFLOW_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OHI_IF_FF_OVFLOW_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OHI_IF_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OHI_IF_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OHI_IF_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OHI_IF_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OHI_IF_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OHI_IF_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OHI_IF_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_OHI_IF_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.dp_if_ff_ovflow_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INTREG_DP_IF_FF_OVFLOW_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_DP_IF_FF_OVFLOW_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_DP_IF_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_DP_IF_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_DP_IF_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INTREG_DP_IF_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INTREG_DP_IF_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_FIFO2_INTREG_DP_IF_FF_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_DP_IF_FF_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO2_INTREG_DP_IF_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_fifo2::int_test_set                     */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.chk_ff_ovflow_interrupt               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_CHK_FF_OVFLOW_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_CHK_FF_OVFLOW_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_CHK_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_CHK_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_CHK_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_CHK_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_CHK_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_CHK_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_CHK_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_CHK_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.outohi_ff_ovflow_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTOHI_FF_OVFLOW_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTOHI_FF_OVFLOW_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTOHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTOHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTOHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTOHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTOHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTOHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTOHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTOHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.outphv_ff_ovflow_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTPHV_FF_OVFLOW_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTPHV_FF_OVFLOW_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTPHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTPHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTPHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTPHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTPHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTPHV_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTPHV_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OUTPHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.pkt_mtu_ff_ovflow_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PKT_MTU_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PKT_MTU_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PKT_MTU_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PKT_MTU_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PKT_MTU_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PKT_MTU_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PKT_MTU_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PKT_MTU_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PKT_MTU_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PKT_MTU_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.pb_if_ff_ovflow_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PB_IF_FF_OVFLOW_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PB_IF_FF_OVFLOW_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PB_IF_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PB_IF_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PB_IF_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PB_IF_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PB_IF_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PB_IF_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PB_IF_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_PB_IF_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.ma_if_ff_ovflow_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_MA_IF_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_MA_IF_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_MA_IF_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_MA_IF_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_MA_IF_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_MA_IF_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_MA_IF_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_MA_IF_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_MA_IF_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_MA_IF_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.ohi_if_ff_ovflow_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OHI_IF_FF_OVFLOW_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OHI_IF_FF_OVFLOW_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OHI_IF_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OHI_IF_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OHI_IF_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OHI_IF_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OHI_IF_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OHI_IF_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OHI_IF_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_OHI_IF_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.dp_if_ff_ovflow_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_DP_IF_FF_OVFLOW_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_DP_IF_FF_OVFLOW_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_DP_IF_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_DP_IF_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_DP_IF_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_DP_IF_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_DP_IF_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_DP_IF_FF_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_DP_IF_FF_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO2_INT_TEST_SET_DP_IF_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_fifo2::int_enable_set                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.chk_ff_ovflow_enable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_CHK_FF_OVFLOW_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_CHK_FF_OVFLOW_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_CHK_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_CHK_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_CHK_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_CHK_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_CHK_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_CHK_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_CHK_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_CHK_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.outohi_ff_ovflow_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTOHI_FF_OVFLOW_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTOHI_FF_OVFLOW_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTOHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTOHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTOHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTOHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTOHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTOHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTOHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTOHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.outphv_ff_ovflow_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTPHV_FF_OVFLOW_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTPHV_FF_OVFLOW_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTPHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTPHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTPHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTPHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTPHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTPHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTPHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OUTPHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.pkt_mtu_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PKT_MTU_FF_OVFLOW_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PKT_MTU_FF_OVFLOW_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PKT_MTU_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PKT_MTU_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PKT_MTU_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PKT_MTU_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PKT_MTU_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PKT_MTU_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PKT_MTU_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PKT_MTU_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.pb_if_ff_ovflow_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PB_IF_FF_OVFLOW_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PB_IF_FF_OVFLOW_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PB_IF_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PB_IF_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PB_IF_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PB_IF_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PB_IF_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PB_IF_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PB_IF_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_PB_IF_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.ma_if_ff_ovflow_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_MA_IF_FF_OVFLOW_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_MA_IF_FF_OVFLOW_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_MA_IF_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_MA_IF_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_MA_IF_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_MA_IF_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_MA_IF_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_MA_IF_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_MA_IF_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_MA_IF_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.ohi_if_ff_ovflow_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OHI_IF_FF_OVFLOW_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OHI_IF_FF_OVFLOW_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OHI_IF_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OHI_IF_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OHI_IF_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OHI_IF_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OHI_IF_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OHI_IF_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OHI_IF_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_OHI_IF_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.dp_if_ff_ovflow_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_DP_IF_FF_OVFLOW_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_DP_IF_FF_OVFLOW_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_DP_IF_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_DP_IF_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_DP_IF_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_DP_IF_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_DP_IF_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_DP_IF_FF_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_DP_IF_FF_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_SET_DP_IF_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_fifo2::int_enable_clear                 */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.chk_ff_ovflow_enable           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_CHK_FF_OVFLOW_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_CHK_FF_OVFLOW_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_CHK_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_CHK_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_CHK_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_CHK_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_CHK_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_CHK_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_CHK_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_CHK_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.outohi_ff_ovflow_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTOHI_FF_OVFLOW_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTOHI_FF_OVFLOW_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTOHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTOHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTOHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTOHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTOHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTOHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTOHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTOHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.outphv_ff_ovflow_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTPHV_FF_OVFLOW_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTPHV_FF_OVFLOW_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTPHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTPHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTPHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTPHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTPHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTPHV_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTPHV_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OUTPHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.pkt_mtu_ff_ovflow_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PKT_MTU_FF_OVFLOW_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PKT_MTU_FF_OVFLOW_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PKT_MTU_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PKT_MTU_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PKT_MTU_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PKT_MTU_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PKT_MTU_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PKT_MTU_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PKT_MTU_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PKT_MTU_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.pb_if_ff_ovflow_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PB_IF_FF_OVFLOW_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PB_IF_FF_OVFLOW_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PB_IF_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PB_IF_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PB_IF_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PB_IF_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PB_IF_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PB_IF_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PB_IF_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_PB_IF_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.ma_if_ff_ovflow_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_MA_IF_FF_OVFLOW_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_MA_IF_FF_OVFLOW_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_MA_IF_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_MA_IF_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_MA_IF_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_MA_IF_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_MA_IF_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_MA_IF_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_MA_IF_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_MA_IF_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.ohi_if_ff_ovflow_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OHI_IF_FF_OVFLOW_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OHI_IF_FF_OVFLOW_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OHI_IF_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OHI_IF_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OHI_IF_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OHI_IF_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OHI_IF_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OHI_IF_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OHI_IF_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_OHI_IF_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.dp_if_ff_ovflow_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_DP_IF_FF_OVFLOW_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_DP_IF_FF_OVFLOW_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_DP_IF_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_DP_IF_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_DP_IF_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_DP_IF_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_DP_IF_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_DP_IF_FF_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_DP_IF_FF_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_FIFO2_INT_ENABLE_CLEAR_DP_IF_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pe0                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PE0_SIZE 0x4
#define CAP_PPA_CSR_INT_PE0_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pe0::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE0_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE0_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE0_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pe0::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pe0::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pe0::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_ppa_csr::int_pe0::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE0_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE0_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE0_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE0_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE0_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INTREG_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE0_INTREG_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE0_INTREG_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INTREG_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE0_INTREG_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE0_INTREG_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE0_INTREG_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INTREG_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE0_INTREG_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE0_INTREG_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INTREG_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE0_INTREG_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE0_INTREG_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE0_INTREG_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE0_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE0_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE0_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE0_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE0_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE0_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE0_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE0_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe0::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE0_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe0::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe0::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE0_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pe1                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PE1_SIZE 0x4
#define CAP_PPA_CSR_INT_PE1_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pe1::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE1_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE1_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE1_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pe1::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pe1::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pe1::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_ppa_csr::int_pe1::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE1_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE1_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE1_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE1_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE1_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INTREG_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE1_INTREG_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE1_INTREG_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INTREG_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE1_INTREG_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE1_INTREG_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE1_INTREG_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INTREG_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE1_INTREG_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE1_INTREG_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INTREG_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE1_INTREG_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE1_INTREG_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE1_INTREG_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE1_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE1_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE1_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE1_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE1_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE1_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE1_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE1_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe1::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE1_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe1::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe1::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE1_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pe2                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PE2_SIZE 0x4
#define CAP_PPA_CSR_INT_PE2_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pe2::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE2_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE2_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE2_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pe2::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pe2::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pe2::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_ppa_csr::int_pe2::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE2_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE2_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE2_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE2_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE2_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INTREG_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE2_INTREG_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE2_INTREG_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INTREG_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE2_INTREG_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE2_INTREG_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE2_INTREG_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INTREG_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE2_INTREG_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE2_INTREG_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INTREG_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE2_INTREG_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE2_INTREG_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE2_INTREG_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE2_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE2_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE2_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE2_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE2_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE2_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE2_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE2_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe2::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE2_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe2::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe2::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE2_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pe3                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PE3_SIZE 0x4
#define CAP_PPA_CSR_INT_PE3_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pe3::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE3_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE3_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE3_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pe3::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pe3::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pe3::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_ppa_csr::int_pe3::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE3_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE3_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE3_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE3_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE3_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INTREG_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE3_INTREG_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE3_INTREG_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INTREG_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE3_INTREG_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE3_INTREG_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE3_INTREG_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INTREG_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE3_INTREG_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE3_INTREG_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INTREG_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE3_INTREG_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE3_INTREG_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE3_INTREG_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE3_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE3_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE3_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE3_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE3_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE3_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE3_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE3_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe3::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE3_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe3::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe3::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE3_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pe4                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PE4_SIZE 0x4
#define CAP_PPA_CSR_INT_PE4_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pe4::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE4_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE4_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE4_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pe4::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pe4::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pe4::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_ppa_csr::int_pe4::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE4_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE4_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE4_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE4_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE4_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INTREG_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE4_INTREG_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE4_INTREG_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INTREG_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE4_INTREG_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE4_INTREG_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE4_INTREG_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INTREG_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE4_INTREG_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE4_INTREG_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INTREG_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE4_INTREG_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE4_INTREG_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE4_INTREG_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE4_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE4_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE4_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE4_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE4_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE4_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE4_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE4_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe4::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE4_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe4::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe4::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE4_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pe5                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PE5_SIZE 0x4
#define CAP_PPA_CSR_INT_PE5_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pe5::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE5_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE5_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE5_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pe5::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pe5::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pe5::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_ppa_csr::int_pe5::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE5_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE5_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE5_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE5_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE5_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INTREG_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE5_INTREG_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE5_INTREG_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INTREG_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE5_INTREG_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE5_INTREG_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE5_INTREG_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INTREG_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE5_INTREG_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE5_INTREG_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INTREG_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE5_INTREG_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE5_INTREG_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE5_INTREG_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE5_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE5_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE5_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE5_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE5_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE5_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE5_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE5_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe5::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE5_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe5::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe5::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE5_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pe6                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PE6_SIZE 0x4
#define CAP_PPA_CSR_INT_PE6_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pe6::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE6_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE6_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE6_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pe6::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pe6::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pe6::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_ppa_csr::int_pe6::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE6_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE6_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE6_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE6_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE6_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INTREG_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE6_INTREG_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE6_INTREG_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INTREG_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE6_INTREG_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE6_INTREG_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE6_INTREG_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INTREG_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE6_INTREG_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE6_INTREG_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INTREG_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE6_INTREG_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE6_INTREG_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE6_INTREG_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE6_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE6_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE6_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE6_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE6_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE6_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE6_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE6_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe6::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE6_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe6::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe6::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE6_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pe7                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PE7_SIZE 0x4
#define CAP_PPA_CSR_INT_PE7_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pe7::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE7_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE7_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE7_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pe7::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pe7::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pe7::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_ppa_csr::int_pe7::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE7_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE7_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE7_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE7_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE7_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INTREG_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE7_INTREG_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE7_INTREG_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INTREG_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE7_INTREG_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE7_INTREG_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE7_INTREG_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INTREG_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE7_INTREG_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE7_INTREG_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INTREG_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE7_INTREG_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE7_INTREG_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE7_INTREG_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE7_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE7_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE7_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE7_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE7_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE7_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE7_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE7_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe7::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE7_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe7::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe7::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE7_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pe8                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PE8_SIZE 0x4
#define CAP_PPA_CSR_INT_PE8_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pe8::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE8_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE8_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE8_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pe8::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pe8::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pe8::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_ppa_csr::int_pe8::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE8_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE8_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE8_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE8_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE8_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INTREG_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE8_INTREG_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE8_INTREG_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INTREG_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE8_INTREG_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE8_INTREG_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE8_INTREG_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INTREG_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE8_INTREG_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE8_INTREG_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INTREG_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE8_INTREG_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE8_INTREG_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE8_INTREG_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE8_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE8_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE8_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE8_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE8_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE8_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE8_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE8_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe8::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE8_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe8::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe8::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE8_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pe9                                        */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PE9_SIZE 0x4
#define CAP_PPA_CSR_INT_PE9_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pe9::intreg                  */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE9_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE9_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE9_INTREG_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pe9::int_test_set            */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pe9::int_enable_set          */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_WRITE_MASK 0x000003ff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pe9::int_enable_clear        */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_WRITE_MASK 0x000003ff

/* Register type: cap_ppa_csr::int_pe9::intreg                             */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE9_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE9_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE9_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE9_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE9_INTREG_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INTREG_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE9_INTREG_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE9_INTREG_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INTREG_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE9_INTREG_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE9_INTREG_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE9_INTREG_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INTREG_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE9_INTREG_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE9_INTREG_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INTREG_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE9_INTREG_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE9_INTREG_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE9_INTREG_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE9_INTREG_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE9_INTREG_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE9_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE9_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE9_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE9_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE9_INTREG_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE9_INTREG_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe9::int_test_set                       */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_upr_idx_less_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PHV_UPR_IDX_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.d1_not_valid_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_D1_NOT_VALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.offset_jump_chk_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_JUMP_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.pkt_size_chk_interrupt                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_PKT_SIZE_CHK_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.offset_out_of_range_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_OFFSET_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.exceed_parse_loop_cnt_interrupt       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PARSE_LOOP_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.exceed_phv_flit_cnt_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_EXCEED_PHV_FLIT_CNT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.unexpected_non_sop_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_UNEXPECTED_NON_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.qctl_not_sop_after_pkt_release_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.qctl_skid_depth_not_zero_interrupt    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE9_INT_TEST_SET_QCTL_SKID_DEPTH_NOT_ZERO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe9::int_enable_set                     */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_SET_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pe9::int_enable_clear                   */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_upr_idx_less_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PHV_UPR_IDX_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.d1_not_valid_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_D1_NOT_VALID_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.offset_jump_chk_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_JUMP_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.pkt_size_chk_enable            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_PKT_SIZE_CHK_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.offset_out_of_range_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_OFFSET_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.exceed_parse_loop_cnt_enable   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PARSE_LOOP_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.exceed_phv_flit_cnt_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_EXCEED_PHV_FLIT_CNT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.unexpected_non_sop_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_UNEXPECTED_NON_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.qctl_not_sop_after_pkt_release_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_NOT_SOP_AFTER_PKT_RELEASE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.qctl_skid_depth_not_zero_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PE9_INT_ENABLE_CLEAR_QCTL_SKID_DEPTH_NOT_ZERO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_pa                                         */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_PA_SIZE 0x4
#define CAP_PPA_CSR_INT_PA_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_pa::intreg                   */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PA_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PA_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PA_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PA_INTREG_WRITE_MASK 0x001fffff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_pa::int_test_set             */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_WRITE_MASK 0x001fffff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_pa::int_enable_set           */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_WRITE_MASK 0x001fffff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_pa::int_enable_clear         */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_WRITE_MASK 0x001fffff

/* Register type: cap_ppa_csr::int_pa::intreg                              */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.preparse_eff_ovflow_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_EFF_OVFLOW_INTERRUPT_MSB 20
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_EFF_OVFLOW_INTERRUPT_LSB 20
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_EFF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_EFF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_EFF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_EFF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_EFF_OVFLOW_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_EFF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_EFF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_EFF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ppa_csr::intreg.preparse_dff_ovflow_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_OVFLOW_INTERRUPT_MSB 19
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_OVFLOW_INTERRUPT_LSB 19
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_OVFLOW_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ppa_csr::intreg.preparse_dff_not_sop_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_NOT_SOP_INTERRUPT_MSB 18
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_NOT_SOP_INTERRUPT_LSB 18
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_NOT_SOP_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_DFF_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::intreg.preparse_line0_not_sop_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_LINE0_NOT_SOP_INTERRUPT_MSB 17
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_LINE0_NOT_SOP_INTERRUPT_LSB 17
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_LINE0_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_LINE0_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_LINE0_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_LINE0_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_LINE0_NOT_SOP_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_LINE0_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_LINE0_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_PA_INTREG_PREPARSE_LINE0_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg.chkr_seq_id_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_SEQ_ID_INTERRUPT_MSB 16
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_SEQ_ID_INTERRUPT_LSB 16
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_SEQ_ID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_SEQ_ID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_SEQ_ID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_SEQ_ID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_SEQ_ID_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_SEQ_ID_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_SEQ_ID_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_SEQ_ID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg.chkr_pkt_not_sop_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PKT_NOT_SOP_INTERRUPT_MSB 15
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PKT_NOT_SOP_INTERRUPT_LSB 15
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PKT_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PKT_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PKT_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PKT_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PKT_NOT_SOP_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PKT_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PKT_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PKT_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg.chkr_phv_not_sop_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_NOT_SOP_INTERRUPT_MSB 14
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_NOT_SOP_INTERRUPT_LSB 14
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_NOT_SOP_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg.chkr_phv_single_flit_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_SINGLE_FLIT_INTERRUPT_MSB 13
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_SINGLE_FLIT_INTERRUPT_LSB 13
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_SINGLE_FLIT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_SINGLE_FLIT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_SINGLE_FLIT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_SINGLE_FLIT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_SINGLE_FLIT_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_SINGLE_FLIT_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_SINGLE_FLIT_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_PA_INTREG_CHKR_PHV_SINGLE_FLIT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg.crc_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 12
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 12
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg.crc_not_enuf_bytes_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_NOT_ENUF_BYTES_INTERRUPT_MSB 11
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_NOT_ENUF_BYTES_INTERRUPT_LSB 11
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_PA_INTREG_CRC_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg.csum4_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 10
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 10
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg.csum4_not_enuf_bytes_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_NOT_ENUF_BYTES_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_NOT_ENUF_BYTES_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM4_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.csum3_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.csum3_not_enuf_bytes_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_NOT_ENUF_BYTES_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_NOT_ENUF_BYTES_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM3_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.csum2_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.csum2_not_enuf_bytes_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_NOT_ENUF_BYTES_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_NOT_ENUF_BYTES_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM2_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.csum1_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.csum1_not_enuf_bytes_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_NOT_ENUF_BYTES_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_NOT_ENUF_BYTES_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM1_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.csum0_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.csum0_not_enuf_bytes_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_NOT_ENUF_BYTES_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_NOT_ENUF_BYTES_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PA_INTREG_CSUM0_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.reorder_phv_not_sop_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INTREG_REORDER_PHV_NOT_SOP_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PA_INTREG_REORDER_PHV_NOT_SOP_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PA_INTREG_REORDER_PHV_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INTREG_REORDER_PHV_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_REORDER_PHV_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INTREG_REORDER_PHV_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INTREG_REORDER_PHV_NOT_SOP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PA_INTREG_REORDER_PHV_NOT_SOP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PA_INTREG_REORDER_PHV_NOT_SOP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PA_INTREG_REORDER_PHV_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pa::int_test_set                        */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.preparse_eff_ovflow_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_EFF_OVFLOW_INTERRUPT_MSB 20
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_EFF_OVFLOW_INTERRUPT_LSB 20
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_EFF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_EFF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_EFF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_EFF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_EFF_OVFLOW_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_EFF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_EFF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_EFF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ppa_csr::intreg.preparse_dff_ovflow_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_OVFLOW_INTERRUPT_MSB 19
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_OVFLOW_INTERRUPT_LSB 19
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_OVFLOW_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ppa_csr::intreg.preparse_dff_not_sop_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_NOT_SOP_INTERRUPT_MSB 18
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_NOT_SOP_INTERRUPT_LSB 18
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_NOT_SOP_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_DFF_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::intreg.preparse_line0_not_sop_interrupt      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_LINE0_NOT_SOP_INTERRUPT_MSB 17
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_LINE0_NOT_SOP_INTERRUPT_LSB 17
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_LINE0_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_LINE0_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_LINE0_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_LINE0_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_LINE0_NOT_SOP_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_LINE0_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_LINE0_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_PREPARSE_LINE0_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg.chkr_seq_id_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_SEQ_ID_INTERRUPT_MSB 16
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_SEQ_ID_INTERRUPT_LSB 16
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_SEQ_ID_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_SEQ_ID_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_SEQ_ID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_SEQ_ID_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_SEQ_ID_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_SEQ_ID_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_SEQ_ID_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_SEQ_ID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg.chkr_pkt_not_sop_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PKT_NOT_SOP_INTERRUPT_MSB 15
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PKT_NOT_SOP_INTERRUPT_LSB 15
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PKT_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PKT_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PKT_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PKT_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PKT_NOT_SOP_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PKT_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PKT_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PKT_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg.chkr_phv_not_sop_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_NOT_SOP_INTERRUPT_MSB 14
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_NOT_SOP_INTERRUPT_LSB 14
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_NOT_SOP_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg.chkr_phv_single_flit_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_SINGLE_FLIT_INTERRUPT_MSB 13
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_SINGLE_FLIT_INTERRUPT_LSB 13
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_SINGLE_FLIT_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_SINGLE_FLIT_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_SINGLE_FLIT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_SINGLE_FLIT_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_SINGLE_FLIT_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_SINGLE_FLIT_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_SINGLE_FLIT_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CHKR_PHV_SINGLE_FLIT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg.crc_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 12
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 12
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg.crc_not_enuf_bytes_interrupt          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_NOT_ENUF_BYTES_INTERRUPT_MSB 11
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_NOT_ENUF_BYTES_INTERRUPT_LSB 11
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CRC_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg.csum4_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 10
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 10
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg.csum4_not_enuf_bytes_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_NOT_ENUF_BYTES_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_NOT_ENUF_BYTES_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM4_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.csum3_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.csum3_not_enuf_bytes_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_NOT_ENUF_BYTES_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_NOT_ENUF_BYTES_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM3_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.csum2_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.csum2_not_enuf_bytes_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_NOT_ENUF_BYTES_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_NOT_ENUF_BYTES_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM2_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.csum1_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.csum1_not_enuf_bytes_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_NOT_ENUF_BYTES_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_NOT_ENUF_BYTES_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM1_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.csum0_start_more_than_end_offset_interrupt */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_START_MORE_THAN_END_OFFSET_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.csum0_not_enuf_bytes_interrupt        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_NOT_ENUF_BYTES_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_NOT_ENUF_BYTES_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_NOT_ENUF_BYTES_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_NOT_ENUF_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_NOT_ENUF_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_NOT_ENUF_BYTES_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_NOT_ENUF_BYTES_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_NOT_ENUF_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_NOT_ENUF_BYTES_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_CSUM0_NOT_ENUF_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.reorder_phv_not_sop_interrupt         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_REORDER_PHV_NOT_SOP_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_REORDER_PHV_NOT_SOP_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_REORDER_PHV_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_REORDER_PHV_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_REORDER_PHV_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_REORDER_PHV_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_REORDER_PHV_NOT_SOP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_REORDER_PHV_NOT_SOP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_REORDER_PHV_NOT_SOP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PA_INT_TEST_SET_REORDER_PHV_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pa::int_enable_set                      */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.preparse_eff_ovflow_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_EFF_OVFLOW_ENABLE_MSB 20
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_EFF_OVFLOW_ENABLE_LSB 20
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_EFF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_EFF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_EFF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_EFF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_EFF_OVFLOW_ENABLE_FIELD_MASK 0x00100000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_EFF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_EFF_OVFLOW_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_EFF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ppa_csr::intreg_enable.preparse_dff_ovflow_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_OVFLOW_ENABLE_MSB 19
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_OVFLOW_ENABLE_LSB 19
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_OVFLOW_ENABLE_FIELD_MASK 0x00080000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_OVFLOW_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ppa_csr::intreg_enable.preparse_dff_not_sop_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_NOT_SOP_ENABLE_MSB 18
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_NOT_SOP_ENABLE_LSB 18
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_NOT_SOP_ENABLE_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_NOT_SOP_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_DFF_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::intreg_enable.preparse_line0_not_sop_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_LINE0_NOT_SOP_ENABLE_MSB 17
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_LINE0_NOT_SOP_ENABLE_LSB 17
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_LINE0_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_LINE0_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_LINE0_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_LINE0_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_LINE0_NOT_SOP_ENABLE_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_LINE0_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_LINE0_NOT_SOP_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_PREPARSE_LINE0_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg_enable.chkr_seq_id_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_SEQ_ID_ENABLE_MSB 16
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_SEQ_ID_ENABLE_LSB 16
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_SEQ_ID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_SEQ_ID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_SEQ_ID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_SEQ_ID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_SEQ_ID_ENABLE_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_SEQ_ID_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_SEQ_ID_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_SEQ_ID_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg_enable.chkr_pkt_not_sop_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PKT_NOT_SOP_ENABLE_MSB 15
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PKT_NOT_SOP_ENABLE_LSB 15
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PKT_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PKT_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PKT_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PKT_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PKT_NOT_SOP_ENABLE_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PKT_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PKT_NOT_SOP_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PKT_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg_enable.chkr_phv_not_sop_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_NOT_SOP_ENABLE_MSB 14
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_NOT_SOP_ENABLE_LSB 14
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_NOT_SOP_ENABLE_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_NOT_SOP_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg_enable.chkr_phv_single_flit_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_SINGLE_FLIT_ENABLE_MSB 13
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_SINGLE_FLIT_ENABLE_LSB 13
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_SINGLE_FLIT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_SINGLE_FLIT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_SINGLE_FLIT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_SINGLE_FLIT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_SINGLE_FLIT_ENABLE_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_SINGLE_FLIT_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_SINGLE_FLIT_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CHKR_PHV_SINGLE_FLIT_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg_enable.crc_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_START_MORE_THAN_END_OFFSET_ENABLE_MSB 12
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_START_MORE_THAN_END_OFFSET_ENABLE_LSB 12
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg_enable.crc_not_enuf_bytes_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_NOT_ENUF_BYTES_ENABLE_MSB 11
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_NOT_ENUF_BYTES_ENABLE_LSB 11
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CRC_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_enable.csum4_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_MSB 10
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_LSB 10
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_enable.csum4_not_enuf_bytes_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_NOT_ENUF_BYTES_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_NOT_ENUF_BYTES_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM4_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.csum3_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.csum3_not_enuf_bytes_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_NOT_ENUF_BYTES_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_NOT_ENUF_BYTES_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM3_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.csum2_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.csum2_not_enuf_bytes_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_NOT_ENUF_BYTES_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_NOT_ENUF_BYTES_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM2_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.csum1_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.csum1_not_enuf_bytes_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_NOT_ENUF_BYTES_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_NOT_ENUF_BYTES_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM1_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.csum0_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.csum0_not_enuf_bytes_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_NOT_ENUF_BYTES_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_NOT_ENUF_BYTES_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_CSUM0_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.reorder_phv_not_sop_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_REORDER_PHV_NOT_SOP_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_REORDER_PHV_NOT_SOP_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_REORDER_PHV_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_REORDER_PHV_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_REORDER_PHV_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_REORDER_PHV_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_REORDER_PHV_NOT_SOP_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_REORDER_PHV_NOT_SOP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_REORDER_PHV_NOT_SOP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_SET_REORDER_PHV_NOT_SOP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_pa::int_enable_clear                    */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.preparse_eff_ovflow_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_EFF_OVFLOW_ENABLE_MSB 20
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_EFF_OVFLOW_ENABLE_LSB 20
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_EFF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_EFF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_EFF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_EFF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_EFF_OVFLOW_ENABLE_FIELD_MASK 0x00100000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_EFF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_EFF_OVFLOW_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_EFF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ppa_csr::intreg_enable.preparse_dff_ovflow_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_OVFLOW_ENABLE_MSB 19
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_OVFLOW_ENABLE_LSB 19
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_OVFLOW_ENABLE_FIELD_MASK 0x00080000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_OVFLOW_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ppa_csr::intreg_enable.preparse_dff_not_sop_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_NOT_SOP_ENABLE_MSB 18
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_NOT_SOP_ENABLE_LSB 18
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_NOT_SOP_ENABLE_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_NOT_SOP_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_DFF_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::intreg_enable.preparse_line0_not_sop_enable  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_LINE0_NOT_SOP_ENABLE_MSB 17
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_LINE0_NOT_SOP_ENABLE_LSB 17
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_LINE0_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_LINE0_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_LINE0_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_LINE0_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_LINE0_NOT_SOP_ENABLE_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_LINE0_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_LINE0_NOT_SOP_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_PREPARSE_LINE0_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::intreg_enable.chkr_seq_id_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_SEQ_ID_ENABLE_MSB 16
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_SEQ_ID_ENABLE_LSB 16
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_SEQ_ID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_SEQ_ID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_SEQ_ID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_SEQ_ID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_SEQ_ID_ENABLE_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_SEQ_ID_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_SEQ_ID_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_SEQ_ID_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::intreg_enable.chkr_pkt_not_sop_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PKT_NOT_SOP_ENABLE_MSB 15
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PKT_NOT_SOP_ENABLE_LSB 15
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PKT_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PKT_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PKT_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PKT_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PKT_NOT_SOP_ENABLE_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PKT_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PKT_NOT_SOP_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PKT_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::intreg_enable.chkr_phv_not_sop_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_NOT_SOP_ENABLE_MSB 14
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_NOT_SOP_ENABLE_LSB 14
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_NOT_SOP_ENABLE_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_NOT_SOP_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg_enable.chkr_phv_single_flit_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_SINGLE_FLIT_ENABLE_MSB 13
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_SINGLE_FLIT_ENABLE_LSB 13
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_SINGLE_FLIT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_SINGLE_FLIT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_SINGLE_FLIT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_SINGLE_FLIT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_SINGLE_FLIT_ENABLE_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_SINGLE_FLIT_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_SINGLE_FLIT_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CHKR_PHV_SINGLE_FLIT_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg_enable.crc_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_START_MORE_THAN_END_OFFSET_ENABLE_MSB 12
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_START_MORE_THAN_END_OFFSET_ENABLE_LSB 12
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg_enable.crc_not_enuf_bytes_enable      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_NOT_ENUF_BYTES_ENABLE_MSB 11
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_NOT_ENUF_BYTES_ENABLE_LSB 11
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CRC_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_enable.csum4_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_MSB 10
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_LSB 10
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_enable.csum4_not_enuf_bytes_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_NOT_ENUF_BYTES_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_NOT_ENUF_BYTES_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM4_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.csum3_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.csum3_not_enuf_bytes_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_NOT_ENUF_BYTES_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_NOT_ENUF_BYTES_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM3_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.csum2_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.csum2_not_enuf_bytes_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_NOT_ENUF_BYTES_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_NOT_ENUF_BYTES_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM2_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.csum1_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.csum1_not_enuf_bytes_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_NOT_ENUF_BYTES_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_NOT_ENUF_BYTES_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM1_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.csum0_start_more_than_end_offset_enable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_START_MORE_THAN_END_OFFSET_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.csum0_not_enuf_bytes_enable    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_NOT_ENUF_BYTES_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_NOT_ENUF_BYTES_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_NOT_ENUF_BYTES_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_NOT_ENUF_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_NOT_ENUF_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_NOT_ENUF_BYTES_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_NOT_ENUF_BYTES_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_NOT_ENUF_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_NOT_ENUF_BYTES_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_CSUM0_NOT_ENUF_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.reorder_phv_not_sop_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_REORDER_PHV_NOT_SOP_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_REORDER_PHV_NOT_SOP_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_REORDER_PHV_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_REORDER_PHV_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_REORDER_PHV_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_REORDER_PHV_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_REORDER_PHV_NOT_SOP_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_REORDER_PHV_NOT_SOP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_REORDER_PHV_NOT_SOP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_PA_INT_ENABLE_CLEAR_REORDER_PHV_NOT_SOP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_intf                                       */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_INTF_SIZE 0x4
#define CAP_PPA_CSR_INT_INTF_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_intf::intreg                 */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_INTF_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_INTF_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_INTF_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_INTF_INTREG_WRITE_MASK 0x00007fff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_intf::int_test_set           */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_WRITE_MASK 0x00007fff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_intf::int_enable_set         */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_WRITE_MASK 0x00007fff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_intf::int_enable_clear       */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_WRITE_MASK 0x00007fff

/* Register type: cap_ppa_csr::int_intf::intreg                            */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.ma_eop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_MSB 14
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_LSB 14
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg.ma_sop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_MSB 13
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_LSB 13
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg.ma_err_interrupt                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_MSB 12
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_LSB 12
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg.sw_phv_eop_err_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_EOP_ERR_INTERRUPT_MSB 11
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_EOP_ERR_INTERRUPT_LSB 11
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg.sw_phv_sop_err_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_SOP_ERR_INTERRUPT_MSB 10
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_SOP_ERR_INTERRUPT_LSB 10
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg.sw_phv_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_ERR_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_ERR_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_INTF_INTREG_SW_PHV_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.ohi_eop_err_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_EOP_ERR_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_EOP_ERR_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.ohi_sop_err_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_SOP_ERR_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_SOP_ERR_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.ohi_err_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_ERR_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_ERR_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_INTF_INTREG_OHI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.dp_eop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_EOP_ERR_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_EOP_ERR_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.dp_sop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_SOP_ERR_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_SOP_ERR_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.dp_err_interrupt                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_ERR_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_ERR_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_INTF_INTREG_DP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.pb_eop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_EOP_ERR_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_EOP_ERR_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.pb_sop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_SOP_ERR_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_SOP_ERR_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.pb_err_interrupt                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_ERR_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_ERR_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_INTF_INTREG_PB_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_intf::int_test_set                      */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.ma_eop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_MSB 14
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_LSB 14
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg.ma_sop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_MSB 13
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_LSB 13
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg.ma_err_interrupt                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_MSB 12
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_LSB 12
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg.sw_phv_eop_err_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_EOP_ERR_INTERRUPT_MSB 11
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_EOP_ERR_INTERRUPT_LSB 11
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg.sw_phv_sop_err_interrupt              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_SOP_ERR_INTERRUPT_MSB 10
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_SOP_ERR_INTERRUPT_LSB 10
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg.sw_phv_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_ERR_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_ERR_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_SW_PHV_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.ohi_eop_err_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_EOP_ERR_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_EOP_ERR_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.ohi_sop_err_interrupt                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_SOP_ERR_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_SOP_ERR_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.ohi_err_interrupt                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_ERR_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_ERR_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_OHI_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.dp_eop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_EOP_ERR_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_EOP_ERR_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.dp_sop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_SOP_ERR_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_SOP_ERR_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.dp_err_interrupt                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_ERR_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_ERR_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_DP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.pb_eop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_EOP_ERR_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_EOP_ERR_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.pb_sop_err_interrupt                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_SOP_ERR_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_SOP_ERR_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.pb_err_interrupt                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_ERR_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_ERR_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_ERR_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_ERR_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_INTF_INT_TEST_SET_PB_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_intf::int_enable_set                    */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.ma_eop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_MSB 14
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_LSB 14
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg_enable.ma_sop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_MSB 13
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_LSB 13
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg_enable.ma_err_enable                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_MSB 12
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_LSB 12
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg_enable.sw_phv_eop_err_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_EOP_ERR_ENABLE_MSB 11
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_EOP_ERR_ENABLE_LSB 11
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_EOP_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_EOP_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_enable.sw_phv_sop_err_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_SOP_ERR_ENABLE_MSB 10
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_SOP_ERR_ENABLE_LSB 10
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_SOP_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_SOP_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_enable.sw_phv_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_ERR_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_ERR_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_SW_PHV_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.ohi_eop_err_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_EOP_ERR_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_EOP_ERR_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_EOP_ERR_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_EOP_ERR_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.ohi_sop_err_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_SOP_ERR_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_SOP_ERR_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_SOP_ERR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_SOP_ERR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.ohi_err_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_ERR_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_ERR_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_ERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_OHI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.dp_eop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_EOP_ERR_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_EOP_ERR_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_EOP_ERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_EOP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.dp_sop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_SOP_ERR_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_SOP_ERR_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_SOP_ERR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_SOP_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.dp_err_enable                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_ERR_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_ERR_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_ERR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_DP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.pb_eop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_EOP_ERR_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_EOP_ERR_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_EOP_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_EOP_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.pb_sop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_SOP_ERR_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_SOP_ERR_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_SOP_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_SOP_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.pb_err_enable                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_ERR_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_ERR_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_SET_PB_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_intf::int_enable_clear                  */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.ma_eop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_MSB 14
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_LSB 14
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::intreg_enable.ma_sop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_MSB 13
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_LSB 13
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::intreg_enable.ma_err_enable                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_MSB 12
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_LSB 12
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::intreg_enable.sw_phv_eop_err_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_EOP_ERR_ENABLE_MSB 11
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_EOP_ERR_ENABLE_LSB 11
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_EOP_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_EOP_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_enable.sw_phv_sop_err_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_SOP_ERR_ENABLE_MSB 10
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_SOP_ERR_ENABLE_LSB 10
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_SOP_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_SOP_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_enable.sw_phv_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_ERR_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_ERR_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_SW_PHV_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.ohi_eop_err_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_EOP_ERR_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_EOP_ERR_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_EOP_ERR_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_EOP_ERR_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.ohi_sop_err_enable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_SOP_ERR_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_SOP_ERR_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_SOP_ERR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_SOP_ERR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.ohi_err_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_ERR_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_ERR_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_ERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_OHI_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.dp_eop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_EOP_ERR_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_EOP_ERR_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_EOP_ERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_EOP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.dp_sop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_SOP_ERR_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_SOP_ERR_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_SOP_ERR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_SOP_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.dp_err_enable                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_ERR_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_ERR_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_ERR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_DP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.pb_eop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_EOP_ERR_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_EOP_ERR_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_EOP_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_EOP_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.pb_sop_err_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_SOP_ERR_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_SOP_ERR_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_SOP_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_SOP_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.pb_err_enable                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_ERR_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_ERR_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_INTF_INT_ENABLE_CLEAR_PB_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pkt_mem                                 */
/* Register template: cap_ppa_csr::cfg_pkt_mem                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 913 */
/* Field member: cap_ppa_csr::cfg_pkt_mem.bist_run                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PKT_MEM_BIST_RUN_MSB 2
#define CAP_PPA_CSR_CFG_PKT_MEM_BIST_RUN_LSB 2
#define CAP_PPA_CSR_CFG_PKT_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PKT_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PKT_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PKT_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PKT_MEM_BIST_RUN_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_CFG_PKT_MEM_BIST_RUN_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_CFG_PKT_MEM_BIST_RUN_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_CFG_PKT_MEM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::cfg_pkt_mem.ecc_disable_cor                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_MSB 1
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_LSB 1
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_WIDTH 1
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_RESET 0x0
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_pkt_mem.ecc_disable_det                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_MSB 0
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_LSB 0
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_WIDTH 1
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_RESET 0x0
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pkt_mem                                 */
/* Register template: cap_ppa_csr::sta_pkt_mem                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 920 */
/* Field member: cap_ppa_csr::sta_pkt_mem.bist_done_pass                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_PASS_MSB 31
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_PASS_LSB 31
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_PASS_FIELD_MASK 0x80000000
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ppa_csr::sta_pkt_mem.bist_done_fail                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_FAIL_MSB 30
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_FAIL_LSB 30
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_FAIL_FIELD_MASK 0x40000000
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_FAIL_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PPA_CSR_STA_PKT_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_ppa_csr::sta_pkt_mem.addr                             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PKT_MEM_ADDR_MSB 29
#define CAP_PPA_CSR_STA_PKT_MEM_ADDR_LSB 22
#define CAP_PPA_CSR_STA_PKT_MEM_ADDR_WIDTH 8
#define CAP_PPA_CSR_STA_PKT_MEM_ADDR_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PKT_MEM_ADDR_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PKT_MEM_ADDR_FIELD_MASK 0x3fc00000
#define CAP_PPA_CSR_STA_PKT_MEM_ADDR_GET(x) (((x) & 0x3fc00000) >> 22)
#define CAP_PPA_CSR_STA_PKT_MEM_ADDR_SET(x) (((x) << 22) & 0x3fc00000)
#define CAP_PPA_CSR_STA_PKT_MEM_ADDR_MODIFY(r, x) \
   ((((x) << 22) & 0x3fc00000) | ((r) & 0xc03fffff))
/* Field member: cap_ppa_csr::sta_pkt_mem.syndrome                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PKT_MEM_SYNDROME_MSB 21
#define CAP_PPA_CSR_STA_PKT_MEM_SYNDROME_LSB 2
#define CAP_PPA_CSR_STA_PKT_MEM_SYNDROME_WIDTH 20
#define CAP_PPA_CSR_STA_PKT_MEM_SYNDROME_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PKT_MEM_SYNDROME_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PKT_MEM_SYNDROME_FIELD_MASK 0x003ffffc
#define CAP_PPA_CSR_STA_PKT_MEM_SYNDROME_GET(x) (((x) & 0x003ffffc) >> 2)
#define CAP_PPA_CSR_STA_PKT_MEM_SYNDROME_SET(x) (((x) << 2) & 0x003ffffc)
#define CAP_PPA_CSR_STA_PKT_MEM_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x003ffffc) | ((r) & 0xffc00003))
/* Field member: cap_ppa_csr::sta_pkt_mem.uncorrectable                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PKT_MEM_UNCORRECTABLE_MSB 1
#define CAP_PPA_CSR_STA_PKT_MEM_UNCORRECTABLE_LSB 1
#define CAP_PPA_CSR_STA_PKT_MEM_UNCORRECTABLE_WIDTH 1
#define CAP_PPA_CSR_STA_PKT_MEM_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PKT_MEM_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PKT_MEM_UNCORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PKT_MEM_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PKT_MEM_UNCORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PKT_MEM_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pkt_mem.correctable                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PKT_MEM_CORRECTABLE_MSB 0
#define CAP_PPA_CSR_STA_PKT_MEM_CORRECTABLE_LSB 0
#define CAP_PPA_CSR_STA_PKT_MEM_CORRECTABLE_WIDTH 1
#define CAP_PPA_CSR_STA_PKT_MEM_CORRECTABLE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PKT_MEM_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PKT_MEM_CORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PKT_MEM_CORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PKT_MEM_CORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PKT_MEM_CORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_bndl0_state_lkp_sram                    */
/* Register template: cap_ppa_csr::cfg_bndl0_state_lkp_sram                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 930 */
/* Field member: cap_ppa_csr::cfg_bndl0_state_lkp_sram.bist_run            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BIST_RUN_MSB 3
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BIST_RUN_LSB 3
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::cfg_bndl0_state_lkp_sram.dhs_ecc_bypass      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_DHS_ECC_BYPASS_MSB 2
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_DHS_ECC_BYPASS_LSB 2
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_DHS_ECC_BYPASS_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_DHS_ECC_BYPASS_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_DHS_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_DHS_ECC_BYPASS_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_DHS_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_DHS_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_DHS_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_DHS_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::cfg_bndl0_state_lkp_sram.ecc_disable_cor     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_COR_MSB 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_COR_LSB 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_COR_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_COR_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_COR_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_bndl0_state_lkp_sram.ecc_disable_det     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_DET_MSB 0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_DET_LSB 0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_DET_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_DET_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_DET_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_DET_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_DET_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_SRAM_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ppa_csr::sta_bndl0_state_lkp_sram               */
/* Wide Register template: cap_ppa_csr::sta_bndl0_state_lkp_sram           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 938 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_SIZE 0x4
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_0_3 */
/* Register template: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_0_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 938 */
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_0_3.syndrome_29_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_SYNDROME_29_0_MSB 31
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_SYNDROME_29_0_LSB 2
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_SYNDROME_29_0_WIDTH 30
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_SYNDROME_29_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_SYNDROME_29_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_SYNDROME_29_0_FIELD_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_SYNDROME_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_SYNDROME_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_SYNDROME_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_0_3.uncorrectable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_UNCORRECTABLE_MSB 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_UNCORRECTABLE_LSB 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_UNCORRECTABLE_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_UNCORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_UNCORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_0_3.correctable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_CORRECTABLE_MSB 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_CORRECTABLE_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_CORRECTABLE_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_CORRECTABLE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_CORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_CORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_CORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_0_3_CORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_1_3 */
/* Register template: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_1_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 938 */
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_1_3.addr_7_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_ADDR_7_0_MSB 31
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_ADDR_7_0_LSB 24
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_ADDR_7_0_WIDTH 8
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_ADDR_7_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_ADDR_7_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_ADDR_7_0_FIELD_MASK 0xff000000
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_ADDR_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_ADDR_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_ADDR_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_1_3.syndrome_53_30 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_SYNDROME_53_30_MSB 23
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_SYNDROME_53_30_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_SYNDROME_53_30_WIDTH 24
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_SYNDROME_53_30_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_SYNDROME_53_30_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_SYNDROME_53_30_FIELD_MASK 0x00ffffff
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_SYNDROME_53_30_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_SYNDROME_53_30_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_1_3_SYNDROME_53_30_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Register type: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_2_3 */
/* Register template: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_2_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 938 */
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_2_3.bist_done_pass */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_MSB 2
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_LSB 2
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_2_3.bist_done_fail */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_MSB 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_LSB 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_sram::sta_bndl0_state_lkp_sram_2_3.addr_8_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_ADDR_8_8_MSB 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_ADDR_8_8_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_ADDR_8_8_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_ADDR_8_8_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_ADDR_8_8_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_ADDR_8_8_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_ADDR_8_8_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_ADDR_8_8_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_SRAM_STA_BNDL0_STATE_LKP_SRAM_2_3_ADDR_8_8_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_bndl1_state_lkp_sram                    */
/* Register template: cap_ppa_csr::cfg_bndl1_state_lkp_sram                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 948 */
/* Field member: cap_ppa_csr::cfg_bndl1_state_lkp_sram.bist_run            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BIST_RUN_MSB 3
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BIST_RUN_LSB 3
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::cfg_bndl1_state_lkp_sram.dhs_ecc_bypass      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_DHS_ECC_BYPASS_MSB 2
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_DHS_ECC_BYPASS_LSB 2
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_DHS_ECC_BYPASS_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_DHS_ECC_BYPASS_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_DHS_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_DHS_ECC_BYPASS_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_DHS_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_DHS_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_DHS_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_DHS_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::cfg_bndl1_state_lkp_sram.ecc_disable_cor     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_COR_MSB 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_COR_LSB 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_COR_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_COR_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_COR_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_bndl1_state_lkp_sram.ecc_disable_det     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_DET_MSB 0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_DET_LSB 0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_DET_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_DET_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_DET_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_DET_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_DET_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_SRAM_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ppa_csr::sta_bndl1_state_lkp_sram               */
/* Wide Register template: cap_ppa_csr::sta_bndl1_state_lkp_sram           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 956 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_SIZE 0x4
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_0_3 */
/* Register template: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_0_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 956 */
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_0_3.syndrome_29_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_SYNDROME_29_0_MSB 31
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_SYNDROME_29_0_LSB 2
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_SYNDROME_29_0_WIDTH 30
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_SYNDROME_29_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_SYNDROME_29_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_SYNDROME_29_0_FIELD_MASK 0xfffffffc
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_SYNDROME_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_SYNDROME_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_SYNDROME_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_0_3.uncorrectable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_UNCORRECTABLE_MSB 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_UNCORRECTABLE_LSB 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_UNCORRECTABLE_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_UNCORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_UNCORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_0_3.correctable */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_CORRECTABLE_MSB 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_CORRECTABLE_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_CORRECTABLE_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_CORRECTABLE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_CORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_CORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_CORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_0_3_CORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_1_3 */
/* Register template: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_1_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 956 */
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_1_3.addr_7_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_ADDR_7_0_MSB 31
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_ADDR_7_0_LSB 24
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_ADDR_7_0_WIDTH 8
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_ADDR_7_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_ADDR_7_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_ADDR_7_0_FIELD_MASK 0xff000000
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_ADDR_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_ADDR_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_ADDR_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_1_3.syndrome_53_30 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_SYNDROME_53_30_MSB 23
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_SYNDROME_53_30_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_SYNDROME_53_30_WIDTH 24
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_SYNDROME_53_30_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_SYNDROME_53_30_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_SYNDROME_53_30_FIELD_MASK 0x00ffffff
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_SYNDROME_53_30_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_SYNDROME_53_30_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_1_3_SYNDROME_53_30_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Register type: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_2_3 */
/* Register template: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_2_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 956 */
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_2_3.bist_done_pass */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_MSB 2
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_LSB 2
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_2_3.bist_done_fail */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_MSB 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_LSB 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_sram::sta_bndl1_state_lkp_sram_2_3.addr_8_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_ADDR_8_8_MSB 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_ADDR_8_8_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_ADDR_8_8_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_ADDR_8_8_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_ADDR_8_8_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_ADDR_8_8_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_ADDR_8_8_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_ADDR_8_8_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_SRAM_STA_BNDL1_STATE_LKP_SRAM_2_3_ADDR_8_8_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_bndl0_inq_mem                           */
/* Register template: cap_ppa_csr::cfg_bndl0_inq_mem                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 966 */
/* Field member: cap_ppa_csr::cfg_bndl0_inq_mem.bist_run                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL0_INQ_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_bndl0_inq_mem                           */
/* Register template: cap_ppa_csr::sta_bndl0_inq_mem                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 971 */
/* Field member: cap_ppa_csr::sta_bndl0_inq_mem.bist_done_pass             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_bndl0_inq_mem.bist_done_fail             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL0_INQ_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_bndl1_inq_mem                           */
/* Register template: cap_ppa_csr::cfg_bndl1_inq_mem                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 977 */
/* Field member: cap_ppa_csr::cfg_bndl1_inq_mem.bist_run                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL1_INQ_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_bndl1_inq_mem                           */
/* Register template: cap_ppa_csr::sta_bndl1_inq_mem                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 982 */
/* Field member: cap_ppa_csr::sta_bndl1_inq_mem.bist_done_pass             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_bndl1_inq_mem.bist_done_fail             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL1_INQ_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_outq_phv_mem                            */
/* Register template: cap_ppa_csr::cfg_outq_phv_mem                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 988 */
/* Field member: cap_ppa_csr::cfg_outq_phv_mem.bist_run                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_OUTQ_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_outq_phv_mem                            */
/* Register template: cap_ppa_csr::sta_outq_phv_mem                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 993 */
/* Field member: cap_ppa_csr::sta_outq_phv_mem.bist_done_pass              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_outq_phv_mem.bist_done_fail              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_OUTQ_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_outq_ohi_mem                            */
/* Register template: cap_ppa_csr::cfg_outq_ohi_mem                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 999 */
/* Field member: cap_ppa_csr::cfg_outq_ohi_mem.bist_run                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_OUTQ_OHI_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_outq_ohi_mem                            */
/* Register template: cap_ppa_csr::sta_outq_ohi_mem                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1004 */
/* Field member: cap_ppa_csr::sta_outq_ohi_mem.bist_done_pass              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_outq_ohi_mem.bist_done_fail              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_OUTQ_OHI_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_bndl0_state_lkp_tcam                    */
/* Register template: cap_ppa_csr::cfg_bndl0_state_lkp_tcam                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1010 */
/* Field member: cap_ppa_csr::cfg_bndl0_state_lkp_tcam.bist_run            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BIST_RUN_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BIST_RUN_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL0_STATE_LKP_TCAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_bndl0_state_lkp_tcam                    */
/* Register template: cap_ppa_csr::sta_bndl0_state_lkp_tcam                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1015 */
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_tcam.bist_done_pass      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp_tcam.bist_done_fail      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_TCAM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_bndl1_state_lkp_tcam                    */
/* Register template: cap_ppa_csr::cfg_bndl1_state_lkp_tcam                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1021 */
/* Field member: cap_ppa_csr::cfg_bndl1_state_lkp_tcam.bist_run            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BIST_RUN_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BIST_RUN_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_BNDL1_STATE_LKP_TCAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_bndl1_state_lkp_tcam                    */
/* Register template: cap_ppa_csr::sta_bndl1_state_lkp_tcam                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1026 */
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_tcam.bist_done_pass      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp_tcam.bist_done_fail      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_TCAM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pe0_phv_mem                             */
/* Register template: cap_ppa_csr::cfg_pe0_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1032 */
/* Field member: cap_ppa_csr::cfg_pe0_phv_mem.bist_run                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE0_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pe0_phv_mem                             */
/* Register template: cap_ppa_csr::sta_pe0_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1037 */
/* Field member: cap_ppa_csr::sta_pe0_phv_mem.bist_done_pass               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pe0_phv_mem.bist_done_fail               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE0_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pe1_phv_mem                             */
/* Register template: cap_ppa_csr::cfg_pe1_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1042 */
/* Field member: cap_ppa_csr::cfg_pe1_phv_mem.bist_run                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE1_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pe1_phv_mem                             */
/* Register template: cap_ppa_csr::sta_pe1_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1047 */
/* Field member: cap_ppa_csr::sta_pe1_phv_mem.bist_done_pass               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pe1_phv_mem.bist_done_fail               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE1_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pe2_phv_mem                             */
/* Register template: cap_ppa_csr::cfg_pe2_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1052 */
/* Field member: cap_ppa_csr::cfg_pe2_phv_mem.bist_run                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE2_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pe2_phv_mem                             */
/* Register template: cap_ppa_csr::sta_pe2_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1057 */
/* Field member: cap_ppa_csr::sta_pe2_phv_mem.bist_done_pass               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pe2_phv_mem.bist_done_fail               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE2_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pe3_phv_mem                             */
/* Register template: cap_ppa_csr::cfg_pe3_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1062 */
/* Field member: cap_ppa_csr::cfg_pe3_phv_mem.bist_run                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE3_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pe3_phv_mem                             */
/* Register template: cap_ppa_csr::sta_pe3_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1067 */
/* Field member: cap_ppa_csr::sta_pe3_phv_mem.bist_done_pass               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pe3_phv_mem.bist_done_fail               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE3_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pe4_phv_mem                             */
/* Register template: cap_ppa_csr::cfg_pe4_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1072 */
/* Field member: cap_ppa_csr::cfg_pe4_phv_mem.bist_run                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE4_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pe4_phv_mem                             */
/* Register template: cap_ppa_csr::sta_pe4_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1077 */
/* Field member: cap_ppa_csr::sta_pe4_phv_mem.bist_done_pass               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pe4_phv_mem.bist_done_fail               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE4_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pe5_phv_mem                             */
/* Register template: cap_ppa_csr::cfg_pe5_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1082 */
/* Field member: cap_ppa_csr::cfg_pe5_phv_mem.bist_run                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE5_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pe5_phv_mem                             */
/* Register template: cap_ppa_csr::sta_pe5_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1087 */
/* Field member: cap_ppa_csr::sta_pe5_phv_mem.bist_done_pass               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pe5_phv_mem.bist_done_fail               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE5_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pe6_phv_mem                             */
/* Register template: cap_ppa_csr::cfg_pe6_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1092 */
/* Field member: cap_ppa_csr::cfg_pe6_phv_mem.bist_run                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE6_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pe6_phv_mem                             */
/* Register template: cap_ppa_csr::sta_pe6_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1097 */
/* Field member: cap_ppa_csr::sta_pe6_phv_mem.bist_done_pass               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pe6_phv_mem.bist_done_fail               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE6_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pe7_phv_mem                             */
/* Register template: cap_ppa_csr::cfg_pe7_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1102 */
/* Field member: cap_ppa_csr::cfg_pe7_phv_mem.bist_run                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE7_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pe7_phv_mem                             */
/* Register template: cap_ppa_csr::sta_pe7_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1107 */
/* Field member: cap_ppa_csr::sta_pe7_phv_mem.bist_done_pass               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pe7_phv_mem.bist_done_fail               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE7_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pe8_phv_mem                             */
/* Register template: cap_ppa_csr::cfg_pe8_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1112 */
/* Field member: cap_ppa_csr::cfg_pe8_phv_mem.bist_run                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE8_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pe8_phv_mem                             */
/* Register template: cap_ppa_csr::sta_pe8_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1117 */
/* Field member: cap_ppa_csr::sta_pe8_phv_mem.bist_done_pass               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pe8_phv_mem.bist_done_fail               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE8_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_pe9_phv_mem                             */
/* Register template: cap_ppa_csr::cfg_pe9_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1122 */
/* Field member: cap_ppa_csr::cfg_pe9_phv_mem.bist_run                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_PE9_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_pe9_phv_mem                             */
/* Register template: cap_ppa_csr::sta_pe9_phv_mem                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1127 */
/* Field member: cap_ppa_csr::sta_pe9_phv_mem.bist_done_pass               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_pe9_phv_mem.bist_done_fail               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_PE9_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_sw_phv_global                           */
/* Register template: cap_ppa_csr::cfg_sw_phv_global                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1132 */
/* Field member: cap_ppa_csr::cfg_sw_phv_global.err_enable                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_MSB 1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_LSB 1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_sw_phv_global.start_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_MSB 0
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_LSB 0
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_RESET 0x1
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::cfg_sw_phv_control                          */
/* Register template: cap_ppa_csr::cfg_sw_phv_control                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1137 */
/* Field member: cap_ppa_csr::cfg_sw_phv_control.qid_enable                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_MSB 6
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_LSB 6
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::cfg_sw_phv_control.packet_len_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_MSB 5
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_LSB 5
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::cfg_sw_phv_control.frame_size_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_MSB 4
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_LSB 4
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::cfg_sw_phv_control.localtime_enable          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_MSB 3
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_LSB 3
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::cfg_sw_phv_control.qid_repeat_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_MSB 2
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_LSB 2
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::cfg_sw_phv_control.counter_repeat_enable     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_MSB 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_LSB 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_sw_phv_control.start_enable              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_MSB 0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_LSB 0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ppa_csr::cfg_sw_phv_config                      */
/* Wide Register template: cap_ppa_csr::cfg_sw_phv_config                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1147 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_SIZE 0x4
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4    */
/* Register template: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1147 */
/* Field member: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4.insertion_period_clocks_23_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_MSB 31
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_LSB 8
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_WIDTH 24
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_RESET 0x000000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4.num_flits */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_MSB 7
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_LSB 4
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_WIDTH 4
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_FIELD_MASK 0x000000f0
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4.start_addr */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_MSB 3
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_LSB 0
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_WIDTH 4
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_FIELD_MASK 0x0000000f
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4    */
/* Register template: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1147 */
/* Field member: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4.counter_max */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_MSB 31
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_LSB 18
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_WIDTH 14
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_RESET 0x0000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_FIELD_MASK 0xfffc0000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4.insertion_period_clocks_41_24 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_MSB 17
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_LSB 0
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_WIDTH 18
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_RESET 0x00000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_FIELD_MASK 0x0003ffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4    */
/* Register template: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1147 */
/* Field member: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4.qid_max_7_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_MSB 31
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_LSB 24
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_WIDTH 8
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_RESET 0x00
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_FIELD_MASK 0xff000000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4.qid_min */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_MSB 23
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_LSB 0
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_WIDTH 24
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_RESET 0x000000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_FIELD_MASK 0x00ffffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Register type: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_3_4    */
/* Register template: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_3_4 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1147 */
/* Field member: cap_ppa_csr::cfg_sw_phv_config::cfg_sw_phv_config_3_4.qid_max_23_8 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_MSB 15
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_LSB 0
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_WIDTH 16
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_RESET 0x0000
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_FIELD_MASK 0x0000ffff
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_ppa_csr::sta_sw_phv_state                       */
/* Wide Register template: cap_ppa_csr::sta_sw_phv_state                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1156 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_SIZE 0x4
#define CAP_PPA_CSR_STA_SW_PHV_STATE_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_0_3      */
/* Register template: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_0_3  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1156 */
/* Field member: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_0_3.current_insertion_period_30_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_MSB 31
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_LSB 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_WIDTH 31
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_FIELD_MASK 0xfffffffe
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_0_3.done  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_MSB 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_LSB 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_WIDTH 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_1_3      */
/* Register template: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_1_3  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1156 */
/* Field member: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_1_3.current_qid_2_0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_MSB 31
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_LSB 29
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_WIDTH 3
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_FIELD_MASK 0xe0000000
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_1_3.current_flit */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_MSB 28
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_LSB 25
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_WIDTH 4
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_FIELD_MASK 0x1e000000
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_GET(x) \
   (((x) & 0x1e000000) >> 25)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_SET(x) \
   (((x) << 25) & 0x1e000000)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_MODIFY(r, x) \
   ((((x) << 25) & 0x1e000000) | ((r) & 0xe1ffffff))
/* Field member: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_1_3.current_counter */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_MSB 24
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_LSB 11
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_WIDTH 14
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_FIELD_MASK 0x01fff800
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_GET(x) \
   (((x) & 0x01fff800) >> 11)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_SET(x) \
   (((x) << 11) & 0x01fff800)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_MODIFY(r, x) \
   ((((x) << 11) & 0x01fff800) | ((r) & 0xfe0007ff))
/* Field member: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_1_3.current_insertion_period_41_31 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_MSB 10
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_LSB 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_WIDTH 11
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_FIELD_MASK 0x000007ff
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_GET(x) \
   ((x) & 0x000007ff)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_SET(x) \
   ((x) & 0x000007ff)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_2_3      */
/* Register template: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_2_3  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1156 */
/* Field member: cap_ppa_csr::sta_sw_phv_state::sta_sw_phv_state_2_3.current_qid_23_3 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_MSB 20
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_LSB 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_WIDTH 21
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_FIELD_MASK 0x001fffff
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_GET(x) \
   ((x) & 0x001fffff)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_SET(x) \
   ((x) & 0x001fffff)
#define CAP_PPA_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_MODIFY(r, x) \
   (((x) & 0x001fffff) | ((r) & 0xffe00000))

/* Wide Memory type: cap_ppa_csr::dhs_sw_phv_mem                           */
/* Wide Memory template: cap_ppa_csr::dhs_sw_phv_mem                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1164 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_SIZE 0x200
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_BYTE_SIZE 0x800
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRIES 0x10
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_MSB 534
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_WIDTH 535
/* Wide Register member: cap_ppa_csr::dhs_sw_phv_mem.entry                 */
/* Wide Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry       */
/* Wide Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry   */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_OFFSET 0x0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_0_32          */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_0_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_0_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_1_32          */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_1_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_1_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_2_32          */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_2_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_2_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_3_32          */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_3_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_3_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_4_32          */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_4_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_4_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_5_32          */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_5_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_5_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_6_32          */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_6_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_6_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_7_32          */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_7_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_7_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_8_32          */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_8_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_8_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_9_32          */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_9_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_9_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_10_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_10_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_10_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_11_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_11_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_11_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_12_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_12_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_12_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_13_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_13_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_13_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_14_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_14_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_14_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_15_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_15_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_15_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_16_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_16_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_16_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_RESET_MASK 0xff800000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_WRITE_MASK 0x007fffff
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_17_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_17_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_17_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_18_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_18_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_18_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_19_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_19_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_19_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_20_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_20_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_20_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_21_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_21_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_21_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_22_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_22_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_22_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_23_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_23_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_23_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_24_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_24_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_24_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_25_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_25_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_25_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_26_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_26_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_26_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_27_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_27_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_27_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_28_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_28_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_28_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_29_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_29_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_29_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_30_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_30_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_30_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_sw_phv_mem::entry.entry_31_32         */
/* Register type referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_31_32 */
/* Register template referenced: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_31_32 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_ppa_csr::dhs_sw_phv_mem::entry                  */
/* Wide Register template: cap_ppa_csr::dhs_sw_phv_mem::entry              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_SIZE 0x1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_0_32           */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_0_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_0_32.data_31_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_1_32           */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_1_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_1_32.data_63_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_2_32           */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_2_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_2_32.data_95_64 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_3_32           */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_3_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_3_32.data_127_96 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_4_32           */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_4_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_4_32.data_159_128 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_5_32           */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_5_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_5_32.data_191_160 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_6_32           */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_6_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_6_32.data_223_192 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_7_32           */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_7_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_7_32.data_255_224 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_8_32           */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_8_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_8_32.data_287_256 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_9_32           */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_9_32       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_9_32.data_319_288 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_10_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_10_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_10_32.data_351_320 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_11_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_11_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_11_32.data_383_352 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_12_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_12_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_12_32.data_415_384 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_13_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_13_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_13_32.data_447_416 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_14_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_14_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_14_32.data_479_448 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_15_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_15_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_15_32.data_511_480 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_16_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_16_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_16_32.ecc       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_MSB 22
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_LSB 3
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_WIDTH 20
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_FIELD_MASK 0x007ffff8
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_GET(x) \
   (((x) & 0x007ffff8) >> 3)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_SET(x) \
   (((x) << 3) & 0x007ffff8)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_MODIFY(r, x) \
   ((((x) << 3) & 0x007ffff8) | ((r) & 0xff800007))
/* Field member: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_16_32.spare     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_MSB 2
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_LSB 0
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_WIDTH 3
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_FIELD_MASK 0x00000007
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_GET(x) \
   ((x) & 0x00000007)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_SET(x) \
   ((x) & 0x00000007)
#define CAP_PPA_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_17_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_17_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_18_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_18_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_19_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_19_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_20_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_20_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_21_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_21_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_22_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_22_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_23_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_23_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_24_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_24_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_25_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_25_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_26_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_26_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_27_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_27_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_28_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_28_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_29_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_29_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_30_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_30_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_31_32          */
/* Register template: cap_ppa_csr::dhs_sw_phv_mem::entry::entry_31_32      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */

/* Register type: cap_ppa_csr::cfg_sw_phv_mem                              */
/* Register template: cap_ppa_csr::cfg_sw_phv_mem                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1179 */
/* Field member: cap_ppa_csr::cfg_sw_phv_mem.bist_run                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BIST_RUN_MSB 3
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BIST_RUN_LSB 3
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BIST_RUN_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BIST_RUN_SET(x) (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::cfg_sw_phv_mem.ecc_bypass                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_MSB 2
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_LSB 2
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::cfg_sw_phv_mem.ecc_correct                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_MSB 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_LSB 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::cfg_sw_phv_mem.ecc_detect                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_DETECT_MSB 0
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_DETECT_LSB 0
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_DETECT_WIDTH 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_DETECT_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_DETECT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_DETECT_RESET 0x0
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_DETECT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_DETECT_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_DETECT_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_SW_PHV_MEM_ECC_DETECT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_sw_phv_mem                              */
/* Register template: cap_ppa_csr::sta_sw_phv_mem                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1188 */
/* Field member: cap_ppa_csr::sta_sw_phv_mem.bist_done_pass                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_MSB 27
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_LSB 27
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x08000000
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ppa_csr::sta_sw_phv_mem.bist_done_fail                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_MSB 26
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_LSB 26
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x04000000
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ppa_csr::sta_sw_phv_mem.ecc_addr                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_ADDR_MSB 25
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_ADDR_LSB 22
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_ADDR_WIDTH 4
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_ADDR_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_ADDR_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_ADDR_FIELD_MASK 0x03c00000
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_ADDR_GET(x) (((x) & 0x03c00000) >> 22)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_ADDR_SET(x) \
   (((x) << 22) & 0x03c00000)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_ADDR_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: cap_ppa_csr::sta_sw_phv_mem.ecc_syndrome                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_MSB 21
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_LSB 2
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_WIDTH 20
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_FIELD_MASK 0x003ffffc
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_GET(x) \
   (((x) & 0x003ffffc) >> 2)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_SET(x) \
   (((x) << 2) & 0x003ffffc)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x003ffffc) | ((r) & 0xffc00003))
/* Field member: cap_ppa_csr::sta_sw_phv_mem.ecc_uncorrectable             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_MSB 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_LSB 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_WIDTH 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_sw_phv_mem.ecc_correctable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_MSB 0
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_LSB 0
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_WIDTH 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_ppa_csr::int_sw_phv_mem                                 */
/* Group template: cap_ppa_csr::intgrp                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 75 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_SIZE 0x4
#define CAP_PPA_CSR_INT_SW_PHV_MEM_BYTE_SIZE 0x10
/* Register member: cap_ppa_csr::intgrp.intreg                             */
/* Register type referenced: cap_ppa_csr::int_sw_phv_mem::intreg           */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_OFFSET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_WRITE_MASK 0x00000fff
/* Register member: cap_ppa_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_ppa_csr::int_sw_phv_mem::int_test_set     */
/* Register template referenced: cap_ppa_csr::intreg                       */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_OFFSET 0x1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_WRITE_MASK 0x00000fff
/* Register member: cap_ppa_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_ppa_csr::int_sw_phv_mem::int_enable_set   */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_WRITE_MASK 0x00000fff
/* Register member: cap_ppa_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_ppa_csr::int_sw_phv_mem::int_enable_clear */
/* Register template referenced: cap_ppa_csr::intreg_enable                */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_WRITE_MASK 0x00000fff

/* Register type: cap_ppa_csr::int_sw_phv_mem::intreg                      */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_done7_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_MSB 11
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_LSB 11
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg.phv_done6_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_MSB 10
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_LSB 10
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg.phv_done5_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.phv_done4_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.phv_done3_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.phv_done2_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.phv_done1_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.phv_done0_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.phv_invalid_data_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.phv_invalid_sram_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.ecc_correctable_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.ecc_uncorrectable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_sw_phv_mem::int_test_set                */
/* Register template: cap_ppa_csr::intreg                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 11 */
/* Field member: cap_ppa_csr::intreg.phv_done7_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_MSB 11
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_LSB 11
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg.phv_done6_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_MSB 10
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_LSB 10
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg.phv_done5_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_MSB 9
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_LSB 9
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg.phv_done4_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_MSB 8
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_LSB 8
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg.phv_done3_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_MSB 7
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_LSB 7
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg.phv_done2_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_MSB 6
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_LSB 6
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg.phv_done1_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_MSB 5
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_LSB 5
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg.phv_done0_interrupt                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_MSB 4
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_LSB 4
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg.phv_invalid_data_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_MSB 3
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_LSB 3
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg.phv_invalid_sram_interrupt            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_MSB 2
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_LSB 2
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg.ecc_correctable_interrupt             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg.ecc_uncorrectable_interrupt           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_sw_phv_mem::int_enable_set              */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_done7_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_MSB 11
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_LSB 11
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_enable.phv_done6_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_MSB 10
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_LSB 10
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_enable.phv_done5_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.phv_done4_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.phv_done3_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.phv_done2_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.phv_done1_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.phv_done0_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.phv_invalid_data_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.phv_invalid_sram_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.ecc_correctable_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.ecc_uncorrectable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::int_sw_phv_mem::int_enable_clear            */
/* Register template: cap_ppa_csr::intreg_enable                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 34 */
/* Field member: cap_ppa_csr::intreg_enable.phv_done7_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_MSB 11
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_LSB 11
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::intreg_enable.phv_done6_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_MSB 10
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_LSB 10
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::intreg_enable.phv_done5_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_MSB 9
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_LSB 9
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::intreg_enable.phv_done4_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_MSB 8
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_LSB 8
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::intreg_enable.phv_done3_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_MSB 7
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_LSB 7
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::intreg_enable.phv_done2_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_MSB 6
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_LSB 6
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::intreg_enable.phv_done1_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_MSB 5
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_LSB 5
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::intreg_enable.phv_done0_enable               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_MSB 4
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_LSB 4
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::intreg_enable.phv_invalid_data_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_MSB 3
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_LSB 3
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::intreg_enable.phv_invalid_sram_enable        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_MSB 2
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_LSB 2
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::intreg_enable.ecc_correctable_enable         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_MSB 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_LSB 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::intreg_enable.ecc_uncorrectable_enable       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_reorder_phv_not_sop_err                 */
/* Register template: cap_ppa_csr::sta_reorder_phv_not_sop_err             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1213 */
/* Field member: cap_ppa_csr::sta_reorder_phv_not_sop_err.phv_sop_vec      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_PHV_SOP_VEC_MSB 19
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_PHV_SOP_VEC_LSB 10
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_PHV_SOP_VEC_WIDTH 10
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_PHV_SOP_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_PHV_SOP_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_PHV_SOP_VEC_FIELD_MASK 0x000ffc00
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_PHV_SOP_VEC_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_PHV_SOP_VEC_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_PHV_SOP_VEC_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_ppa_csr::sta_reorder_phv_not_sop_err.match_vec        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_MATCH_VEC_MSB 9
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_MATCH_VEC_LSB 0
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_MATCH_VEC_WIDTH 10
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_MATCH_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_MATCH_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_MATCH_VEC_FIELD_MASK 0x000003ff
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_MATCH_VEC_GET(x) \
   ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_MATCH_VEC_SET(x) \
   ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_REORDER_PHV_NOT_SOP_ERR_MATCH_VEC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Wide Register type: cap_ppa_csr::sta_reorder                            */
/* Wide Register template: cap_ppa_csr::sta_reorder                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1219 */
#define CAP_PPA_CSR_STA_REORDER_SIZE 0x2
#define CAP_PPA_CSR_STA_REORDER_BYTE_SIZE 0x8

/* Register type: cap_ppa_csr::sta_reorder::sta_reorder_0_2                */
/* Register template: cap_ppa_csr::sta_reorder::sta_reorder_0_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1219 */
/* Field member: cap_ppa_csr::sta_reorder::sta_reorder_0_2.match_vec_2_0   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_MATCH_VEC_2_0_MSB 31
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_MATCH_VEC_2_0_LSB 29
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_MATCH_VEC_2_0_WIDTH 3
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_MATCH_VEC_2_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_MATCH_VEC_2_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_MATCH_VEC_2_0_FIELD_MASK 0xe0000000
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_MATCH_VEC_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_MATCH_VEC_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_MATCH_VEC_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_ppa_csr::sta_reorder::sta_reorder_0_2.phv_srdy_vec    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_PHV_SRDY_VEC_MSB 28
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_PHV_SRDY_VEC_LSB 19
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_PHV_SRDY_VEC_WIDTH 10
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_PHV_SRDY_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_PHV_SRDY_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_PHV_SRDY_VEC_FIELD_MASK 0x1ff80000
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_PHV_SRDY_VEC_GET(x) \
   (((x) & 0x1ff80000) >> 19)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_PHV_SRDY_VEC_SET(x) \
   (((x) << 19) & 0x1ff80000)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_PHV_SRDY_VEC_MODIFY(r, x) \
   ((((x) << 19) & 0x1ff80000) | ((r) & 0xe007ffff))
/* Field member: cap_ppa_csr::sta_reorder::sta_reorder_0_2.ohi_srdy_vec    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_OHI_SRDY_VEC_MSB 18
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_OHI_SRDY_VEC_LSB 9
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_OHI_SRDY_VEC_WIDTH 10
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_OHI_SRDY_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_OHI_SRDY_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_OHI_SRDY_VEC_FIELD_MASK 0x0007fe00
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_OHI_SRDY_VEC_GET(x) \
   (((x) & 0x0007fe00) >> 9)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_OHI_SRDY_VEC_SET(x) \
   (((x) << 9) & 0x0007fe00)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_OHI_SRDY_VEC_MODIFY(r, x) \
   ((((x) << 9) & 0x0007fe00) | ((r) & 0xfff801ff))
/* Field member: cap_ppa_csr::sta_reorder::sta_reorder_0_2.seq_num         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_NUM_MSB 8
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_NUM_LSB 2
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_NUM_WIDTH 7
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_NUM_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_NUM_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_NUM_FIELD_MASK 0x000001fc
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_NUM_GET(x) \
   (((x) & 0x000001fc) >> 2)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_NUM_SET(x) \
   (((x) << 2) & 0x000001fc)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_NUM_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: cap_ppa_csr::sta_reorder::sta_reorder_0_2.seq_state       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_STATE_MSB 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_STATE_LSB 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_STATE_FIELD_MASK 0x00000003
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_STATE_GET(x) \
   ((x) & 0x00000003)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_STATE_SET(x) \
   ((x) & 0x00000003)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_0_2_SEQ_STATE_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_ppa_csr::sta_reorder::sta_reorder_1_2                */
/* Register template: cap_ppa_csr::sta_reorder::sta_reorder_1_2            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1219 */
/* Field member: cap_ppa_csr::sta_reorder::sta_reorder_1_2.drdy_vec_d      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_DRDY_VEC_D_MSB 26
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_DRDY_VEC_D_LSB 17
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_DRDY_VEC_D_WIDTH 10
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_DRDY_VEC_D_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_DRDY_VEC_D_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_DRDY_VEC_D_FIELD_MASK 0x07fe0000
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_DRDY_VEC_D_GET(x) \
   (((x) & 0x07fe0000) >> 17)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_DRDY_VEC_D_SET(x) \
   (((x) << 17) & 0x07fe0000)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_DRDY_VEC_D_MODIFY(r, x) \
   ((((x) << 17) & 0x07fe0000) | ((r) & 0xf801ffff))
/* Field member: cap_ppa_csr::sta_reorder::sta_reorder_1_2.eop_vec         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_EOP_VEC_MSB 16
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_EOP_VEC_LSB 7
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_EOP_VEC_WIDTH 10
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_EOP_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_EOP_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_EOP_VEC_FIELD_MASK 0x0001ff80
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_EOP_VEC_GET(x) \
   (((x) & 0x0001ff80) >> 7)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_EOP_VEC_SET(x) \
   (((x) << 7) & 0x0001ff80)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_EOP_VEC_MODIFY(r, x) \
   ((((x) << 7) & 0x0001ff80) | ((r) & 0xfffe007f))
/* Field member: cap_ppa_csr::sta_reorder::sta_reorder_1_2.match_vec_9_3   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_MATCH_VEC_9_3_MSB 6
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_MATCH_VEC_9_3_LSB 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_MATCH_VEC_9_3_WIDTH 7
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_MATCH_VEC_9_3_READ_ACCESS 1
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_MATCH_VEC_9_3_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_MATCH_VEC_9_3_FIELD_MASK 0x0000007f
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_MATCH_VEC_9_3_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_MATCH_VEC_9_3_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PPA_CSR_STA_REORDER_STA_REORDER_1_2_MATCH_VEC_9_3_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_ppa_csr::sta_csum0                                   */
/* Register template: cap_ppa_csr::sta_csum0                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1230 */
/* Field member: cap_ppa_csr::sta_csum0.err_vec                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_CSUM0_ERR_VEC_MSB 9
#define CAP_PPA_CSR_STA_CSUM0_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_CSUM0_ERR_VEC_WIDTH 10
#define CAP_PPA_CSR_STA_CSUM0_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CSUM0_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CSUM0_ERR_VEC_FIELD_MASK 0x000003ff
#define CAP_PPA_CSR_STA_CSUM0_ERR_VEC_GET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_CSUM0_ERR_VEC_SET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_CSUM0_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_ppa_csr::sta_csum1                                   */
/* Register template: cap_ppa_csr::sta_csum1                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1234 */
/* Field member: cap_ppa_csr::sta_csum1.err_vec                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_CSUM1_ERR_VEC_MSB 9
#define CAP_PPA_CSR_STA_CSUM1_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_CSUM1_ERR_VEC_WIDTH 10
#define CAP_PPA_CSR_STA_CSUM1_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CSUM1_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CSUM1_ERR_VEC_FIELD_MASK 0x000003ff
#define CAP_PPA_CSR_STA_CSUM1_ERR_VEC_GET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_CSUM1_ERR_VEC_SET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_CSUM1_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_ppa_csr::sta_csum2                                   */
/* Register template: cap_ppa_csr::sta_csum2                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1238 */
/* Field member: cap_ppa_csr::sta_csum2.err_vec                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_CSUM2_ERR_VEC_MSB 9
#define CAP_PPA_CSR_STA_CSUM2_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_CSUM2_ERR_VEC_WIDTH 10
#define CAP_PPA_CSR_STA_CSUM2_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CSUM2_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CSUM2_ERR_VEC_FIELD_MASK 0x000003ff
#define CAP_PPA_CSR_STA_CSUM2_ERR_VEC_GET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_CSUM2_ERR_VEC_SET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_CSUM2_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_ppa_csr::sta_csum3                                   */
/* Register template: cap_ppa_csr::sta_csum3                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1242 */
/* Field member: cap_ppa_csr::sta_csum3.err_vec                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_CSUM3_ERR_VEC_MSB 9
#define CAP_PPA_CSR_STA_CSUM3_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_CSUM3_ERR_VEC_WIDTH 10
#define CAP_PPA_CSR_STA_CSUM3_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CSUM3_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CSUM3_ERR_VEC_FIELD_MASK 0x000003ff
#define CAP_PPA_CSR_STA_CSUM3_ERR_VEC_GET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_CSUM3_ERR_VEC_SET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_CSUM3_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_ppa_csr::sta_csum4                                   */
/* Register template: cap_ppa_csr::sta_csum4                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1246 */
/* Field member: cap_ppa_csr::sta_csum4.err_vec                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_CSUM4_ERR_VEC_MSB 9
#define CAP_PPA_CSR_STA_CSUM4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_CSUM4_ERR_VEC_WIDTH 10
#define CAP_PPA_CSR_STA_CSUM4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CSUM4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CSUM4_ERR_VEC_FIELD_MASK 0x000003ff
#define CAP_PPA_CSR_STA_CSUM4_ERR_VEC_GET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_CSUM4_ERR_VEC_SET(x) ((x) & 0x000003ff)
#define CAP_PPA_CSR_STA_CSUM4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_ppa_csr::sta_chkr_seq_id                             */
/* Register template: cap_ppa_csr::sta_chkr_seq_id                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1250 */
/* Field member: cap_ppa_csr::sta_chkr_seq_id.pkt                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_PKT_MSB 13
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_PKT_LSB 7
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_PKT_WIDTH 7
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_PKT_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_PKT_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_PKT_FIELD_MASK 0x00003f80
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_PKT_GET(x) (((x) & 0x00003f80) >> 7)
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_PKT_SET(x) (((x) << 7) & 0x00003f80)
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_PKT_MODIFY(r, x) \
   ((((x) << 7) & 0x00003f80) | ((r) & 0xffffc07f))
/* Field member: cap_ppa_csr::sta_chkr_seq_id.ohi                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_OHI_MSB 6
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_OHI_LSB 0
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_OHI_WIDTH 7
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_OHI_READ_ACCESS 1
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_OHI_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_OHI_FIELD_MASK 0x0000007f
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_OHI_GET(x) ((x) & 0x0000007f)
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_OHI_SET(x) ((x) & 0x0000007f)
#define CAP_PPA_CSR_STA_CHKR_SEQ_ID_OHI_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Register type: cap_ppa_csr::sta_pe0                                */
/* Wide Register template: cap_ppa_csr::sta_pe0                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1256 */
#define CAP_PPA_CSR_STA_PE0_SIZE 0x4
#define CAP_PPA_CSR_STA_PE0_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_pe0::sta_pe0_0_4                        */
/* Register template: cap_ppa_csr::sta_pe0::sta_pe0_0_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1256 */
/* Field member: cap_ppa_csr::sta_pe0::sta_pe0_0_4.err_log_23_0            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_LOG_23_0_MSB 31
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_LOG_23_0_LSB 8
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_LOG_23_0_WIDTH 24
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_LOG_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_LOG_23_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_LOG_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_LOG_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_LOG_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_LOG_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::sta_pe0::sta_pe0_0_4.err_vec                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_VEC_MSB 7
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_VEC_WIDTH 8
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_VEC_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_VEC_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_VEC_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_0_4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_pe0::sta_pe0_1_4                        */
/* Register template: cap_ppa_csr::sta_pe0::sta_pe0_1_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1256 */
/* Field member: cap_ppa_csr::sta_pe0::sta_pe0_1_4.err_log_55_24           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_ERR_LOG_55_24_MSB 31
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_ERR_LOG_55_24_LSB 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_ERR_LOG_55_24_WIDTH 32
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_ERR_LOG_55_24_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_ERR_LOG_55_24_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_ERR_LOG_55_24_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_ERR_LOG_55_24_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_ERR_LOG_55_24_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_1_4_ERR_LOG_55_24_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe0::sta_pe0_2_4                        */
/* Register template: cap_ppa_csr::sta_pe0::sta_pe0_2_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1256 */
/* Field member: cap_ppa_csr::sta_pe0::sta_pe0_2_4.err_log_87_56           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_ERR_LOG_87_56_MSB 31
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_ERR_LOG_87_56_LSB 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_ERR_LOG_87_56_WIDTH 32
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_ERR_LOG_87_56_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_ERR_LOG_87_56_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_ERR_LOG_87_56_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_ERR_LOG_87_56_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_ERR_LOG_87_56_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_2_4_ERR_LOG_87_56_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe0::sta_pe0_3_4                        */
/* Register template: cap_ppa_csr::sta_pe0::sta_pe0_3_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1256 */
/* Field member: cap_ppa_csr::sta_pe0::sta_pe0_3_4.pkt_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PKT_STATE_MSB 23
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PKT_STATE_LSB 23
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PKT_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PKT_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PKT_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PKT_STATE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PKT_STATE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PKT_STATE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PKT_STATE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_pe0::sta_pe0_3_4.phv_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PHV_STATE_MSB 22
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PHV_STATE_LSB 21
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PHV_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PHV_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PHV_STATE_FIELD_MASK 0x00600000
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PHV_STATE_GET(x) \
   (((x) & 0x00600000) >> 21)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PHV_STATE_SET(x) \
   (((x) << 21) & 0x00600000)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PHV_STATE_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000) | ((r) & 0xff9fffff))
/* Field member: cap_ppa_csr::sta_pe0::sta_pe0_3_4.pe_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PE_STATE_MSB 20
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PE_STATE_LSB 17
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PE_STATE_WIDTH 4
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PE_STATE_FIELD_MASK 0x001e0000
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PE_STATE_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PE_STATE_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_PE_STATE_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_ppa_csr::sta_pe0::sta_pe0_3_4.err_log_104_88          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_ERR_LOG_104_88_MSB 16
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_ERR_LOG_104_88_LSB 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_ERR_LOG_104_88_WIDTH 17
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_ERR_LOG_104_88_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_ERR_LOG_104_88_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_ERR_LOG_104_88_FIELD_MASK 0x0001ffff
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_ERR_LOG_104_88_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_ERR_LOG_104_88_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE0_STA_PE0_3_4_ERR_LOG_104_88_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: cap_ppa_csr::sta_pe1                                */
/* Wide Register template: cap_ppa_csr::sta_pe1                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1264 */
#define CAP_PPA_CSR_STA_PE1_SIZE 0x4
#define CAP_PPA_CSR_STA_PE1_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_pe1::sta_pe1_0_4                        */
/* Register template: cap_ppa_csr::sta_pe1::sta_pe1_0_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1264 */
/* Field member: cap_ppa_csr::sta_pe1::sta_pe1_0_4.err_log_23_0            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_LOG_23_0_MSB 31
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_LOG_23_0_LSB 8
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_LOG_23_0_WIDTH 24
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_LOG_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_LOG_23_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_LOG_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_LOG_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_LOG_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_LOG_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::sta_pe1::sta_pe1_0_4.err_vec                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_VEC_MSB 7
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_VEC_WIDTH 8
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_VEC_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_VEC_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_VEC_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_0_4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_pe1::sta_pe1_1_4                        */
/* Register template: cap_ppa_csr::sta_pe1::sta_pe1_1_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1264 */
/* Field member: cap_ppa_csr::sta_pe1::sta_pe1_1_4.err_log_55_24           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_ERR_LOG_55_24_MSB 31
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_ERR_LOG_55_24_LSB 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_ERR_LOG_55_24_WIDTH 32
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_ERR_LOG_55_24_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_ERR_LOG_55_24_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_ERR_LOG_55_24_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_ERR_LOG_55_24_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_ERR_LOG_55_24_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_1_4_ERR_LOG_55_24_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe1::sta_pe1_2_4                        */
/* Register template: cap_ppa_csr::sta_pe1::sta_pe1_2_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1264 */
/* Field member: cap_ppa_csr::sta_pe1::sta_pe1_2_4.err_log_87_56           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_ERR_LOG_87_56_MSB 31
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_ERR_LOG_87_56_LSB 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_ERR_LOG_87_56_WIDTH 32
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_ERR_LOG_87_56_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_ERR_LOG_87_56_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_ERR_LOG_87_56_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_ERR_LOG_87_56_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_ERR_LOG_87_56_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_2_4_ERR_LOG_87_56_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe1::sta_pe1_3_4                        */
/* Register template: cap_ppa_csr::sta_pe1::sta_pe1_3_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1264 */
/* Field member: cap_ppa_csr::sta_pe1::sta_pe1_3_4.pkt_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PKT_STATE_MSB 23
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PKT_STATE_LSB 23
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PKT_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PKT_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PKT_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PKT_STATE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PKT_STATE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PKT_STATE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PKT_STATE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_pe1::sta_pe1_3_4.phv_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PHV_STATE_MSB 22
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PHV_STATE_LSB 21
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PHV_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PHV_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PHV_STATE_FIELD_MASK 0x00600000
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PHV_STATE_GET(x) \
   (((x) & 0x00600000) >> 21)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PHV_STATE_SET(x) \
   (((x) << 21) & 0x00600000)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PHV_STATE_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000) | ((r) & 0xff9fffff))
/* Field member: cap_ppa_csr::sta_pe1::sta_pe1_3_4.pe_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PE_STATE_MSB 20
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PE_STATE_LSB 17
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PE_STATE_WIDTH 4
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PE_STATE_FIELD_MASK 0x001e0000
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PE_STATE_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PE_STATE_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_PE_STATE_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_ppa_csr::sta_pe1::sta_pe1_3_4.err_log_104_88          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_ERR_LOG_104_88_MSB 16
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_ERR_LOG_104_88_LSB 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_ERR_LOG_104_88_WIDTH 17
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_ERR_LOG_104_88_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_ERR_LOG_104_88_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_ERR_LOG_104_88_FIELD_MASK 0x0001ffff
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_ERR_LOG_104_88_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_ERR_LOG_104_88_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE1_STA_PE1_3_4_ERR_LOG_104_88_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: cap_ppa_csr::sta_pe2                                */
/* Wide Register template: cap_ppa_csr::sta_pe2                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1272 */
#define CAP_PPA_CSR_STA_PE2_SIZE 0x4
#define CAP_PPA_CSR_STA_PE2_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_pe2::sta_pe2_0_4                        */
/* Register template: cap_ppa_csr::sta_pe2::sta_pe2_0_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1272 */
/* Field member: cap_ppa_csr::sta_pe2::sta_pe2_0_4.err_log_23_0            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_LOG_23_0_MSB 31
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_LOG_23_0_LSB 8
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_LOG_23_0_WIDTH 24
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_LOG_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_LOG_23_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_LOG_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_LOG_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_LOG_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_LOG_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::sta_pe2::sta_pe2_0_4.err_vec                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_VEC_MSB 7
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_VEC_WIDTH 8
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_VEC_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_VEC_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_VEC_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_0_4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_pe2::sta_pe2_1_4                        */
/* Register template: cap_ppa_csr::sta_pe2::sta_pe2_1_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1272 */
/* Field member: cap_ppa_csr::sta_pe2::sta_pe2_1_4.err_log_55_24           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_ERR_LOG_55_24_MSB 31
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_ERR_LOG_55_24_LSB 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_ERR_LOG_55_24_WIDTH 32
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_ERR_LOG_55_24_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_ERR_LOG_55_24_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_ERR_LOG_55_24_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_ERR_LOG_55_24_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_ERR_LOG_55_24_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_1_4_ERR_LOG_55_24_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe2::sta_pe2_2_4                        */
/* Register template: cap_ppa_csr::sta_pe2::sta_pe2_2_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1272 */
/* Field member: cap_ppa_csr::sta_pe2::sta_pe2_2_4.err_log_87_56           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_ERR_LOG_87_56_MSB 31
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_ERR_LOG_87_56_LSB 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_ERR_LOG_87_56_WIDTH 32
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_ERR_LOG_87_56_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_ERR_LOG_87_56_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_ERR_LOG_87_56_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_ERR_LOG_87_56_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_ERR_LOG_87_56_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_2_4_ERR_LOG_87_56_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe2::sta_pe2_3_4                        */
/* Register template: cap_ppa_csr::sta_pe2::sta_pe2_3_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1272 */
/* Field member: cap_ppa_csr::sta_pe2::sta_pe2_3_4.pkt_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PKT_STATE_MSB 23
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PKT_STATE_LSB 23
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PKT_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PKT_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PKT_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PKT_STATE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PKT_STATE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PKT_STATE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PKT_STATE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_pe2::sta_pe2_3_4.phv_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PHV_STATE_MSB 22
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PHV_STATE_LSB 21
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PHV_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PHV_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PHV_STATE_FIELD_MASK 0x00600000
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PHV_STATE_GET(x) \
   (((x) & 0x00600000) >> 21)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PHV_STATE_SET(x) \
   (((x) << 21) & 0x00600000)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PHV_STATE_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000) | ((r) & 0xff9fffff))
/* Field member: cap_ppa_csr::sta_pe2::sta_pe2_3_4.pe_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PE_STATE_MSB 20
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PE_STATE_LSB 17
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PE_STATE_WIDTH 4
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PE_STATE_FIELD_MASK 0x001e0000
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PE_STATE_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PE_STATE_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_PE_STATE_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_ppa_csr::sta_pe2::sta_pe2_3_4.err_log_104_88          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_ERR_LOG_104_88_MSB 16
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_ERR_LOG_104_88_LSB 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_ERR_LOG_104_88_WIDTH 17
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_ERR_LOG_104_88_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_ERR_LOG_104_88_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_ERR_LOG_104_88_FIELD_MASK 0x0001ffff
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_ERR_LOG_104_88_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_ERR_LOG_104_88_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE2_STA_PE2_3_4_ERR_LOG_104_88_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: cap_ppa_csr::sta_pe3                                */
/* Wide Register template: cap_ppa_csr::sta_pe3                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1280 */
#define CAP_PPA_CSR_STA_PE3_SIZE 0x4
#define CAP_PPA_CSR_STA_PE3_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_pe3::sta_pe3_0_4                        */
/* Register template: cap_ppa_csr::sta_pe3::sta_pe3_0_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1280 */
/* Field member: cap_ppa_csr::sta_pe3::sta_pe3_0_4.err_log_23_0            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_LOG_23_0_MSB 31
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_LOG_23_0_LSB 8
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_LOG_23_0_WIDTH 24
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_LOG_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_LOG_23_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_LOG_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_LOG_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_LOG_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_LOG_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::sta_pe3::sta_pe3_0_4.err_vec                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_VEC_MSB 7
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_VEC_WIDTH 8
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_VEC_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_VEC_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_VEC_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_0_4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_pe3::sta_pe3_1_4                        */
/* Register template: cap_ppa_csr::sta_pe3::sta_pe3_1_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1280 */
/* Field member: cap_ppa_csr::sta_pe3::sta_pe3_1_4.err_log_55_24           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_ERR_LOG_55_24_MSB 31
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_ERR_LOG_55_24_LSB 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_ERR_LOG_55_24_WIDTH 32
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_ERR_LOG_55_24_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_ERR_LOG_55_24_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_ERR_LOG_55_24_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_ERR_LOG_55_24_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_ERR_LOG_55_24_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_1_4_ERR_LOG_55_24_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe3::sta_pe3_2_4                        */
/* Register template: cap_ppa_csr::sta_pe3::sta_pe3_2_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1280 */
/* Field member: cap_ppa_csr::sta_pe3::sta_pe3_2_4.err_log_87_56           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_ERR_LOG_87_56_MSB 31
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_ERR_LOG_87_56_LSB 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_ERR_LOG_87_56_WIDTH 32
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_ERR_LOG_87_56_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_ERR_LOG_87_56_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_ERR_LOG_87_56_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_ERR_LOG_87_56_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_ERR_LOG_87_56_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_2_4_ERR_LOG_87_56_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe3::sta_pe3_3_4                        */
/* Register template: cap_ppa_csr::sta_pe3::sta_pe3_3_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1280 */
/* Field member: cap_ppa_csr::sta_pe3::sta_pe3_3_4.pkt_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PKT_STATE_MSB 23
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PKT_STATE_LSB 23
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PKT_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PKT_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PKT_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PKT_STATE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PKT_STATE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PKT_STATE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PKT_STATE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_pe3::sta_pe3_3_4.phv_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PHV_STATE_MSB 22
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PHV_STATE_LSB 21
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PHV_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PHV_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PHV_STATE_FIELD_MASK 0x00600000
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PHV_STATE_GET(x) \
   (((x) & 0x00600000) >> 21)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PHV_STATE_SET(x) \
   (((x) << 21) & 0x00600000)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PHV_STATE_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000) | ((r) & 0xff9fffff))
/* Field member: cap_ppa_csr::sta_pe3::sta_pe3_3_4.pe_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PE_STATE_MSB 20
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PE_STATE_LSB 17
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PE_STATE_WIDTH 4
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PE_STATE_FIELD_MASK 0x001e0000
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PE_STATE_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PE_STATE_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_PE_STATE_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_ppa_csr::sta_pe3::sta_pe3_3_4.err_log_104_88          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_ERR_LOG_104_88_MSB 16
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_ERR_LOG_104_88_LSB 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_ERR_LOG_104_88_WIDTH 17
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_ERR_LOG_104_88_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_ERR_LOG_104_88_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_ERR_LOG_104_88_FIELD_MASK 0x0001ffff
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_ERR_LOG_104_88_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_ERR_LOG_104_88_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE3_STA_PE3_3_4_ERR_LOG_104_88_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: cap_ppa_csr::sta_pe4                                */
/* Wide Register template: cap_ppa_csr::sta_pe4                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1288 */
#define CAP_PPA_CSR_STA_PE4_SIZE 0x4
#define CAP_PPA_CSR_STA_PE4_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_pe4::sta_pe4_0_4                        */
/* Register template: cap_ppa_csr::sta_pe4::sta_pe4_0_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1288 */
/* Field member: cap_ppa_csr::sta_pe4::sta_pe4_0_4.err_log_23_0            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_LOG_23_0_MSB 31
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_LOG_23_0_LSB 8
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_LOG_23_0_WIDTH 24
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_LOG_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_LOG_23_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_LOG_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_LOG_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_LOG_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_LOG_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::sta_pe4::sta_pe4_0_4.err_vec                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_VEC_MSB 7
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_VEC_WIDTH 8
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_VEC_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_VEC_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_VEC_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_0_4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_pe4::sta_pe4_1_4                        */
/* Register template: cap_ppa_csr::sta_pe4::sta_pe4_1_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1288 */
/* Field member: cap_ppa_csr::sta_pe4::sta_pe4_1_4.err_log_55_24           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_ERR_LOG_55_24_MSB 31
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_ERR_LOG_55_24_LSB 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_ERR_LOG_55_24_WIDTH 32
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_ERR_LOG_55_24_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_ERR_LOG_55_24_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_ERR_LOG_55_24_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_ERR_LOG_55_24_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_ERR_LOG_55_24_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_1_4_ERR_LOG_55_24_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe4::sta_pe4_2_4                        */
/* Register template: cap_ppa_csr::sta_pe4::sta_pe4_2_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1288 */
/* Field member: cap_ppa_csr::sta_pe4::sta_pe4_2_4.err_log_87_56           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_ERR_LOG_87_56_MSB 31
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_ERR_LOG_87_56_LSB 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_ERR_LOG_87_56_WIDTH 32
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_ERR_LOG_87_56_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_ERR_LOG_87_56_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_ERR_LOG_87_56_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_ERR_LOG_87_56_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_ERR_LOG_87_56_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_2_4_ERR_LOG_87_56_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe4::sta_pe4_3_4                        */
/* Register template: cap_ppa_csr::sta_pe4::sta_pe4_3_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1288 */
/* Field member: cap_ppa_csr::sta_pe4::sta_pe4_3_4.pkt_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PKT_STATE_MSB 23
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PKT_STATE_LSB 23
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PKT_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PKT_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PKT_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PKT_STATE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PKT_STATE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PKT_STATE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PKT_STATE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_pe4::sta_pe4_3_4.phv_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PHV_STATE_MSB 22
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PHV_STATE_LSB 21
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PHV_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PHV_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PHV_STATE_FIELD_MASK 0x00600000
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PHV_STATE_GET(x) \
   (((x) & 0x00600000) >> 21)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PHV_STATE_SET(x) \
   (((x) << 21) & 0x00600000)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PHV_STATE_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000) | ((r) & 0xff9fffff))
/* Field member: cap_ppa_csr::sta_pe4::sta_pe4_3_4.pe_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PE_STATE_MSB 20
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PE_STATE_LSB 17
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PE_STATE_WIDTH 4
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PE_STATE_FIELD_MASK 0x001e0000
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PE_STATE_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PE_STATE_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_PE_STATE_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_ppa_csr::sta_pe4::sta_pe4_3_4.err_log_104_88          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_ERR_LOG_104_88_MSB 16
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_ERR_LOG_104_88_LSB 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_ERR_LOG_104_88_WIDTH 17
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_ERR_LOG_104_88_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_ERR_LOG_104_88_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_ERR_LOG_104_88_FIELD_MASK 0x0001ffff
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_ERR_LOG_104_88_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_ERR_LOG_104_88_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE4_STA_PE4_3_4_ERR_LOG_104_88_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: cap_ppa_csr::sta_pe5                                */
/* Wide Register template: cap_ppa_csr::sta_pe5                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1296 */
#define CAP_PPA_CSR_STA_PE5_SIZE 0x4
#define CAP_PPA_CSR_STA_PE5_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_pe5::sta_pe5_0_4                        */
/* Register template: cap_ppa_csr::sta_pe5::sta_pe5_0_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1296 */
/* Field member: cap_ppa_csr::sta_pe5::sta_pe5_0_4.err_log_23_0            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_LOG_23_0_MSB 31
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_LOG_23_0_LSB 8
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_LOG_23_0_WIDTH 24
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_LOG_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_LOG_23_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_LOG_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_LOG_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_LOG_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_LOG_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::sta_pe5::sta_pe5_0_4.err_vec                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_VEC_MSB 7
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_VEC_WIDTH 8
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_VEC_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_VEC_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_VEC_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_0_4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_pe5::sta_pe5_1_4                        */
/* Register template: cap_ppa_csr::sta_pe5::sta_pe5_1_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1296 */
/* Field member: cap_ppa_csr::sta_pe5::sta_pe5_1_4.err_log_55_24           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_ERR_LOG_55_24_MSB 31
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_ERR_LOG_55_24_LSB 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_ERR_LOG_55_24_WIDTH 32
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_ERR_LOG_55_24_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_ERR_LOG_55_24_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_ERR_LOG_55_24_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_ERR_LOG_55_24_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_ERR_LOG_55_24_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_1_4_ERR_LOG_55_24_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe5::sta_pe5_2_4                        */
/* Register template: cap_ppa_csr::sta_pe5::sta_pe5_2_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1296 */
/* Field member: cap_ppa_csr::sta_pe5::sta_pe5_2_4.err_log_87_56           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_ERR_LOG_87_56_MSB 31
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_ERR_LOG_87_56_LSB 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_ERR_LOG_87_56_WIDTH 32
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_ERR_LOG_87_56_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_ERR_LOG_87_56_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_ERR_LOG_87_56_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_ERR_LOG_87_56_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_ERR_LOG_87_56_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_2_4_ERR_LOG_87_56_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe5::sta_pe5_3_4                        */
/* Register template: cap_ppa_csr::sta_pe5::sta_pe5_3_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1296 */
/* Field member: cap_ppa_csr::sta_pe5::sta_pe5_3_4.pkt_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PKT_STATE_MSB 23
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PKT_STATE_LSB 23
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PKT_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PKT_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PKT_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PKT_STATE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PKT_STATE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PKT_STATE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PKT_STATE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_pe5::sta_pe5_3_4.phv_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PHV_STATE_MSB 22
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PHV_STATE_LSB 21
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PHV_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PHV_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PHV_STATE_FIELD_MASK 0x00600000
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PHV_STATE_GET(x) \
   (((x) & 0x00600000) >> 21)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PHV_STATE_SET(x) \
   (((x) << 21) & 0x00600000)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PHV_STATE_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000) | ((r) & 0xff9fffff))
/* Field member: cap_ppa_csr::sta_pe5::sta_pe5_3_4.pe_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PE_STATE_MSB 20
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PE_STATE_LSB 17
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PE_STATE_WIDTH 4
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PE_STATE_FIELD_MASK 0x001e0000
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PE_STATE_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PE_STATE_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_PE_STATE_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_ppa_csr::sta_pe5::sta_pe5_3_4.err_log_104_88          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_ERR_LOG_104_88_MSB 16
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_ERR_LOG_104_88_LSB 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_ERR_LOG_104_88_WIDTH 17
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_ERR_LOG_104_88_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_ERR_LOG_104_88_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_ERR_LOG_104_88_FIELD_MASK 0x0001ffff
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_ERR_LOG_104_88_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_ERR_LOG_104_88_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE5_STA_PE5_3_4_ERR_LOG_104_88_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: cap_ppa_csr::sta_pe6                                */
/* Wide Register template: cap_ppa_csr::sta_pe6                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1304 */
#define CAP_PPA_CSR_STA_PE6_SIZE 0x4
#define CAP_PPA_CSR_STA_PE6_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_pe6::sta_pe6_0_4                        */
/* Register template: cap_ppa_csr::sta_pe6::sta_pe6_0_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1304 */
/* Field member: cap_ppa_csr::sta_pe6::sta_pe6_0_4.err_log_23_0            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_LOG_23_0_MSB 31
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_LOG_23_0_LSB 8
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_LOG_23_0_WIDTH 24
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_LOG_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_LOG_23_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_LOG_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_LOG_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_LOG_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_LOG_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::sta_pe6::sta_pe6_0_4.err_vec                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_VEC_MSB 7
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_VEC_WIDTH 8
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_VEC_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_VEC_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_VEC_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_0_4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_pe6::sta_pe6_1_4                        */
/* Register template: cap_ppa_csr::sta_pe6::sta_pe6_1_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1304 */
/* Field member: cap_ppa_csr::sta_pe6::sta_pe6_1_4.err_log_55_24           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_ERR_LOG_55_24_MSB 31
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_ERR_LOG_55_24_LSB 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_ERR_LOG_55_24_WIDTH 32
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_ERR_LOG_55_24_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_ERR_LOG_55_24_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_ERR_LOG_55_24_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_ERR_LOG_55_24_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_ERR_LOG_55_24_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_1_4_ERR_LOG_55_24_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe6::sta_pe6_2_4                        */
/* Register template: cap_ppa_csr::sta_pe6::sta_pe6_2_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1304 */
/* Field member: cap_ppa_csr::sta_pe6::sta_pe6_2_4.err_log_87_56           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_ERR_LOG_87_56_MSB 31
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_ERR_LOG_87_56_LSB 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_ERR_LOG_87_56_WIDTH 32
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_ERR_LOG_87_56_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_ERR_LOG_87_56_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_ERR_LOG_87_56_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_ERR_LOG_87_56_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_ERR_LOG_87_56_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_2_4_ERR_LOG_87_56_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe6::sta_pe6_3_4                        */
/* Register template: cap_ppa_csr::sta_pe6::sta_pe6_3_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1304 */
/* Field member: cap_ppa_csr::sta_pe6::sta_pe6_3_4.pkt_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PKT_STATE_MSB 23
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PKT_STATE_LSB 23
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PKT_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PKT_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PKT_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PKT_STATE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PKT_STATE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PKT_STATE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PKT_STATE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_pe6::sta_pe6_3_4.phv_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PHV_STATE_MSB 22
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PHV_STATE_LSB 21
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PHV_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PHV_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PHV_STATE_FIELD_MASK 0x00600000
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PHV_STATE_GET(x) \
   (((x) & 0x00600000) >> 21)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PHV_STATE_SET(x) \
   (((x) << 21) & 0x00600000)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PHV_STATE_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000) | ((r) & 0xff9fffff))
/* Field member: cap_ppa_csr::sta_pe6::sta_pe6_3_4.pe_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PE_STATE_MSB 20
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PE_STATE_LSB 17
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PE_STATE_WIDTH 4
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PE_STATE_FIELD_MASK 0x001e0000
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PE_STATE_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PE_STATE_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_PE_STATE_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_ppa_csr::sta_pe6::sta_pe6_3_4.err_log_104_88          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_ERR_LOG_104_88_MSB 16
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_ERR_LOG_104_88_LSB 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_ERR_LOG_104_88_WIDTH 17
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_ERR_LOG_104_88_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_ERR_LOG_104_88_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_ERR_LOG_104_88_FIELD_MASK 0x0001ffff
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_ERR_LOG_104_88_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_ERR_LOG_104_88_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE6_STA_PE6_3_4_ERR_LOG_104_88_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: cap_ppa_csr::sta_pe7                                */
/* Wide Register template: cap_ppa_csr::sta_pe7                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1312 */
#define CAP_PPA_CSR_STA_PE7_SIZE 0x4
#define CAP_PPA_CSR_STA_PE7_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_pe7::sta_pe7_0_4                        */
/* Register template: cap_ppa_csr::sta_pe7::sta_pe7_0_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1312 */
/* Field member: cap_ppa_csr::sta_pe7::sta_pe7_0_4.err_log_23_0            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_LOG_23_0_MSB 31
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_LOG_23_0_LSB 8
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_LOG_23_0_WIDTH 24
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_LOG_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_LOG_23_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_LOG_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_LOG_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_LOG_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_LOG_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::sta_pe7::sta_pe7_0_4.err_vec                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_VEC_MSB 7
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_VEC_WIDTH 8
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_VEC_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_VEC_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_VEC_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_0_4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_pe7::sta_pe7_1_4                        */
/* Register template: cap_ppa_csr::sta_pe7::sta_pe7_1_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1312 */
/* Field member: cap_ppa_csr::sta_pe7::sta_pe7_1_4.err_log_55_24           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_ERR_LOG_55_24_MSB 31
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_ERR_LOG_55_24_LSB 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_ERR_LOG_55_24_WIDTH 32
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_ERR_LOG_55_24_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_ERR_LOG_55_24_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_ERR_LOG_55_24_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_ERR_LOG_55_24_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_ERR_LOG_55_24_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_1_4_ERR_LOG_55_24_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe7::sta_pe7_2_4                        */
/* Register template: cap_ppa_csr::sta_pe7::sta_pe7_2_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1312 */
/* Field member: cap_ppa_csr::sta_pe7::sta_pe7_2_4.err_log_87_56           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_ERR_LOG_87_56_MSB 31
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_ERR_LOG_87_56_LSB 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_ERR_LOG_87_56_WIDTH 32
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_ERR_LOG_87_56_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_ERR_LOG_87_56_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_ERR_LOG_87_56_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_ERR_LOG_87_56_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_ERR_LOG_87_56_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_2_4_ERR_LOG_87_56_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe7::sta_pe7_3_4                        */
/* Register template: cap_ppa_csr::sta_pe7::sta_pe7_3_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1312 */
/* Field member: cap_ppa_csr::sta_pe7::sta_pe7_3_4.pkt_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PKT_STATE_MSB 23
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PKT_STATE_LSB 23
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PKT_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PKT_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PKT_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PKT_STATE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PKT_STATE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PKT_STATE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PKT_STATE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_pe7::sta_pe7_3_4.phv_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PHV_STATE_MSB 22
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PHV_STATE_LSB 21
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PHV_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PHV_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PHV_STATE_FIELD_MASK 0x00600000
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PHV_STATE_GET(x) \
   (((x) & 0x00600000) >> 21)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PHV_STATE_SET(x) \
   (((x) << 21) & 0x00600000)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PHV_STATE_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000) | ((r) & 0xff9fffff))
/* Field member: cap_ppa_csr::sta_pe7::sta_pe7_3_4.pe_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PE_STATE_MSB 20
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PE_STATE_LSB 17
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PE_STATE_WIDTH 4
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PE_STATE_FIELD_MASK 0x001e0000
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PE_STATE_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PE_STATE_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_PE_STATE_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_ppa_csr::sta_pe7::sta_pe7_3_4.err_log_104_88          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_ERR_LOG_104_88_MSB 16
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_ERR_LOG_104_88_LSB 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_ERR_LOG_104_88_WIDTH 17
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_ERR_LOG_104_88_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_ERR_LOG_104_88_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_ERR_LOG_104_88_FIELD_MASK 0x0001ffff
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_ERR_LOG_104_88_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_ERR_LOG_104_88_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE7_STA_PE7_3_4_ERR_LOG_104_88_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: cap_ppa_csr::sta_pe8                                */
/* Wide Register template: cap_ppa_csr::sta_pe8                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1320 */
#define CAP_PPA_CSR_STA_PE8_SIZE 0x4
#define CAP_PPA_CSR_STA_PE8_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_pe8::sta_pe8_0_4                        */
/* Register template: cap_ppa_csr::sta_pe8::sta_pe8_0_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1320 */
/* Field member: cap_ppa_csr::sta_pe8::sta_pe8_0_4.err_log_23_0            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_LOG_23_0_MSB 31
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_LOG_23_0_LSB 8
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_LOG_23_0_WIDTH 24
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_LOG_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_LOG_23_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_LOG_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_LOG_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_LOG_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_LOG_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::sta_pe8::sta_pe8_0_4.err_vec                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_VEC_MSB 7
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_VEC_WIDTH 8
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_VEC_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_VEC_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_VEC_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_0_4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_pe8::sta_pe8_1_4                        */
/* Register template: cap_ppa_csr::sta_pe8::sta_pe8_1_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1320 */
/* Field member: cap_ppa_csr::sta_pe8::sta_pe8_1_4.err_log_55_24           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_ERR_LOG_55_24_MSB 31
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_ERR_LOG_55_24_LSB 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_ERR_LOG_55_24_WIDTH 32
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_ERR_LOG_55_24_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_ERR_LOG_55_24_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_ERR_LOG_55_24_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_ERR_LOG_55_24_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_ERR_LOG_55_24_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_1_4_ERR_LOG_55_24_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe8::sta_pe8_2_4                        */
/* Register template: cap_ppa_csr::sta_pe8::sta_pe8_2_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1320 */
/* Field member: cap_ppa_csr::sta_pe8::sta_pe8_2_4.err_log_87_56           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_ERR_LOG_87_56_MSB 31
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_ERR_LOG_87_56_LSB 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_ERR_LOG_87_56_WIDTH 32
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_ERR_LOG_87_56_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_ERR_LOG_87_56_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_ERR_LOG_87_56_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_ERR_LOG_87_56_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_ERR_LOG_87_56_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_2_4_ERR_LOG_87_56_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe8::sta_pe8_3_4                        */
/* Register template: cap_ppa_csr::sta_pe8::sta_pe8_3_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1320 */
/* Field member: cap_ppa_csr::sta_pe8::sta_pe8_3_4.pkt_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PKT_STATE_MSB 23
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PKT_STATE_LSB 23
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PKT_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PKT_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PKT_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PKT_STATE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PKT_STATE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PKT_STATE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PKT_STATE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_pe8::sta_pe8_3_4.phv_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PHV_STATE_MSB 22
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PHV_STATE_LSB 21
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PHV_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PHV_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PHV_STATE_FIELD_MASK 0x00600000
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PHV_STATE_GET(x) \
   (((x) & 0x00600000) >> 21)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PHV_STATE_SET(x) \
   (((x) << 21) & 0x00600000)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PHV_STATE_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000) | ((r) & 0xff9fffff))
/* Field member: cap_ppa_csr::sta_pe8::sta_pe8_3_4.pe_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PE_STATE_MSB 20
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PE_STATE_LSB 17
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PE_STATE_WIDTH 4
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PE_STATE_FIELD_MASK 0x001e0000
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PE_STATE_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PE_STATE_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_PE_STATE_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_ppa_csr::sta_pe8::sta_pe8_3_4.err_log_104_88          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_ERR_LOG_104_88_MSB 16
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_ERR_LOG_104_88_LSB 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_ERR_LOG_104_88_WIDTH 17
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_ERR_LOG_104_88_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_ERR_LOG_104_88_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_ERR_LOG_104_88_FIELD_MASK 0x0001ffff
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_ERR_LOG_104_88_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_ERR_LOG_104_88_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE8_STA_PE8_3_4_ERR_LOG_104_88_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Wide Register type: cap_ppa_csr::sta_pe9                                */
/* Wide Register template: cap_ppa_csr::sta_pe9                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1328 */
#define CAP_PPA_CSR_STA_PE9_SIZE 0x4
#define CAP_PPA_CSR_STA_PE9_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_pe9::sta_pe9_0_4                        */
/* Register template: cap_ppa_csr::sta_pe9::sta_pe9_0_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1328 */
/* Field member: cap_ppa_csr::sta_pe9::sta_pe9_0_4.err_log_23_0            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_LOG_23_0_MSB 31
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_LOG_23_0_LSB 8
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_LOG_23_0_WIDTH 24
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_LOG_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_LOG_23_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_LOG_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_LOG_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_LOG_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_LOG_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::sta_pe9::sta_pe9_0_4.err_vec                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_VEC_MSB 7
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_VEC_WIDTH 8
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_VEC_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_VEC_GET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_VEC_SET(x) ((x) & 0x000000ff)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_0_4_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_pe9::sta_pe9_1_4                        */
/* Register template: cap_ppa_csr::sta_pe9::sta_pe9_1_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1328 */
/* Field member: cap_ppa_csr::sta_pe9::sta_pe9_1_4.err_log_55_24           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_ERR_LOG_55_24_MSB 31
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_ERR_LOG_55_24_LSB 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_ERR_LOG_55_24_WIDTH 32
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_ERR_LOG_55_24_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_ERR_LOG_55_24_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_ERR_LOG_55_24_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_ERR_LOG_55_24_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_ERR_LOG_55_24_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_1_4_ERR_LOG_55_24_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe9::sta_pe9_2_4                        */
/* Register template: cap_ppa_csr::sta_pe9::sta_pe9_2_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1328 */
/* Field member: cap_ppa_csr::sta_pe9::sta_pe9_2_4.err_log_87_56           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_ERR_LOG_87_56_MSB 31
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_ERR_LOG_87_56_LSB 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_ERR_LOG_87_56_WIDTH 32
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_ERR_LOG_87_56_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_ERR_LOG_87_56_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_ERR_LOG_87_56_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_ERR_LOG_87_56_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_ERR_LOG_87_56_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_2_4_ERR_LOG_87_56_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_pe9::sta_pe9_3_4                        */
/* Register template: cap_ppa_csr::sta_pe9::sta_pe9_3_4                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1328 */
/* Field member: cap_ppa_csr::sta_pe9::sta_pe9_3_4.pkt_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PKT_STATE_MSB 23
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PKT_STATE_LSB 23
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PKT_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PKT_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PKT_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PKT_STATE_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PKT_STATE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PKT_STATE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PKT_STATE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_pe9::sta_pe9_3_4.phv_state               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PHV_STATE_MSB 22
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PHV_STATE_LSB 21
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PHV_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PHV_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PHV_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PHV_STATE_FIELD_MASK 0x00600000
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PHV_STATE_GET(x) \
   (((x) & 0x00600000) >> 21)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PHV_STATE_SET(x) \
   (((x) << 21) & 0x00600000)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PHV_STATE_MODIFY(r, x) \
   ((((x) << 21) & 0x00600000) | ((r) & 0xff9fffff))
/* Field member: cap_ppa_csr::sta_pe9::sta_pe9_3_4.pe_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PE_STATE_MSB 20
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PE_STATE_LSB 17
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PE_STATE_WIDTH 4
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PE_STATE_FIELD_MASK 0x001e0000
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PE_STATE_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PE_STATE_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_PE_STATE_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_ppa_csr::sta_pe9::sta_pe9_3_4.err_log_104_88          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_ERR_LOG_104_88_MSB 16
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_ERR_LOG_104_88_LSB 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_ERR_LOG_104_88_WIDTH 17
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_ERR_LOG_104_88_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_ERR_LOG_104_88_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_ERR_LOG_104_88_FIELD_MASK 0x0001ffff
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_ERR_LOG_104_88_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_ERR_LOG_104_88_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_PPA_CSR_STA_PE9_STA_PE9_3_4_ERR_LOG_104_88_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Register type: cap_ppa_csr::sta_bndl0_state_lkp                         */
/* Register template: cap_ppa_csr::sta_bndl0_state_lkp                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1336 */
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp.err_log                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_LOG_MSB 15
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_LOG_LSB 3
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_LOG_WIDTH 13
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_LOG_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_LOG_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_LOG_FIELD_MASK 0x0000fff8
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_LOG_GET(x) \
   (((x) & 0x0000fff8) >> 3)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_LOG_SET(x) \
   (((x) << 3) & 0x0000fff8)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_LOG_MODIFY(r, x) \
   ((((x) << 3) & 0x0000fff8) | ((r) & 0xffff0007))
/* Field member: cap_ppa_csr::sta_bndl0_state_lkp.err_vec                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_VEC_MSB 2
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_VEC_WIDTH 3
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_VEC_FIELD_MASK 0x00000007
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_VEC_GET(x) ((x) & 0x00000007)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_VEC_SET(x) ((x) & 0x00000007)
#define CAP_PPA_CSR_STA_BNDL0_STATE_LKP_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_ppa_csr::sta_bndl1_state_lkp                         */
/* Register template: cap_ppa_csr::sta_bndl1_state_lkp                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1341 */
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp.err_log                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_LOG_MSB 15
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_LOG_LSB 3
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_LOG_WIDTH 13
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_LOG_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_LOG_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_LOG_FIELD_MASK 0x0000fff8
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_LOG_GET(x) \
   (((x) & 0x0000fff8) >> 3)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_LOG_SET(x) \
   (((x) << 3) & 0x0000fff8)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_LOG_MODIFY(r, x) \
   ((((x) << 3) & 0x0000fff8) | ((r) & 0xffff0007))
/* Field member: cap_ppa_csr::sta_bndl1_state_lkp.err_vec                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_VEC_MSB 2
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_VEC_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_VEC_WIDTH 3
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_VEC_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_VEC_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_VEC_FIELD_MASK 0x00000007
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_VEC_GET(x) ((x) & 0x00000007)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_VEC_SET(x) ((x) & 0x00000007)
#define CAP_PPA_CSR_STA_BNDL1_STATE_LKP_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: cap_ppa_csr::sta_fifo                               */
/* Wide Register template: cap_ppa_csr::sta_fifo                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1346 */
#define CAP_PPA_CSR_STA_FIFO_SIZE 0x4
#define CAP_PPA_CSR_STA_FIFO_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_fifo::sta_fifo_0_3                      */
/* Register template: cap_ppa_csr::sta_fifo::sta_fifo_0_3                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1346 */
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe2_phv_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_EMPTY_MSB 31
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_EMPTY_LSB 31
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_EMPTY_FIELD_MASK 0x80000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_EMPTY_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe2_phv_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_FULL_MSB 30
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_FULL_LSB 30
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_FULL_FIELD_MASK 0x40000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_FULL_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_FULL_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_PHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe2_qctl_ff_empty     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_EMPTY_MSB 29
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_EMPTY_LSB 29
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_EMPTY_FIELD_MASK 0x20000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_EMPTY_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_EMPTY_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe2_qctl_ff_full      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_FULL_MSB 28
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_FULL_LSB 28
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_FULL_FIELD_MASK 0x10000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_FULL_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_FULL_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE2_QCTL_FF_FULL_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe1_ohi_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_EMPTY_MSB 27
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_EMPTY_LSB 27
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_EMPTY_FIELD_MASK 0x08000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_EMPTY_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_EMPTY_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe1_ohi_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_FULL_MSB 26
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_FULL_LSB 26
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_FULL_FIELD_MASK 0x04000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_FULL_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_FULL_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_OHI_FF_FULL_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe1_phv_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_EMPTY_MSB 25
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_EMPTY_LSB 25
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_EMPTY_FIELD_MASK 0x02000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_EMPTY_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe1_phv_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_FULL_MSB 24
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_FULL_LSB 24
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_FULL_FIELD_MASK 0x01000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_FULL_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_FULL_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_PHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe1_qctl_ff_empty     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_EMPTY_MSB 23
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_EMPTY_LSB 23
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_EMPTY_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_EMPTY_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_EMPTY_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe1_qctl_ff_full      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_FULL_MSB 22
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_FULL_LSB 22
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_FULL_FIELD_MASK 0x00400000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_FULL_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_FULL_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE1_QCTL_FF_FULL_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe0_ohi_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_EMPTY_MSB 21
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_EMPTY_LSB 21
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_EMPTY_FIELD_MASK 0x00200000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_EMPTY_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_EMPTY_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe0_ohi_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_FULL_MSB 20
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_FULL_LSB 20
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_FULL_FIELD_MASK 0x00100000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_FULL_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_FULL_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_OHI_FF_FULL_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe0_phv_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_EMPTY_MSB 19
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_EMPTY_LSB 19
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_EMPTY_FIELD_MASK 0x00080000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_EMPTY_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe0_phv_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_FULL_MSB 18
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_FULL_LSB 18
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_FULL_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_FULL_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_FULL_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_PHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe0_qctl_ff_empty     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_EMPTY_MSB 17
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_EMPTY_LSB 17
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_EMPTY_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_EMPTY_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_EMPTY_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pe0_qctl_ff_full      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_FULL_MSB 16
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_FULL_LSB 16
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_FULL_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_FULL_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_FULL_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PE0_QCTL_FF_FULL_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.chk_ff_empty          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_EMPTY_MSB 15
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_EMPTY_LSB 15
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_EMPTY_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_EMPTY_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_EMPTY_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.chk_ff_full           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_FULL_MSB 14
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_FULL_LSB 14
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_FULL_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_FULL_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_FULL_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_CHK_FF_FULL_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.outohi_ff_empty       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_EMPTY_MSB 13
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_EMPTY_LSB 13
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_EMPTY_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_EMPTY_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_EMPTY_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.outohi_ff_full        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_FULL_MSB 12
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_FULL_LSB 12
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_FULL_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_FULL_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_FULL_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTOHI_FF_FULL_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.outphv_ff_empty       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_EMPTY_MSB 11
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_EMPTY_LSB 11
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_EMPTY_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_EMPTY_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_EMPTY_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.outphv_ff_full        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_FULL_MSB 10
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_FULL_LSB 10
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_FULL_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_FULL_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_FULL_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OUTPHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pkt_mtu_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_EMPTY_MSB 9
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_EMPTY_LSB 9
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_EMPTY_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_EMPTY_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_EMPTY_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pkt_mtu_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_FULL_MSB 8
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_FULL_LSB 8
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_FULL_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_FULL_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_FULL_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PKT_MTU_FF_FULL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pb_if_ff_empty        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_EMPTY_MSB 7
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_EMPTY_LSB 7
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_EMPTY_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_EMPTY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_EMPTY_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.pb_if_ff_full         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_FULL_MSB 6
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_FULL_LSB 6
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_FULL_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_FULL_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_FULL_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_PB_IF_FF_FULL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.ma_if_ff_empty        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_EMPTY_MSB 5
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_EMPTY_LSB 5
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_EMPTY_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_EMPTY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_EMPTY_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.ma_if_ff_full         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_FULL_MSB 4
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_FULL_LSB 4
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_FULL_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_FULL_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_FULL_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_MA_IF_FF_FULL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.ohi_if_ff_empty       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_EMPTY_MSB 3
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_EMPTY_LSB 3
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_EMPTY_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_EMPTY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_EMPTY_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.ohi_if_ff_full        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_FULL_MSB 2
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_FULL_LSB 2
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_FULL_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_FULL_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_FULL_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_OHI_IF_FF_FULL_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.dp_if_ff_empty        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_EMPTY_MSB 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_EMPTY_LSB 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_EMPTY_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_EMPTY_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_EMPTY_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_0_3.dp_if_ff_full         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_FULL_MSB 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_FULL_LSB 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_FULL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_FULL_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_FULL_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_0_3_DP_IF_FF_FULL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_fifo::sta_fifo_1_3                      */
/* Register template: cap_ppa_csr::sta_fifo::sta_fifo_1_3                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1346 */
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe7_ohi_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_EMPTY_MSB 31
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_EMPTY_LSB 31
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_EMPTY_FIELD_MASK 0x80000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_EMPTY_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_EMPTY_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe7_ohi_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_FULL_MSB 30
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_FULL_LSB 30
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_FULL_FIELD_MASK 0x40000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_FULL_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_FULL_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_OHI_FF_FULL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe7_phv_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_EMPTY_MSB 29
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_EMPTY_LSB 29
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_EMPTY_FIELD_MASK 0x20000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_EMPTY_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe7_phv_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_FULL_MSB 28
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_FULL_LSB 28
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_FULL_FIELD_MASK 0x10000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_FULL_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_FULL_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_PHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe7_qctl_ff_empty     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_EMPTY_MSB 27
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_EMPTY_LSB 27
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_EMPTY_FIELD_MASK 0x08000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_EMPTY_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_EMPTY_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe7_qctl_ff_full      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_FULL_MSB 26
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_FULL_LSB 26
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_FULL_FIELD_MASK 0x04000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_FULL_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_FULL_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE7_QCTL_FF_FULL_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe6_ohi_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_EMPTY_MSB 25
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_EMPTY_LSB 25
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_EMPTY_FIELD_MASK 0x02000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_EMPTY_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_EMPTY_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe6_ohi_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_FULL_MSB 24
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_FULL_LSB 24
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_FULL_FIELD_MASK 0x01000000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_FULL_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_FULL_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_OHI_FF_FULL_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe6_phv_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_EMPTY_MSB 23
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_EMPTY_LSB 23
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_EMPTY_FIELD_MASK 0x00800000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_EMPTY_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe6_phv_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_FULL_MSB 22
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_FULL_LSB 22
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_FULL_FIELD_MASK 0x00400000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_FULL_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_FULL_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_PHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe6_qctl_ff_empty     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_EMPTY_MSB 21
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_EMPTY_LSB 21
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_EMPTY_FIELD_MASK 0x00200000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_EMPTY_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_EMPTY_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe6_qctl_ff_full      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_FULL_MSB 20
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_FULL_LSB 20
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_FULL_FIELD_MASK 0x00100000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_FULL_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_FULL_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE6_QCTL_FF_FULL_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe5_ohi_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_EMPTY_MSB 19
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_EMPTY_LSB 19
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_EMPTY_FIELD_MASK 0x00080000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_EMPTY_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_EMPTY_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe5_ohi_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_FULL_MSB 18
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_FULL_LSB 18
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_FULL_FIELD_MASK 0x00040000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_FULL_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_FULL_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_OHI_FF_FULL_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe5_phv_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_EMPTY_MSB 17
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_EMPTY_LSB 17
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_EMPTY_FIELD_MASK 0x00020000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_EMPTY_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe5_phv_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_FULL_MSB 16
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_FULL_LSB 16
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_FULL_FIELD_MASK 0x00010000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_FULL_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_FULL_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_PHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe5_qctl_ff_empty     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_EMPTY_MSB 15
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_EMPTY_LSB 15
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_EMPTY_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_EMPTY_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_EMPTY_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe5_qctl_ff_full      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_FULL_MSB 14
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_FULL_LSB 14
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_FULL_FIELD_MASK 0x00004000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_FULL_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_FULL_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE5_QCTL_FF_FULL_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe4_ohi_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_EMPTY_MSB 13
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_EMPTY_LSB 13
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_EMPTY_FIELD_MASK 0x00002000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_EMPTY_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_EMPTY_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe4_ohi_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_FULL_MSB 12
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_FULL_LSB 12
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_FULL_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_FULL_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_FULL_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_OHI_FF_FULL_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe4_phv_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_EMPTY_MSB 11
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_EMPTY_LSB 11
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_EMPTY_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_EMPTY_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe4_phv_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_FULL_MSB 10
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_FULL_LSB 10
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_FULL_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_FULL_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_FULL_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_PHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe4_qctl_ff_empty     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_EMPTY_MSB 9
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_EMPTY_LSB 9
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_EMPTY_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_EMPTY_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_EMPTY_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe4_qctl_ff_full      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_FULL_MSB 8
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_FULL_LSB 8
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_FULL_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_FULL_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_FULL_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE4_QCTL_FF_FULL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe3_ohi_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_EMPTY_MSB 7
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_EMPTY_LSB 7
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_EMPTY_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_EMPTY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_EMPTY_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe3_ohi_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_FULL_MSB 6
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_FULL_LSB 6
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_FULL_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_FULL_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_FULL_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_OHI_FF_FULL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe3_phv_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_EMPTY_MSB 5
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_EMPTY_LSB 5
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_EMPTY_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_EMPTY_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe3_phv_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_FULL_MSB 4
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_FULL_LSB 4
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_FULL_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_FULL_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_FULL_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_PHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe3_qctl_ff_empty     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_EMPTY_MSB 3
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_EMPTY_LSB 3
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_EMPTY_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_EMPTY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_EMPTY_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe3_qctl_ff_full      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_FULL_MSB 2
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_FULL_LSB 2
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_FULL_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_FULL_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_FULL_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE3_QCTL_FF_FULL_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe2_ohi_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_EMPTY_MSB 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_EMPTY_LSB 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_EMPTY_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_EMPTY_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_EMPTY_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_1_3.pe2_ohi_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_FULL_MSB 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_FULL_LSB 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_FULL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_FULL_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_FULL_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_1_3_PE2_OHI_FF_FULL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_ppa_csr::sta_fifo::sta_fifo_2_3                      */
/* Register template: cap_ppa_csr::sta_fifo::sta_fifo_2_3                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1346 */
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe9_ohi_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_EMPTY_MSB 11
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_EMPTY_LSB 11
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_EMPTY_FIELD_MASK 0x00000800
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_EMPTY_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_EMPTY_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe9_ohi_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_FULL_MSB 10
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_FULL_LSB 10
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_FULL_FIELD_MASK 0x00000400
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_FULL_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_FULL_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_OHI_FF_FULL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe9_phv_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_EMPTY_MSB 9
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_EMPTY_LSB 9
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_EMPTY_FIELD_MASK 0x00000200
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_EMPTY_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe9_phv_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_FULL_MSB 8
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_FULL_LSB 8
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_FULL_FIELD_MASK 0x00000100
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_FULL_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_FULL_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_PHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe9_qctl_ff_empty     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_EMPTY_MSB 7
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_EMPTY_LSB 7
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_EMPTY_FIELD_MASK 0x00000080
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_EMPTY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_EMPTY_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe9_qctl_ff_full      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_FULL_MSB 6
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_FULL_LSB 6
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_FULL_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_FULL_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_FULL_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE9_QCTL_FF_FULL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe8_ohi_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_EMPTY_MSB 5
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_EMPTY_LSB 5
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_EMPTY_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_EMPTY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_EMPTY_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe8_ohi_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_FULL_MSB 4
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_FULL_LSB 4
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_FULL_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_FULL_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_FULL_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_OHI_FF_FULL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe8_phv_ff_empty      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_EMPTY_MSB 3
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_EMPTY_LSB 3
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_EMPTY_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_EMPTY_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe8_phv_ff_full       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_FULL_MSB 2
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_FULL_LSB 2
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_FULL_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_FULL_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_FULL_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_PHV_FF_FULL_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe8_qctl_ff_empty     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_EMPTY_MSB 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_EMPTY_LSB 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_EMPTY_FIELD_MASK 0x00000002
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_EMPTY_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_EMPTY_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_ppa_csr::sta_fifo::sta_fifo_2_3.pe8_qctl_ff_full      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_FULL_MSB 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_FULL_LSB 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_FULL_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_FULL_GET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_FULL_SET(x) \
   ((x) & 0x00000001)
#define CAP_PPA_CSR_STA_FIFO_STA_FIFO_2_3_PE8_QCTL_FF_FULL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ppa_csr::sta_bndl0                              */
/* Wide Register template: cap_ppa_csr::sta_bndl0                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1427 */
#define CAP_PPA_CSR_STA_BNDL0_SIZE 0x4
#define CAP_PPA_CSR_STA_BNDL0_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_bndl0::sta_bndl0_0_4                    */
/* Register template: cap_ppa_csr::sta_bndl0::sta_bndl0_0_4                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1427 */
/* Field member: cap_ppa_csr::sta_bndl0::sta_bndl0_0_4.pkt_queue_31_0      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_PKT_QUEUE_31_0_MSB 31
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_PKT_QUEUE_31_0_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_PKT_QUEUE_31_0_WIDTH 32
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_PKT_QUEUE_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_PKT_QUEUE_31_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_PKT_QUEUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_PKT_QUEUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_PKT_QUEUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_0_4_PKT_QUEUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_bndl0::sta_bndl0_1_4                    */
/* Register template: cap_ppa_csr::sta_bndl0::sta_bndl0_1_4                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1427 */
/* Field member: cap_ppa_csr::sta_bndl0::sta_bndl0_1_4.pkt_queue_63_32     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_PKT_QUEUE_63_32_MSB 31
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_PKT_QUEUE_63_32_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_PKT_QUEUE_63_32_WIDTH 32
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_PKT_QUEUE_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_PKT_QUEUE_63_32_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_PKT_QUEUE_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_PKT_QUEUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_PKT_QUEUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_1_4_PKT_QUEUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_bndl0::sta_bndl0_2_4                    */
/* Register template: cap_ppa_csr::sta_bndl0::sta_bndl0_2_4                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1427 */
/* Field member: cap_ppa_csr::sta_bndl0::sta_bndl0_2_4.pkt_queue_95_64     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_PKT_QUEUE_95_64_MSB 31
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_PKT_QUEUE_95_64_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_PKT_QUEUE_95_64_WIDTH 32
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_PKT_QUEUE_95_64_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_PKT_QUEUE_95_64_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_PKT_QUEUE_95_64_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_PKT_QUEUE_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_PKT_QUEUE_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_2_4_PKT_QUEUE_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_bndl0::sta_bndl0_3_4                    */
/* Register template: cap_ppa_csr::sta_bndl0::sta_bndl0_3_4                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1427 */
/* Field member: cap_ppa_csr::sta_bndl0::sta_bndl0_3_4.pkt_queue_99_96     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_PKT_QUEUE_99_96_MSB 3
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_PKT_QUEUE_99_96_LSB 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_PKT_QUEUE_99_96_WIDTH 4
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_PKT_QUEUE_99_96_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_PKT_QUEUE_99_96_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_PKT_QUEUE_99_96_FIELD_MASK 0x0000000f
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_PKT_QUEUE_99_96_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_PKT_QUEUE_99_96_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PPA_CSR_STA_BNDL0_STA_BNDL0_3_4_PKT_QUEUE_99_96_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: cap_ppa_csr::sta_bndl1                              */
/* Wide Register template: cap_ppa_csr::sta_bndl1                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1431 */
#define CAP_PPA_CSR_STA_BNDL1_SIZE 0x4
#define CAP_PPA_CSR_STA_BNDL1_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::sta_bndl1::sta_bndl1_0_4                    */
/* Register template: cap_ppa_csr::sta_bndl1::sta_bndl1_0_4                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1431 */
/* Field member: cap_ppa_csr::sta_bndl1::sta_bndl1_0_4.pkt_queue_31_0      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_PKT_QUEUE_31_0_MSB 31
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_PKT_QUEUE_31_0_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_PKT_QUEUE_31_0_WIDTH 32
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_PKT_QUEUE_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_PKT_QUEUE_31_0_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_PKT_QUEUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_PKT_QUEUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_PKT_QUEUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_0_4_PKT_QUEUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_bndl1::sta_bndl1_1_4                    */
/* Register template: cap_ppa_csr::sta_bndl1::sta_bndl1_1_4                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1431 */
/* Field member: cap_ppa_csr::sta_bndl1::sta_bndl1_1_4.pkt_queue_63_32     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_PKT_QUEUE_63_32_MSB 31
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_PKT_QUEUE_63_32_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_PKT_QUEUE_63_32_WIDTH 32
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_PKT_QUEUE_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_PKT_QUEUE_63_32_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_PKT_QUEUE_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_PKT_QUEUE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_PKT_QUEUE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_1_4_PKT_QUEUE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_bndl1::sta_bndl1_2_4                    */
/* Register template: cap_ppa_csr::sta_bndl1::sta_bndl1_2_4                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1431 */
/* Field member: cap_ppa_csr::sta_bndl1::sta_bndl1_2_4.pkt_queue_95_64     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_PKT_QUEUE_95_64_MSB 31
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_PKT_QUEUE_95_64_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_PKT_QUEUE_95_64_WIDTH 32
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_PKT_QUEUE_95_64_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_PKT_QUEUE_95_64_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_PKT_QUEUE_95_64_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_PKT_QUEUE_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_PKT_QUEUE_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_2_4_PKT_QUEUE_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::sta_bndl1::sta_bndl1_3_4                    */
/* Register template: cap_ppa_csr::sta_bndl1::sta_bndl1_3_4                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1431 */
/* Field member: cap_ppa_csr::sta_bndl1::sta_bndl1_3_4.pkt_queue_99_96     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_PKT_QUEUE_99_96_MSB 3
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_PKT_QUEUE_99_96_LSB 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_PKT_QUEUE_99_96_WIDTH 4
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_PKT_QUEUE_99_96_READ_ACCESS 1
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_PKT_QUEUE_99_96_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_PKT_QUEUE_99_96_FIELD_MASK 0x0000000f
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_PKT_QUEUE_99_96_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_PKT_QUEUE_99_96_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PPA_CSR_STA_BNDL1_STA_BNDL1_3_4_PKT_QUEUE_99_96_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_ppa_csr::sta_pe_alloc                                */
/* Register template: cap_ppa_csr::sta_pe_alloc                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1435 */
/* Field member: cap_ppa_csr::sta_pe_alloc.state                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PE_ALLOC_STATE_MSB 1
#define CAP_PPA_CSR_STA_PE_ALLOC_STATE_LSB 0
#define CAP_PPA_CSR_STA_PE_ALLOC_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PE_ALLOC_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PE_ALLOC_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PE_ALLOC_STATE_FIELD_MASK 0x00000003
#define CAP_PPA_CSR_STA_PE_ALLOC_STATE_GET(x) ((x) & 0x00000003)
#define CAP_PPA_CSR_STA_PE_ALLOC_STATE_SET(x) ((x) & 0x00000003)
#define CAP_PPA_CSR_STA_PE_ALLOC_STATE_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_ppa_csr::cfg_debug_ctrl                              */
/* Register template: cap_ppa_csr::cfg_debug_ctrl                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1441 */
/* Field member: cap_ppa_csr::cfg_debug_ctrl.eccbypass                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ECCBYPASS_MSB 12
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ECCBYPASS_LSB 12
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ECCBYPASS_WIDTH 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ECCBYPASS_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ECCBYPASS_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ECCBYPASS_RESET 0x0
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ECCBYPASS_FIELD_MASK 0x00001000
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ECCBYPASS_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ECCBYPASS_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_ppa_csr::cfg_debug_ctrl.dbg_bus_sel                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_MSB 11
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_LSB 8
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_WIDTH 4
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_RESET 0x0
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_FIELD_MASK 0x00000f00
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_SET(x) \
   (((x) << 8) & 0x00000f00)
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_ppa_csr::cfg_debug_ctrl.dbg_bndl_sel                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BNDL_SEL_MSB 7
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BNDL_SEL_LSB 4
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BNDL_SEL_WIDTH 4
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BNDL_SEL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BNDL_SEL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BNDL_SEL_RESET 0x0
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BNDL_SEL_FIELD_MASK 0x000000f0
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BNDL_SEL_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BNDL_SEL_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_BNDL_SEL_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_ppa_csr::cfg_debug_ctrl.dbg_mem_sel                   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_MSB 3
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_LSB 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_WIDTH 3
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_RESET 0x0
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_FIELD_MASK 0x0000000e
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_GET(x) \
   (((x) & 0x0000000e) >> 1)
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_SET(x) \
   (((x) << 1) & 0x0000000e)
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000e) | ((r) & 0xfffffff1))
/* Field member: cap_ppa_csr::cfg_debug_ctrl.deq_stall_en                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_MSB 0
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_LSB 0
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_WIDTH 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_RESET 0x0
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_ppa_csr::dhs_dbg_mem                              */
/* Wide Memory template: cap_ppa_csr::dhs_dbg_mem                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1450 */
#define CAP_PPA_CSR_DHS_DBG_MEM_SIZE 0x2000
#define CAP_PPA_CSR_DHS_DBG_MEM_BYTE_SIZE 0x8000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRIES 0x100
#define CAP_PPA_CSR_DHS_DBG_MEM_MSB 545
#define CAP_PPA_CSR_DHS_DBG_MEM_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_WIDTH 546
/* Wide Register member: cap_ppa_csr::dhs_dbg_mem.entry                    */
/* Wide Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry          */
/* Wide Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry      */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_OFFSET 0x0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_0_32             */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_0_32   */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_0_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_1_32             */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_1_32   */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_1_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_2_32             */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_2_32   */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_2_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_3_32             */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_3_32   */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_3_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_4_32             */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_4_32   */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_4_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_5_32             */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_5_32   */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_5_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_6_32             */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_6_32   */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_6_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_7_32             */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_7_32   */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_7_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_8_32             */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_8_32   */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_8_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_9_32             */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_9_32   */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_9_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_10_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_10_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_10_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_11_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_11_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_11_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_12_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_12_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_12_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_13_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_13_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_13_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_14_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_14_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_14_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_15_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_15_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_15_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_16_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_16_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_16_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_17_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_17_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_17_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_RESET_MASK 0xfffffffc
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000003
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_18_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_18_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_18_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_19_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_19_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_19_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_20_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_20_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_20_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_21_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_21_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_21_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_22_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_22_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_22_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_23_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_23_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_23_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_24_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_24_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_24_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_25_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_25_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_25_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_26_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_26_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_26_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_27_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_27_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_27_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_28_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_28_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_28_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_29_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_29_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_29_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_30_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_30_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_30_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_ppa_csr::dhs_dbg_mem::entry.entry_31_32            */
/* Register type referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_31_32  */
/* Register template referenced: cap_ppa_csr::dhs_dbg_mem::entry::entry_31_32 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_ppa_csr::dhs_dbg_mem::entry                     */
/* Wide Register template: cap_ppa_csr::dhs_dbg_mem::entry                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_SIZE 0x1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_0_32              */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_0_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_0_32.data_31_0     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_1_32              */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_1_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_1_32.data_63_32    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_2_32              */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_2_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_2_32.data_95_64    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_3_32              */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_3_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_3_32.data_127_96   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_4_32              */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_4_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_4_32.data_159_128  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_5_32              */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_5_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_5_32.data_191_160  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_6_32              */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_6_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_6_32.data_223_192  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_7_32              */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_7_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_7_32.data_255_224  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_8_32              */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_8_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_8_32.data_287_256  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_9_32              */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_9_32          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_9_32.data_319_288  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_10_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_10_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_10_32.data_351_320 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_11_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_11_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_11_32.data_383_352 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_12_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_12_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_12_32.data_415_384 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_13_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_13_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_13_32.data_447_416 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_14_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_14_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_14_32.data_479_448 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_15_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_15_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_15_32.data_511_480 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_16_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_16_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_16_32.data_543_512 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_MSB 31
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_WIDTH 32
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_17_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_17_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
/* Field member: cap_ppa_csr::dhs_dbg_mem::entry::entry_17_32.data_545_544 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_545_544_MSB 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_545_544_LSB 0
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_545_544_WIDTH 2
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_545_544_READ_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_545_544_WRITE_ACCESS 1
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_545_544_FIELD_MASK 0x00000003
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_545_544_GET(x) \
   ((x) & 0x00000003)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_545_544_SET(x) \
   ((x) & 0x00000003)
#define CAP_PPA_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_545_544_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_18_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_18_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_19_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_19_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_20_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_20_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_21_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_21_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_22_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_22_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_23_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_23_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_24_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_24_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_25_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_25_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_26_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_26_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_27_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_27_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_28_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_28_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_29_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_29_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_30_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_30_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::dhs_dbg_mem::entry::entry_31_32             */
/* Register template: cap_ppa_csr::dhs_dbg_mem::entry::entry_31_32         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */

/* Register type: cap_ppa_csr::cfg_debug_port                              */
/* Register template: cap_ppa_csr::cfg_debug_port                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1463 */
/* Field member: cap_ppa_csr::cfg_debug_port.select                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_DEBUG_PORT_SELECT_MSB 2
#define CAP_PPA_CSR_CFG_DEBUG_PORT_SELECT_LSB 1
#define CAP_PPA_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 2
#define CAP_PPA_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define CAP_PPA_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x00000006
#define CAP_PPA_CSR_CFG_DEBUG_PORT_SELECT_GET(x) (((x) & 0x00000006) >> 1)
#define CAP_PPA_CSR_CFG_DEBUG_PORT_SELECT_SET(x) (((x) << 1) & 0x00000006)
#define CAP_PPA_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000006) | ((r) & 0xfffffff9))
/* Field member: cap_ppa_csr::cfg_debug_port.enable                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ENABLE_MSB 0
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ENABLE_LSB 0
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000001
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PPA_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_ppa_csr::cfg_spare                              */
/* Wide Register template: cap_ppa_csr::cfg_spare                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
#define CAP_PPA_CSR_CFG_SPARE_SIZE 0x10
#define CAP_PPA_CSR_CFG_SPARE_BYTE_SIZE 0x40

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_0_16                   */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_0_16               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_0_16.fld0_inst_31_0     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_FLD0_INST_31_0_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_FLD0_INST_31_0_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_FLD0_INST_31_0_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_FLD0_INST_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_FLD0_INST_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_FLD0_INST_31_0_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_FLD0_INST_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_FLD0_INST_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_FLD0_INST_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_0_16_FLD0_INST_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_1_16                   */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_1_16               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_1_16.fld0_inst_63_32    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_FLD0_INST_63_32_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_FLD0_INST_63_32_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_FLD0_INST_63_32_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_FLD0_INST_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_FLD0_INST_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_FLD0_INST_63_32_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_FLD0_INST_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_FLD0_INST_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_FLD0_INST_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_1_16_FLD0_INST_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_2_16                   */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_2_16               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_2_16.fld0_inst_95_64    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_FLD0_INST_95_64_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_FLD0_INST_95_64_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_FLD0_INST_95_64_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_FLD0_INST_95_64_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_FLD0_INST_95_64_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_FLD0_INST_95_64_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_FLD0_INST_95_64_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_FLD0_INST_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_FLD0_INST_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_2_16_FLD0_INST_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_3_16                   */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_3_16               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_3_16.fld0_inst_127_96   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_FLD0_INST_127_96_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_FLD0_INST_127_96_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_FLD0_INST_127_96_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_FLD0_INST_127_96_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_FLD0_INST_127_96_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_FLD0_INST_127_96_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_FLD0_INST_127_96_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_FLD0_INST_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_FLD0_INST_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_3_16_FLD0_INST_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_4_16                   */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_4_16               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_4_16.fld1_inst_31_0     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_FLD1_INST_31_0_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_FLD1_INST_31_0_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_FLD1_INST_31_0_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_FLD1_INST_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_FLD1_INST_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_FLD1_INST_31_0_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_FLD1_INST_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_FLD1_INST_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_FLD1_INST_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_4_16_FLD1_INST_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_5_16                   */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_5_16               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_5_16.fld1_inst_63_32    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_FLD1_INST_63_32_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_FLD1_INST_63_32_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_FLD1_INST_63_32_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_FLD1_INST_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_FLD1_INST_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_FLD1_INST_63_32_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_FLD1_INST_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_FLD1_INST_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_FLD1_INST_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_5_16_FLD1_INST_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_6_16                   */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_6_16               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_6_16.fld1_inst_95_64    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_FLD1_INST_95_64_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_FLD1_INST_95_64_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_FLD1_INST_95_64_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_FLD1_INST_95_64_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_FLD1_INST_95_64_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_FLD1_INST_95_64_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_FLD1_INST_95_64_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_FLD1_INST_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_FLD1_INST_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_6_16_FLD1_INST_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_7_16                   */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_7_16               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_7_16.fld1_inst_127_96   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_FLD1_INST_127_96_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_FLD1_INST_127_96_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_FLD1_INST_127_96_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_FLD1_INST_127_96_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_FLD1_INST_127_96_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_FLD1_INST_127_96_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_FLD1_INST_127_96_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_FLD1_INST_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_FLD1_INST_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_7_16_FLD1_INST_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_8_16                   */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_8_16               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_8_16.fld2_inst_31_0     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_FLD2_INST_31_0_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_FLD2_INST_31_0_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_FLD2_INST_31_0_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_FLD2_INST_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_FLD2_INST_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_FLD2_INST_31_0_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_FLD2_INST_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_FLD2_INST_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_FLD2_INST_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_8_16_FLD2_INST_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_9_16                   */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_9_16               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_9_16.fld2_inst_63_32    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_FLD2_INST_63_32_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_FLD2_INST_63_32_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_FLD2_INST_63_32_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_FLD2_INST_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_FLD2_INST_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_FLD2_INST_63_32_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_FLD2_INST_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_FLD2_INST_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_FLD2_INST_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_9_16_FLD2_INST_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_10_16                  */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_10_16              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_10_16.fld2_inst_95_64   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_FLD2_INST_95_64_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_FLD2_INST_95_64_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_FLD2_INST_95_64_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_FLD2_INST_95_64_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_FLD2_INST_95_64_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_FLD2_INST_95_64_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_FLD2_INST_95_64_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_FLD2_INST_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_FLD2_INST_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_10_16_FLD2_INST_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_11_16                  */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_11_16              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_11_16.fld2_inst_127_96  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_FLD2_INST_127_96_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_FLD2_INST_127_96_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_FLD2_INST_127_96_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_FLD2_INST_127_96_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_FLD2_INST_127_96_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_FLD2_INST_127_96_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_FLD2_INST_127_96_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_FLD2_INST_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_FLD2_INST_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_11_16_FLD2_INST_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_12_16                  */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_12_16              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_12_16.fld3_inst_31_0    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_FLD3_INST_31_0_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_FLD3_INST_31_0_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_FLD3_INST_31_0_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_FLD3_INST_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_FLD3_INST_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_FLD3_INST_31_0_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_FLD3_INST_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_FLD3_INST_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_FLD3_INST_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_12_16_FLD3_INST_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_13_16                  */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_13_16              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_13_16.fld3_inst_63_32   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_FLD3_INST_63_32_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_FLD3_INST_63_32_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_FLD3_INST_63_32_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_FLD3_INST_63_32_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_FLD3_INST_63_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_FLD3_INST_63_32_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_FLD3_INST_63_32_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_FLD3_INST_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_FLD3_INST_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_13_16_FLD3_INST_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_14_16                  */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_14_16              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_14_16.fld3_inst_95_64   */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_FLD3_INST_95_64_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_FLD3_INST_95_64_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_FLD3_INST_95_64_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_FLD3_INST_95_64_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_FLD3_INST_95_64_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_FLD3_INST_95_64_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_FLD3_INST_95_64_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_FLD3_INST_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_FLD3_INST_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_14_16_FLD3_INST_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare::cfg_spare_15_16                  */
/* Register template: cap_ppa_csr::cfg_spare::cfg_spare_15_16              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
/* Field member: cap_ppa_csr::cfg_spare::cfg_spare_15_16.fld3_inst_127_96  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_FLD3_INST_127_96_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_FLD3_INST_127_96_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_FLD3_INST_127_96_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_FLD3_INST_127_96_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_FLD3_INST_127_96_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_FLD3_INST_127_96_RESET 0x00000000
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_FLD3_INST_127_96_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_FLD3_INST_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_FLD3_INST_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_CFG_SPARE_15_16_FLD3_INST_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::cfg_spare_dbg                               */
/* Register template: cap_ppa_csr::cfg_spare_dbg                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1478 */
/* Field member: cap_ppa_csr::cfg_spare_dbg.data                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_SPARE_DBG_DATA_MSB 31
#define CAP_PPA_CSR_CFG_SPARE_DBG_DATA_LSB 0
#define CAP_PPA_CSR_CFG_SPARE_DBG_DATA_WIDTH 32
#define CAP_PPA_CSR_CFG_SPARE_DBG_DATA_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_DBG_DATA_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_SPARE_DBG_DATA_RESET 0xdeadbeef
#define CAP_PPA_CSR_CFG_SPARE_DBG_DATA_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CFG_SPARE_DBG_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_DBG_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PPA_CSR_CFG_SPARE_DBG_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Register type: cap_ppa_csr::cfg_preparse                           */
/* Wide Register template: cap_ppa_csr::cfg_preparse                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1484 */
#define CAP_PPA_CSR_CFG_PREPARSE_SIZE 0x4
#define CAP_PPA_CSR_CFG_PREPARSE_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::cfg_preparse::cfg_preparse_0_4              */
/* Register template: cap_ppa_csr::cfg_preparse::cfg_preparse_0_4          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1484 */
/* Field member: cap_ppa_csr::cfg_preparse::cfg_preparse_0_4.tm_iport_enc_en */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_TM_IPORT_ENC_EN_MSB 31
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_TM_IPORT_ENC_EN_LSB 16
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_TM_IPORT_ENC_EN_WIDTH 16
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_TM_IPORT_ENC_EN_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_TM_IPORT_ENC_EN_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_TM_IPORT_ENC_EN_RESET 0x0000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_TM_IPORT_ENC_EN_FIELD_MASK 0xffff0000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_TM_IPORT_ENC_EN_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_TM_IPORT_ENC_EN_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_TM_IPORT_ENC_EN_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ppa_csr::cfg_preparse::cfg_preparse_0_4.bypass        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYPASS_MSB 15
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYPASS_LSB 15
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYPASS_WIDTH 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYPASS_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYPASS_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYPASS_RESET 0x1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYPASS_FIELD_MASK 0x00008000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYPASS_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYPASS_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_BYPASS_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_ppa_csr::cfg_preparse::cfg_preparse_0_4.spare         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_SPARE_MSB 14
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_SPARE_LSB 0
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_SPARE_WIDTH 15
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_SPARE_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_SPARE_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_SPARE_RESET 0x0000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_SPARE_FIELD_MASK 0x00007fff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_SPARE_GET(x) \
   ((x) & 0x00007fff)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_SPARE_SET(x) \
   ((x) & 0x00007fff)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_0_4_SPARE_MODIFY(r, x) \
   (((x) & 0x00007fff) | ((r) & 0xffff8000))

/* Register type: cap_ppa_csr::cfg_preparse::cfg_preparse_1_4              */
/* Register template: cap_ppa_csr::cfg_preparse::cfg_preparse_1_4          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1484 */
/* Field member: cap_ppa_csr::cfg_preparse::cfg_preparse_1_4.udp_dstport_roce_val1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL1_MSB 31
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL1_LSB 16
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL1_WIDTH 16
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL1_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL1_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL1_RESET 0x0000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL1_FIELD_MASK 0xffff0000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ppa_csr::cfg_preparse::cfg_preparse_1_4.udp_dstport_roce_val0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL0_MSB 15
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL0_LSB 0
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL0_WIDTH 16
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL0_RESET 0x0000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL0_FIELD_MASK 0x0000ffff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL0_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL0_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_1_4_UDP_DSTPORT_ROCE_VAL0_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ppa_csr::cfg_preparse::cfg_preparse_2_4              */
/* Register template: cap_ppa_csr::cfg_preparse::cfg_preparse_2_4          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1484 */
/* Field member: cap_ppa_csr::cfg_preparse::cfg_preparse_2_4.udp_dstport_vxlan_val1 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL1_MSB 31
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL1_LSB 16
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL1_WIDTH 16
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL1_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL1_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL1_RESET 0x0000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL1_FIELD_MASK 0xffff0000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ppa_csr::cfg_preparse::cfg_preparse_2_4.udp_dstport_vxlan_val0 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL0_MSB 15
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL0_LSB 0
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL0_WIDTH 16
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL0_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL0_RESET 0x0000
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL0_FIELD_MASK 0x0000ffff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL0_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL0_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_2_4_UDP_DSTPORT_VXLAN_VAL0_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ppa_csr::cfg_preparse::cfg_preparse_3_4              */
/* Register template: cap_ppa_csr::cfg_preparse::cfg_preparse_3_4          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1484 */
/* Field member: cap_ppa_csr::cfg_preparse::cfg_preparse_3_4.vxlan_flag_val */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_VAL_MSB 15
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_VAL_LSB 8
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_VAL_WIDTH 8
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_VAL_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_VAL_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_VAL_RESET 0x00
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_VAL_FIELD_MASK 0x0000ff00
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_VAL_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_VAL_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_VAL_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_ppa_csr::cfg_preparse::cfg_preparse_3_4.vxlan_flag_mask */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_MASK_MSB 7
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_MASK_LSB 0
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_MASK_WIDTH 8
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_MASK_READ_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_MASK_WRITE_ACCESS 1
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_MASK_RESET 0x00
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_MASK_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_MASK_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_MASK_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CFG_PREPARSE_CFG_PREPARSE_3_4_VXLAN_FLAG_MASK_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::sta_preparse                                */
/* Register template: cap_ppa_csr::sta_preparse                            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1498 */
/* Field member: cap_ppa_csr::sta_preparse.eff_full                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PREPARSE_EFF_FULL_MSB 6
#define CAP_PPA_CSR_STA_PREPARSE_EFF_FULL_LSB 6
#define CAP_PPA_CSR_STA_PREPARSE_EFF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_PREPARSE_EFF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PREPARSE_EFF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PREPARSE_EFF_FULL_FIELD_MASK 0x00000040
#define CAP_PPA_CSR_STA_PREPARSE_EFF_FULL_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_PPA_CSR_STA_PREPARSE_EFF_FULL_SET(x) (((x) << 6) & 0x00000040)
#define CAP_PPA_CSR_STA_PREPARSE_EFF_FULL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_ppa_csr::sta_preparse.eff_empty                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PREPARSE_EFF_EMPTY_MSB 5
#define CAP_PPA_CSR_STA_PREPARSE_EFF_EMPTY_LSB 5
#define CAP_PPA_CSR_STA_PREPARSE_EFF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_PREPARSE_EFF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PREPARSE_EFF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PREPARSE_EFF_EMPTY_FIELD_MASK 0x00000020
#define CAP_PPA_CSR_STA_PREPARSE_EFF_EMPTY_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_PPA_CSR_STA_PREPARSE_EFF_EMPTY_SET(x) (((x) << 5) & 0x00000020)
#define CAP_PPA_CSR_STA_PREPARSE_EFF_EMPTY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_ppa_csr::sta_preparse.dff_full                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PREPARSE_DFF_FULL_MSB 4
#define CAP_PPA_CSR_STA_PREPARSE_DFF_FULL_LSB 4
#define CAP_PPA_CSR_STA_PREPARSE_DFF_FULL_WIDTH 1
#define CAP_PPA_CSR_STA_PREPARSE_DFF_FULL_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PREPARSE_DFF_FULL_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PREPARSE_DFF_FULL_FIELD_MASK 0x00000010
#define CAP_PPA_CSR_STA_PREPARSE_DFF_FULL_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_PPA_CSR_STA_PREPARSE_DFF_FULL_SET(x) (((x) << 4) & 0x00000010)
#define CAP_PPA_CSR_STA_PREPARSE_DFF_FULL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_ppa_csr::sta_preparse.dff_empty                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PREPARSE_DFF_EMPTY_MSB 3
#define CAP_PPA_CSR_STA_PREPARSE_DFF_EMPTY_LSB 3
#define CAP_PPA_CSR_STA_PREPARSE_DFF_EMPTY_WIDTH 1
#define CAP_PPA_CSR_STA_PREPARSE_DFF_EMPTY_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PREPARSE_DFF_EMPTY_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PREPARSE_DFF_EMPTY_FIELD_MASK 0x00000008
#define CAP_PPA_CSR_STA_PREPARSE_DFF_EMPTY_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_PPA_CSR_STA_PREPARSE_DFF_EMPTY_SET(x) (((x) << 3) & 0x00000008)
#define CAP_PPA_CSR_STA_PREPARSE_DFF_EMPTY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_ppa_csr::sta_preparse.dq_state                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PREPARSE_DQ_STATE_MSB 2
#define CAP_PPA_CSR_STA_PREPARSE_DQ_STATE_LSB 2
#define CAP_PPA_CSR_STA_PREPARSE_DQ_STATE_WIDTH 1
#define CAP_PPA_CSR_STA_PREPARSE_DQ_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PREPARSE_DQ_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PREPARSE_DQ_STATE_FIELD_MASK 0x00000004
#define CAP_PPA_CSR_STA_PREPARSE_DQ_STATE_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PPA_CSR_STA_PREPARSE_DQ_STATE_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PPA_CSR_STA_PREPARSE_DQ_STATE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_ppa_csr::sta_preparse.state                           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PPA_CSR_STA_PREPARSE_STATE_MSB 1
#define CAP_PPA_CSR_STA_PREPARSE_STATE_LSB 0
#define CAP_PPA_CSR_STA_PREPARSE_STATE_WIDTH 2
#define CAP_PPA_CSR_STA_PREPARSE_STATE_READ_ACCESS 1
#define CAP_PPA_CSR_STA_PREPARSE_STATE_WRITE_ACCESS 0
#define CAP_PPA_CSR_STA_PREPARSE_STATE_FIELD_MASK 0x00000003
#define CAP_PPA_CSR_STA_PREPARSE_STATE_GET(x) ((x) & 0x00000003)
#define CAP_PPA_CSR_STA_PREPARSE_STATE_SET(x) ((x) & 0x00000003)
#define CAP_PPA_CSR_STA_PREPARSE_STATE_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: cap_ppa_csr::CNT_preparse                           */
/* Wide Register template: cap_ppa_csr::CNT_preparse                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1508 */
#define CAP_PPA_CSR_CNT_PREPARSE_SIZE 0x4
#define CAP_PPA_CSR_CNT_PREPARSE_BYTE_SIZE 0x10

/* Register type: cap_ppa_csr::CNT_preparse::CNT_preparse_0_4              */
/* Register template: cap_ppa_csr::CNT_preparse::CNT_preparse_0_4          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1508 */
/* Field member: cap_ppa_csr::CNT_preparse::CNT_preparse_0_4.dff_sop_31_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_DFF_SOP_31_0_MSB 31
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_DFF_SOP_31_0_LSB 0
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_DFF_SOP_31_0_WIDTH 32
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_DFF_SOP_31_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_DFF_SOP_31_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_DFF_SOP_31_0_FIELD_MASK 0xffffffff
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_DFF_SOP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_DFF_SOP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_0_4_DFF_SOP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_ppa_csr::CNT_preparse::CNT_preparse_1_4              */
/* Register template: cap_ppa_csr::CNT_preparse::CNT_preparse_1_4          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1508 */
/* Field member: cap_ppa_csr::CNT_preparse::CNT_preparse_1_4.dff_eop_23_0  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_EOP_23_0_MSB 31
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_EOP_23_0_LSB 8
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_EOP_23_0_WIDTH 24
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_EOP_23_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_EOP_23_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_EOP_23_0_FIELD_MASK 0xffffff00
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_EOP_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_EOP_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_EOP_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_ppa_csr::CNT_preparse::CNT_preparse_1_4.dff_sop_39_32 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_SOP_39_32_MSB 7
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_SOP_39_32_LSB 0
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_SOP_39_32_WIDTH 8
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_SOP_39_32_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_SOP_39_32_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_SOP_39_32_FIELD_MASK 0x000000ff
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_SOP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_SOP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_1_4_DFF_SOP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_ppa_csr::CNT_preparse::CNT_preparse_2_4              */
/* Register template: cap_ppa_csr::CNT_preparse::CNT_preparse_2_4          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1508 */
/* Field member: cap_ppa_csr::CNT_preparse::CNT_preparse_2_4.eff_15_0      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_EFF_15_0_MSB 31
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_EFF_15_0_LSB 16
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_EFF_15_0_WIDTH 16
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_EFF_15_0_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_EFF_15_0_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_EFF_15_0_FIELD_MASK 0xffff0000
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_EFF_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_EFF_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_EFF_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_ppa_csr::CNT_preparse::CNT_preparse_2_4.dff_eop_39_24 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_DFF_EOP_39_24_MSB 15
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_DFF_EOP_39_24_LSB 0
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_DFF_EOP_39_24_WIDTH 16
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_DFF_EOP_39_24_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_DFF_EOP_39_24_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_DFF_EOP_39_24_FIELD_MASK 0x0000ffff
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_DFF_EOP_39_24_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_DFF_EOP_39_24_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_2_4_DFF_EOP_39_24_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_ppa_csr::CNT_preparse::CNT_preparse_3_4              */
/* Register template: cap_ppa_csr::CNT_preparse::CNT_preparse_3_4          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1508 */
/* Field member: cap_ppa_csr::CNT_preparse::CNT_preparse_3_4.eff_39_16     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_EFF_39_16_MSB 23
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_EFF_39_16_LSB 0
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_EFF_39_16_WIDTH 24
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_EFF_39_16_READ_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_EFF_39_16_WRITE_ACCESS 1
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_EFF_39_16_FIELD_MASK 0x00ffffff
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_EFF_39_16_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_EFF_39_16_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_PPA_CSR_CNT_PREPARSE_CNT_PREPARSE_3_4_EFF_39_16_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_ppa_csr::cfg_ctrl                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 129 */
typedef struct {
   volatile uint32_t cfg_ctrl_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_ctrl_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_cfg_ctrl, *PTR_Cap_ppa_csr_cfg_ctrl;

/* Typedef for Wide Register: cap_ppa_csr::cfg_init_profile                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 168 */
typedef struct {
   volatile uint32_t cfg_init_profile_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_init_profile_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_cfg_init_profile, *PTR_Cap_ppa_csr_cfg_init_profile;

/* Typedef for Wide Register: cap_ppa_csr::dhs_bndl0_state_lkp_tcam::entry */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 187 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_ppa_csr_dhs_bndl0_state_lkp_tcam_entry,
  *PTR_Cap_ppa_csr_dhs_bndl0_state_lkp_tcam_entry;

/* Typedef for Wide Memory: cap_ppa_csr::dhs_bndl0_state_lkp_tcam          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 180 */
typedef struct {
   volatile Cap_ppa_csr_dhs_bndl0_state_lkp_tcam_entry entry[0x120]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x1c00];
} Cap_ppa_csr_dhs_bndl0_state_lkp_tcam,
  *PTR_Cap_ppa_csr_dhs_bndl0_state_lkp_tcam;

/* Typedef for Wide Register: cap_ppa_csr::cfg_bndl0_state_lkp_tcam_ind    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 202 */
typedef struct {
   volatile uint32_t cfg_bndl0_state_lkp_tcam_ind_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_bndl0_state_lkp_tcam_ind_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_bndl0_state_lkp_tcam_ind_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_bndl0_state_lkp_tcam_ind_3_4; /**< Offset 0xc (R/W) */
} Cap_ppa_csr_cfg_bndl0_state_lkp_tcam_ind,
  *PTR_Cap_ppa_csr_cfg_bndl0_state_lkp_tcam_ind;

/* Typedef for Memory: cap_ppa_csr::dhs_bndl0_state_lkp_tcam_ind           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 215 */
typedef struct {
   volatile uint8_t entry; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x3];
} Cap_ppa_csr_dhs_bndl0_state_lkp_tcam_ind,
  *PTR_Cap_ppa_csr_dhs_bndl0_state_lkp_tcam_ind;

/* Typedef for Wide Register: cap_ppa_csr::dhs_bndl0_state_lkp_sram::entry */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 234 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   volatile uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   volatile uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   volatile uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   volatile uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   volatile uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   volatile uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   volatile uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   volatile uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   volatile uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_ppa_csr_dhs_bndl0_state_lkp_sram_entry,
  *PTR_Cap_ppa_csr_dhs_bndl0_state_lkp_sram_entry;

/* Typedef for Wide Memory: cap_ppa_csr::dhs_bndl0_state_lkp_sram          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 227 */
typedef struct {
   volatile Cap_ppa_csr_dhs_bndl0_state_lkp_sram_entry entry[0x120]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x7000];
} Cap_ppa_csr_dhs_bndl0_state_lkp_sram,
  *PTR_Cap_ppa_csr_dhs_bndl0_state_lkp_sram;

/* Typedef for Wide Register: cap_ppa_csr::dhs_bndl1_state_lkp_tcam::entry */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 248 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Cap_ppa_csr_dhs_bndl1_state_lkp_tcam_entry,
  *PTR_Cap_ppa_csr_dhs_bndl1_state_lkp_tcam_entry;

/* Typedef for Wide Memory: cap_ppa_csr::dhs_bndl1_state_lkp_tcam          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 241 */
typedef struct {
   volatile Cap_ppa_csr_dhs_bndl1_state_lkp_tcam_entry entry[0x120]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x1c00];
} Cap_ppa_csr_dhs_bndl1_state_lkp_tcam,
  *PTR_Cap_ppa_csr_dhs_bndl1_state_lkp_tcam;

/* Typedef for Wide Register: cap_ppa_csr::cfg_bndl1_state_lkp_tcam_ind    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 263 */
typedef struct {
   volatile uint32_t cfg_bndl1_state_lkp_tcam_ind_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_bndl1_state_lkp_tcam_ind_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_bndl1_state_lkp_tcam_ind_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_bndl1_state_lkp_tcam_ind_3_4; /**< Offset 0xc (R/W) */
} Cap_ppa_csr_cfg_bndl1_state_lkp_tcam_ind,
  *PTR_Cap_ppa_csr_cfg_bndl1_state_lkp_tcam_ind;

/* Typedef for Memory: cap_ppa_csr::dhs_bndl1_state_lkp_tcam_ind           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 276 */
typedef struct {
   volatile uint8_t entry; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x3];
} Cap_ppa_csr_dhs_bndl1_state_lkp_tcam_ind,
  *PTR_Cap_ppa_csr_dhs_bndl1_state_lkp_tcam_ind;

/* Typedef for Wide Register: cap_ppa_csr::dhs_bndl1_state_lkp_sram::entry */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 295 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   volatile uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   volatile uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   volatile uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   volatile uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   volatile uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   volatile uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   volatile uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   volatile uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   volatile uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_ppa_csr_dhs_bndl1_state_lkp_sram_entry,
  *PTR_Cap_ppa_csr_dhs_bndl1_state_lkp_sram_entry;

/* Typedef for Wide Memory: cap_ppa_csr::dhs_bndl1_state_lkp_sram          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 288 */
typedef struct {
   volatile Cap_ppa_csr_dhs_bndl1_state_lkp_sram_entry entry[0x120]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x7000];
} Cap_ppa_csr_dhs_bndl1_state_lkp_sram,
  *PTR_Cap_ppa_csr_dhs_bndl1_state_lkp_sram;

/* Typedef for Wide Register: cap_ppa_csr::cfg_crc_profile                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 302 */
typedef struct {
   volatile uint32_t cfg_crc_profile_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_crc_profile_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_cfg_crc_profile, *PTR_Cap_ppa_csr_cfg_crc_profile;

/* Typedef for Wide Register: cap_ppa_csr::cfg_crc_mask_profile            */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 320 */
typedef struct {
   volatile uint32_t cfg_crc_mask_profile_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_crc_mask_profile_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_crc_mask_profile_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_ppa_csr_cfg_crc_mask_profile, *PTR_Cap_ppa_csr_cfg_crc_mask_profile;

/* Typedef for Wide Register: cap_ppa_csr::cfg_csum_profile                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 363 */
typedef struct {
   volatile uint32_t cfg_csum_profile_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_csum_profile_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_csum_profile_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_ppa_csr_cfg_csum_profile, *PTR_Cap_ppa_csr_cfg_csum_profile;

/* Typedef for Wide Register: cap_ppa_csr::cfg_csum_phdr_profile           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 386 */
typedef struct {
   volatile uint32_t cfg_csum_phdr_profile_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_csum_phdr_profile_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_cfg_csum_phdr_profile, *PTR_Cap_ppa_csr_cfg_csum_phdr_profile;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pb                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 435 */
typedef struct {
   volatile uint32_t CNT_ppa_pb_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pb_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_ppa_pb_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t CNT_ppa_pb_3_4; /**< Offset 0xc (R/W) */
} Cap_ppa_csr_CNT_ppa_pb, *PTR_Cap_ppa_csr_CNT_ppa_pb;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_dp                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 445 */
typedef struct {
   volatile uint32_t CNT_ppa_dp_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_dp_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_ppa_dp_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t CNT_ppa_dp_3_4; /**< Offset 0xc (R/W) */
} Cap_ppa_csr_CNT_ppa_dp, *PTR_Cap_ppa_csr_CNT_ppa_dp;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_ma                      */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 455 */
typedef struct {
   volatile uint32_t CNT_ppa_ma_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_ma_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_ppa_ma_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t CNT_ppa_ma_3_4; /**< Offset 0xc (R/W) */
} Cap_ppa_csr_CNT_ppa_ma, *PTR_Cap_ppa_csr_CNT_ppa_ma;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_sw_phv                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 465 */
typedef struct {
   volatile uint32_t CNT_ppa_sw_phv_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_sw_phv_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_sw_phv, *PTR_Cap_ppa_csr_CNT_ppa_sw_phv;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_ohi                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 475 */
typedef struct {
   volatile uint32_t CNT_ppa_ohi_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_ohi_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_ppa_ohi_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t CNT_ppa_ohi_3_4; /**< Offset 0xc (R/W) */
} Cap_ppa_csr_CNT_ppa_ohi, *PTR_Cap_ppa_csr_CNT_ppa_ohi;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe0_pkt_in              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 485 */
typedef struct {
   volatile uint32_t CNT_ppa_pe0_pkt_in_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe0_pkt_in_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe0_pkt_in, *PTR_Cap_ppa_csr_CNT_ppa_pe0_pkt_in;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe0                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 492 */
typedef struct {
   volatile uint32_t CNT_ppa_pe0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe0_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe0, *PTR_Cap_ppa_csr_CNT_ppa_pe0;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe0_phv_out             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 499 */
typedef struct {
   volatile uint32_t CNT_ppa_pe0_phv_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe0_phv_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe0_phv_out, *PTR_Cap_ppa_csr_CNT_ppa_pe0_phv_out;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe1_pkt_in              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 506 */
typedef struct {
   volatile uint32_t CNT_ppa_pe1_pkt_in_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe1_pkt_in_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe1_pkt_in, *PTR_Cap_ppa_csr_CNT_ppa_pe1_pkt_in;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe1                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 513 */
typedef struct {
   volatile uint32_t CNT_ppa_pe1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe1_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe1, *PTR_Cap_ppa_csr_CNT_ppa_pe1;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe1_phv_out             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 520 */
typedef struct {
   volatile uint32_t CNT_ppa_pe1_phv_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe1_phv_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe1_phv_out, *PTR_Cap_ppa_csr_CNT_ppa_pe1_phv_out;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe2_pkt_in              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 527 */
typedef struct {
   volatile uint32_t CNT_ppa_pe2_pkt_in_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe2_pkt_in_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe2_pkt_in, *PTR_Cap_ppa_csr_CNT_ppa_pe2_pkt_in;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe2                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 534 */
typedef struct {
   volatile uint32_t CNT_ppa_pe2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe2_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe2, *PTR_Cap_ppa_csr_CNT_ppa_pe2;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe2_phv_out             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 541 */
typedef struct {
   volatile uint32_t CNT_ppa_pe2_phv_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe2_phv_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe2_phv_out, *PTR_Cap_ppa_csr_CNT_ppa_pe2_phv_out;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe3_pkt_in              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 548 */
typedef struct {
   volatile uint32_t CNT_ppa_pe3_pkt_in_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe3_pkt_in_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe3_pkt_in, *PTR_Cap_ppa_csr_CNT_ppa_pe3_pkt_in;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe3                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 555 */
typedef struct {
   volatile uint32_t CNT_ppa_pe3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe3_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe3, *PTR_Cap_ppa_csr_CNT_ppa_pe3;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe3_phv_out             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 562 */
typedef struct {
   volatile uint32_t CNT_ppa_pe3_phv_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe3_phv_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe3_phv_out, *PTR_Cap_ppa_csr_CNT_ppa_pe3_phv_out;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe4_pkt_in              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 569 */
typedef struct {
   volatile uint32_t CNT_ppa_pe4_pkt_in_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe4_pkt_in_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe4_pkt_in, *PTR_Cap_ppa_csr_CNT_ppa_pe4_pkt_in;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe4                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 576 */
typedef struct {
   volatile uint32_t CNT_ppa_pe4_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe4_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe4, *PTR_Cap_ppa_csr_CNT_ppa_pe4;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe4_phv_out             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 583 */
typedef struct {
   volatile uint32_t CNT_ppa_pe4_phv_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe4_phv_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe4_phv_out, *PTR_Cap_ppa_csr_CNT_ppa_pe4_phv_out;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe5_pkt_in              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 590 */
typedef struct {
   volatile uint32_t CNT_ppa_pe5_pkt_in_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe5_pkt_in_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe5_pkt_in, *PTR_Cap_ppa_csr_CNT_ppa_pe5_pkt_in;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe5                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 597 */
typedef struct {
   volatile uint32_t CNT_ppa_pe5_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe5_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe5, *PTR_Cap_ppa_csr_CNT_ppa_pe5;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe5_phv_out             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 604 */
typedef struct {
   volatile uint32_t CNT_ppa_pe5_phv_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe5_phv_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe5_phv_out, *PTR_Cap_ppa_csr_CNT_ppa_pe5_phv_out;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe6_pkt_in              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 611 */
typedef struct {
   volatile uint32_t CNT_ppa_pe6_pkt_in_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe6_pkt_in_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe6_pkt_in, *PTR_Cap_ppa_csr_CNT_ppa_pe6_pkt_in;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe6                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 618 */
typedef struct {
   volatile uint32_t CNT_ppa_pe6_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe6_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe6, *PTR_Cap_ppa_csr_CNT_ppa_pe6;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe6_phv_out             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 625 */
typedef struct {
   volatile uint32_t CNT_ppa_pe6_phv_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe6_phv_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe6_phv_out, *PTR_Cap_ppa_csr_CNT_ppa_pe6_phv_out;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe7_pkt_in              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 632 */
typedef struct {
   volatile uint32_t CNT_ppa_pe7_pkt_in_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe7_pkt_in_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe7_pkt_in, *PTR_Cap_ppa_csr_CNT_ppa_pe7_pkt_in;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe7                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 639 */
typedef struct {
   volatile uint32_t CNT_ppa_pe7_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe7_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe7, *PTR_Cap_ppa_csr_CNT_ppa_pe7;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe7_phv_out             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 646 */
typedef struct {
   volatile uint32_t CNT_ppa_pe7_phv_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe7_phv_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe7_phv_out, *PTR_Cap_ppa_csr_CNT_ppa_pe7_phv_out;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe8_pkt_in              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 653 */
typedef struct {
   volatile uint32_t CNT_ppa_pe8_pkt_in_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe8_pkt_in_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe8_pkt_in, *PTR_Cap_ppa_csr_CNT_ppa_pe8_pkt_in;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe8                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 660 */
typedef struct {
   volatile uint32_t CNT_ppa_pe8_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe8_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe8, *PTR_Cap_ppa_csr_CNT_ppa_pe8;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe8_phv_out             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 667 */
typedef struct {
   volatile uint32_t CNT_ppa_pe8_phv_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe8_phv_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe8_phv_out, *PTR_Cap_ppa_csr_CNT_ppa_pe8_phv_out;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe9_pkt_in              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 674 */
typedef struct {
   volatile uint32_t CNT_ppa_pe9_pkt_in_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe9_pkt_in_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe9_pkt_in, *PTR_Cap_ppa_csr_CNT_ppa_pe9_pkt_in;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe9                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 681 */
typedef struct {
   volatile uint32_t CNT_ppa_pe9_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe9_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe9, *PTR_Cap_ppa_csr_CNT_ppa_pe9;

/* Typedef for Wide Register: cap_ppa_csr::CNT_ppa_pe9_phv_out             */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 688 */
typedef struct {
   volatile uint32_t CNT_ppa_pe9_phv_out_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ppa_pe9_phv_out_1_2; /**< Offset 0x4 (R/W) */
} Cap_ppa_csr_CNT_ppa_pe9_phv_out, *PTR_Cap_ppa_csr_CNT_ppa_pe9_phv_out;

/* Typedef for Group: cap_ppa_csr::int_groups                              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 696 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_ppa_csr_int_groups, *PTR_Cap_ppa_csr_int_groups;

/* Typedef for Group: cap_ppa_csr::int_bndl0                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 714 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_bndl0, *PTR_Cap_ppa_csr_int_bndl0;

/* Typedef for Group: cap_ppa_csr::int_bndl1                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 715 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_bndl1, *PTR_Cap_ppa_csr_int_bndl1;

/* Typedef for Group: cap_ppa_csr::int_ecc                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 716 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_ecc, *PTR_Cap_ppa_csr_int_ecc;

/* Typedef for Group: cap_ppa_csr::int_fifo1                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 722 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_fifo1, *PTR_Cap_ppa_csr_int_fifo1;

/* Typedef for Group: cap_ppa_csr::int_fifo2                               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 754 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_fifo2, *PTR_Cap_ppa_csr_int_fifo2;

/* Typedef for Group: cap_ppa_csr::int_pe0                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 762 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pe0, *PTR_Cap_ppa_csr_int_pe0;

/* Typedef for Group: cap_ppa_csr::int_pe1                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 773 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pe1, *PTR_Cap_ppa_csr_int_pe1;

/* Typedef for Group: cap_ppa_csr::int_pe2                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 784 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pe2, *PTR_Cap_ppa_csr_int_pe2;

/* Typedef for Group: cap_ppa_csr::int_pe3                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 795 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pe3, *PTR_Cap_ppa_csr_int_pe3;

/* Typedef for Group: cap_ppa_csr::int_pe4                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 806 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pe4, *PTR_Cap_ppa_csr_int_pe4;

/* Typedef for Group: cap_ppa_csr::int_pe5                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 817 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pe5, *PTR_Cap_ppa_csr_int_pe5;

/* Typedef for Group: cap_ppa_csr::int_pe6                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 828 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pe6, *PTR_Cap_ppa_csr_int_pe6;

/* Typedef for Group: cap_ppa_csr::int_pe7                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 839 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pe7, *PTR_Cap_ppa_csr_int_pe7;

/* Typedef for Group: cap_ppa_csr::int_pe8                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 850 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pe8, *PTR_Cap_ppa_csr_int_pe8;

/* Typedef for Group: cap_ppa_csr::int_pe9                                 */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 861 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pe9, *PTR_Cap_ppa_csr_int_pe9;

/* Typedef for Group: cap_ppa_csr::int_pa                                  */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 872 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_pa, *PTR_Cap_ppa_csr_int_pa;

/* Typedef for Group: cap_ppa_csr::int_intf                                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 895 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_intf, *PTR_Cap_ppa_csr_int_intf;

/* Typedef for Wide Register: cap_ppa_csr::sta_bndl0_state_lkp_sram        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 938 */
typedef struct {
   volatile uint32_t sta_bndl0_state_lkp_sram_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_bndl0_state_lkp_sram_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_bndl0_state_lkp_sram_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_ppa_csr_sta_bndl0_state_lkp_sram,
  *PTR_Cap_ppa_csr_sta_bndl0_state_lkp_sram;

/* Typedef for Wide Register: cap_ppa_csr::sta_bndl1_state_lkp_sram        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 956 */
typedef struct {
   volatile uint32_t sta_bndl1_state_lkp_sram_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_bndl1_state_lkp_sram_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_bndl1_state_lkp_sram_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_ppa_csr_sta_bndl1_state_lkp_sram,
  *PTR_Cap_ppa_csr_sta_bndl1_state_lkp_sram;

/* Typedef for Wide Register: cap_ppa_csr::cfg_sw_phv_config               */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1147 */
typedef struct {
   volatile uint32_t cfg_sw_phv_config_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_sw_phv_config_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_sw_phv_config_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_sw_phv_config_3_4; /**< Offset 0xc (R/W) */
} Cap_ppa_csr_cfg_sw_phv_config, *PTR_Cap_ppa_csr_cfg_sw_phv_config;

/* Typedef for Wide Register: cap_ppa_csr::sta_sw_phv_state                */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1156 */
typedef struct {
   volatile uint32_t sta_sw_phv_state_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_sw_phv_state_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_sw_phv_state_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_ppa_csr_sta_sw_phv_state, *PTR_Cap_ppa_csr_sta_sw_phv_state;

/* Typedef for Wide Register: cap_ppa_csr::dhs_sw_phv_mem::entry           */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1172 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_ppa_csr_dhs_sw_phv_mem_entry, *PTR_Cap_ppa_csr_dhs_sw_phv_mem_entry;

/* Typedef for Wide Memory: cap_ppa_csr::dhs_sw_phv_mem                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1164 */
typedef struct {
   volatile Cap_ppa_csr_dhs_sw_phv_mem_entry entry[0x10]; /**< Offset 0x0 (R/W) */
} Cap_ppa_csr_dhs_sw_phv_mem, *PTR_Cap_ppa_csr_dhs_sw_phv_mem;

/* Typedef for Group: cap_ppa_csr::int_sw_phv_mem                          */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1198 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_ppa_csr_int_sw_phv_mem, *PTR_Cap_ppa_csr_int_sw_phv_mem;

/* Typedef for Wide Register: cap_ppa_csr::sta_reorder                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1219 */
typedef struct {
   volatile uint32_t sta_reorder_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_reorder_1_2; /**< Offset 0x4 (R) */
} Cap_ppa_csr_sta_reorder, *PTR_Cap_ppa_csr_sta_reorder;

/* Typedef for Wide Register: cap_ppa_csr::sta_pe0                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1256 */
typedef struct {
   volatile uint32_t sta_pe0_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pe0_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pe0_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pe0_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_pe0, *PTR_Cap_ppa_csr_sta_pe0;

/* Typedef for Wide Register: cap_ppa_csr::sta_pe1                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1264 */
typedef struct {
   volatile uint32_t sta_pe1_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pe1_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pe1_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pe1_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_pe1, *PTR_Cap_ppa_csr_sta_pe1;

/* Typedef for Wide Register: cap_ppa_csr::sta_pe2                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1272 */
typedef struct {
   volatile uint32_t sta_pe2_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pe2_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pe2_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pe2_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_pe2, *PTR_Cap_ppa_csr_sta_pe2;

/* Typedef for Wide Register: cap_ppa_csr::sta_pe3                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1280 */
typedef struct {
   volatile uint32_t sta_pe3_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pe3_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pe3_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pe3_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_pe3, *PTR_Cap_ppa_csr_sta_pe3;

/* Typedef for Wide Register: cap_ppa_csr::sta_pe4                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1288 */
typedef struct {
   volatile uint32_t sta_pe4_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pe4_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pe4_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pe4_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_pe4, *PTR_Cap_ppa_csr_sta_pe4;

/* Typedef for Wide Register: cap_ppa_csr::sta_pe5                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1296 */
typedef struct {
   volatile uint32_t sta_pe5_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pe5_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pe5_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pe5_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_pe5, *PTR_Cap_ppa_csr_sta_pe5;

/* Typedef for Wide Register: cap_ppa_csr::sta_pe6                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1304 */
typedef struct {
   volatile uint32_t sta_pe6_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pe6_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pe6_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pe6_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_pe6, *PTR_Cap_ppa_csr_sta_pe6;

/* Typedef for Wide Register: cap_ppa_csr::sta_pe7                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1312 */
typedef struct {
   volatile uint32_t sta_pe7_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pe7_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pe7_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pe7_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_pe7, *PTR_Cap_ppa_csr_sta_pe7;

/* Typedef for Wide Register: cap_ppa_csr::sta_pe8                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1320 */
typedef struct {
   volatile uint32_t sta_pe8_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pe8_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pe8_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pe8_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_pe8, *PTR_Cap_ppa_csr_sta_pe8;

/* Typedef for Wide Register: cap_ppa_csr::sta_pe9                         */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1328 */
typedef struct {
   volatile uint32_t sta_pe9_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pe9_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pe9_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pe9_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_pe9, *PTR_Cap_ppa_csr_sta_pe9;

/* Typedef for Wide Register: cap_ppa_csr::sta_fifo                        */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1346 */
typedef struct {
   volatile uint32_t sta_fifo_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_fifo_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_fifo_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_ppa_csr_sta_fifo, *PTR_Cap_ppa_csr_sta_fifo;

/* Typedef for Wide Register: cap_ppa_csr::sta_bndl0                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1427 */
typedef struct {
   volatile uint32_t sta_bndl0_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_bndl0_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_bndl0_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_bndl0_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_bndl0, *PTR_Cap_ppa_csr_sta_bndl0;

/* Typedef for Wide Register: cap_ppa_csr::sta_bndl1                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1431 */
typedef struct {
   volatile uint32_t sta_bndl1_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t sta_bndl1_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t sta_bndl1_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t sta_bndl1_3_4; /**< Offset 0xc (R) */
} Cap_ppa_csr_sta_bndl1, *PTR_Cap_ppa_csr_sta_bndl1;

/* Typedef for Wide Register: cap_ppa_csr::dhs_dbg_mem::entry              */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1457 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   volatile uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_ppa_csr_dhs_dbg_mem_entry, *PTR_Cap_ppa_csr_dhs_dbg_mem_entry;

/* Typedef for Wide Memory: cap_ppa_csr::dhs_dbg_mem                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1450 */
typedef struct {
   volatile Cap_ppa_csr_dhs_dbg_mem_entry entry[0x100]; /**< Offset 0x0 (R/W) */
} Cap_ppa_csr_dhs_dbg_mem, *PTR_Cap_ppa_csr_dhs_dbg_mem;

/* Typedef for Wide Register: cap_ppa_csr::cfg_spare                       */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1468 */
typedef struct {
   volatile uint32_t cfg_spare_0_16; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_spare_1_16; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_spare_2_16; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_spare_3_16; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_spare_4_16; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_spare_5_16; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_spare_6_16; /**< Offset 0x18 (R/W) */
   volatile uint32_t cfg_spare_7_16; /**< Offset 0x1c (R/W) */
   volatile uint32_t cfg_spare_8_16; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_spare_9_16; /**< Offset 0x24 (R/W) */
   volatile uint32_t cfg_spare_10_16; /**< Offset 0x28 (R/W) */
   volatile uint32_t cfg_spare_11_16; /**< Offset 0x2c (R/W) */
   volatile uint32_t cfg_spare_12_16; /**< Offset 0x30 (R/W) */
   volatile uint32_t cfg_spare_13_16; /**< Offset 0x34 (R/W) */
   volatile uint32_t cfg_spare_14_16; /**< Offset 0x38 (R/W) */
   volatile uint32_t cfg_spare_15_16; /**< Offset 0x3c (R/W) */
} Cap_ppa_csr_cfg_spare, *PTR_Cap_ppa_csr_cfg_spare;

/* Typedef for Wide Register: cap_ppa_csr::cfg_preparse                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1484 */
typedef struct {
   volatile uint32_t cfg_preparse_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_preparse_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_preparse_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_preparse_3_4; /**< Offset 0xc (R/W) */
} Cap_ppa_csr_cfg_preparse, *PTR_Cap_ppa_csr_cfg_preparse;

/* Typedef for Wide Register: cap_ppa_csr::CNT_preparse                    */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1508 */
typedef struct {
   volatile uint32_t CNT_preparse_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_preparse_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_preparse_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t CNT_preparse_3_4; /**< Offset 0xc (R/W) */
} Cap_ppa_csr_CNT_preparse, *PTR_Cap_ppa_csr_CNT_preparse;

/* Typedef for Addressmap: cap_ppa_csr                                     */
/* Source filename: /home/pkaplan/workarea/pensando_2/asic/capri/verif/common/csr_gen/ppa.gcsr, line: 1516 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t rdintr; /**< Offset 0x4 (R/W) */
   volatile Cap_ppa_csr_cfg_ctrl cfg_ctrl; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_ctrl_thresh; /**< Offset 0x10 (R/W) */
   uint8_t _pad0[0x6c];
   volatile Cap_ppa_csr_cfg_init_profile cfg_init_profile[0x10]; /**< Offset 0x80 (R/W) */
   uint8_t _pad1[0x3f00];
   Cap_ppa_csr_dhs_bndl0_state_lkp_tcam dhs_bndl0_state_lkp_tcam; /**< Offset 0x4000 (R/W) */
   volatile uint32_t cfg_bndl0_state_lkp_tcam_grst; /**< Offset 0x8000 (R/W) */
   uint8_t _pad2[0xc];
   volatile Cap_ppa_csr_cfg_bndl0_state_lkp_tcam_ind cfg_bndl0_state_lkp_tcam_ind; /**< Offset 0x8010 (R/W) */
   volatile uint32_t sta_bndl0_state_lkp_tcam_ind; /**< Offset 0x8020 (R) */
   Cap_ppa_csr_dhs_bndl0_state_lkp_tcam_ind dhs_bndl0_state_lkp_tcam_ind; /**< Offset 0x8024 (R/W) */
   uint8_t _pad3[0x7fd8];
   Cap_ppa_csr_dhs_bndl0_state_lkp_sram dhs_bndl0_state_lkp_sram; /**< Offset 0x10000 (R/W) */
   Cap_ppa_csr_dhs_bndl1_state_lkp_tcam dhs_bndl1_state_lkp_tcam; /**< Offset 0x20000 (R/W) */
   volatile uint32_t cfg_bndl1_state_lkp_tcam_grst; /**< Offset 0x24000 (R/W) */
   uint8_t _pad4[0xc];
   volatile Cap_ppa_csr_cfg_bndl1_state_lkp_tcam_ind cfg_bndl1_state_lkp_tcam_ind; /**< Offset 0x24010 (R/W) */
   volatile uint32_t sta_bndl1_state_lkp_tcam_ind; /**< Offset 0x24020 (R) */
   Cap_ppa_csr_dhs_bndl1_state_lkp_tcam_ind dhs_bndl1_state_lkp_tcam_ind; /**< Offset 0x24024 (R/W) */
   uint8_t _pad5[0xbfd8];
   Cap_ppa_csr_dhs_bndl1_state_lkp_sram dhs_bndl1_state_lkp_sram; /**< Offset 0x30000 (R/W) */
   volatile Cap_ppa_csr_cfg_crc_profile cfg_crc_profile[0x8]; /**< Offset 0x40000 (R/W) */
   volatile Cap_ppa_csr_cfg_crc_mask_profile cfg_crc_mask_profile[0x4]; /**< Offset 0x40040 (R/W) */
   volatile Cap_ppa_csr_cfg_csum_profile cfg_csum_profile[0x8]; /**< Offset 0x40080 (R/W) */
   volatile Cap_ppa_csr_cfg_csum_phdr_profile cfg_csum_phdr_profile[0x8]; /**< Offset 0x40100 (R/W) */
   volatile uint32_t cfg_len_chk_profile[0x4]; /**< Offset 0x40140 (R/W) */
   volatile uint32_t cfg_align_chk_profile[0x4]; /**< Offset 0x40150 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pb CNT_ppa_pb; /**< Offset 0x40160 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_dp CNT_ppa_dp; /**< Offset 0x40170 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_ma CNT_ppa_ma; /**< Offset 0x40180 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_sw_phv CNT_ppa_sw_phv; /**< Offset 0x40190 (R/W) */
   uint8_t _pad6[0x8];
   volatile Cap_ppa_csr_CNT_ppa_ohi CNT_ppa_ohi; /**< Offset 0x401a0 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe0_pkt_in CNT_ppa_pe0_pkt_in; /**< Offset 0x401b0 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe0 CNT_ppa_pe0; /**< Offset 0x401b8 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe0_phv_out CNT_ppa_pe0_phv_out; /**< Offset 0x401c0 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe1_pkt_in CNT_ppa_pe1_pkt_in; /**< Offset 0x401c8 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe1 CNT_ppa_pe1; /**< Offset 0x401d0 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe1_phv_out CNT_ppa_pe1_phv_out; /**< Offset 0x401d8 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe2_pkt_in CNT_ppa_pe2_pkt_in; /**< Offset 0x401e0 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe2 CNT_ppa_pe2; /**< Offset 0x401e8 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe2_phv_out CNT_ppa_pe2_phv_out; /**< Offset 0x401f0 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe3_pkt_in CNT_ppa_pe3_pkt_in; /**< Offset 0x401f8 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe3 CNT_ppa_pe3; /**< Offset 0x40200 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe3_phv_out CNT_ppa_pe3_phv_out; /**< Offset 0x40208 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe4_pkt_in CNT_ppa_pe4_pkt_in; /**< Offset 0x40210 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe4 CNT_ppa_pe4; /**< Offset 0x40218 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe4_phv_out CNT_ppa_pe4_phv_out; /**< Offset 0x40220 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe5_pkt_in CNT_ppa_pe5_pkt_in; /**< Offset 0x40228 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe5 CNT_ppa_pe5; /**< Offset 0x40230 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe5_phv_out CNT_ppa_pe5_phv_out; /**< Offset 0x40238 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe6_pkt_in CNT_ppa_pe6_pkt_in; /**< Offset 0x40240 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe6 CNT_ppa_pe6; /**< Offset 0x40248 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe6_phv_out CNT_ppa_pe6_phv_out; /**< Offset 0x40250 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe7_pkt_in CNT_ppa_pe7_pkt_in; /**< Offset 0x40258 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe7 CNT_ppa_pe7; /**< Offset 0x40260 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe7_phv_out CNT_ppa_pe7_phv_out; /**< Offset 0x40268 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe8_pkt_in CNT_ppa_pe8_pkt_in; /**< Offset 0x40270 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe8 CNT_ppa_pe8; /**< Offset 0x40278 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe8_phv_out CNT_ppa_pe8_phv_out; /**< Offset 0x40280 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe9_pkt_in CNT_ppa_pe9_pkt_in; /**< Offset 0x40288 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe9 CNT_ppa_pe9; /**< Offset 0x40290 (R/W) */
   volatile Cap_ppa_csr_CNT_ppa_pe9_phv_out CNT_ppa_pe9_phv_out; /**< Offset 0x40298 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x402a0 (R/W) */
   uint8_t _pad7[0xc];
   Cap_ppa_csr_int_groups int_groups; /**< Offset 0x402b0 (R/W) */
   Cap_ppa_csr_int_bndl0 int_bndl0; /**< Offset 0x402c0 (R/W) */
   Cap_ppa_csr_int_bndl1 int_bndl1; /**< Offset 0x402d0 (R/W) */
   Cap_ppa_csr_int_ecc int_ecc; /**< Offset 0x402e0 (R/W) */
   Cap_ppa_csr_int_fifo1 int_fifo1; /**< Offset 0x402f0 (R/W) */
   Cap_ppa_csr_int_fifo2 int_fifo2; /**< Offset 0x40300 (R/W) */
   Cap_ppa_csr_int_pe0 int_pe0; /**< Offset 0x40310 (R/W) */
   Cap_ppa_csr_int_pe1 int_pe1; /**< Offset 0x40320 (R/W) */
   Cap_ppa_csr_int_pe2 int_pe2; /**< Offset 0x40330 (R/W) */
   Cap_ppa_csr_int_pe3 int_pe3; /**< Offset 0x40340 (R/W) */
   Cap_ppa_csr_int_pe4 int_pe4; /**< Offset 0x40350 (R/W) */
   Cap_ppa_csr_int_pe5 int_pe5; /**< Offset 0x40360 (R/W) */
   Cap_ppa_csr_int_pe6 int_pe6; /**< Offset 0x40370 (R/W) */
   Cap_ppa_csr_int_pe7 int_pe7; /**< Offset 0x40380 (R/W) */
   Cap_ppa_csr_int_pe8 int_pe8; /**< Offset 0x40390 (R/W) */
   Cap_ppa_csr_int_pe9 int_pe9; /**< Offset 0x403a0 (R/W) */
   Cap_ppa_csr_int_pa int_pa; /**< Offset 0x403b0 (R/W) */
   Cap_ppa_csr_int_intf int_intf; /**< Offset 0x403c0 (R/W) */
   volatile uint32_t cfg_pkt_mem; /**< Offset 0x403d0 (R/W) */
   volatile uint32_t sta_pkt_mem; /**< Offset 0x403d4 (R) */
   volatile uint32_t cfg_bndl0_state_lkp_sram; /**< Offset 0x403d8 (R/W) */
   uint8_t _pad8[0x4];
   volatile Cap_ppa_csr_sta_bndl0_state_lkp_sram sta_bndl0_state_lkp_sram; /**< Offset 0x403e0 (R) */
   volatile uint32_t cfg_bndl1_state_lkp_sram; /**< Offset 0x403f0 (R/W) */
   uint8_t _pad9[0xc];
   volatile Cap_ppa_csr_sta_bndl1_state_lkp_sram sta_bndl1_state_lkp_sram; /**< Offset 0x40400 (R) */
   volatile uint32_t cfg_bndl0_inq_mem; /**< Offset 0x40410 (R/W) */
   volatile uint32_t sta_bndl0_inq_mem; /**< Offset 0x40414 (R) */
   volatile uint32_t cfg_bndl1_inq_mem; /**< Offset 0x40418 (R/W) */
   volatile uint32_t sta_bndl1_inq_mem; /**< Offset 0x4041c (R) */
   volatile uint32_t cfg_outq_phv_mem; /**< Offset 0x40420 (R/W) */
   volatile uint32_t sta_outq_phv_mem; /**< Offset 0x40424 (R) */
   volatile uint32_t cfg_outq_ohi_mem; /**< Offset 0x40428 (R/W) */
   volatile uint32_t sta_outq_ohi_mem; /**< Offset 0x4042c (R) */
   volatile uint32_t cfg_bndl0_state_lkp_tcam; /**< Offset 0x40430 (R/W) */
   volatile uint32_t sta_bndl0_state_lkp_tcam; /**< Offset 0x40434 (R) */
   volatile uint32_t cfg_bndl1_state_lkp_tcam; /**< Offset 0x40438 (R/W) */
   volatile uint32_t sta_bndl1_state_lkp_tcam; /**< Offset 0x4043c (R) */
   volatile uint32_t cfg_pe0_phv_mem; /**< Offset 0x40440 (R/W) */
   volatile uint32_t sta_pe0_phv_mem; /**< Offset 0x40444 (R) */
   volatile uint32_t cfg_pe1_phv_mem; /**< Offset 0x40448 (R/W) */
   volatile uint32_t sta_pe1_phv_mem; /**< Offset 0x4044c (R) */
   volatile uint32_t cfg_pe2_phv_mem; /**< Offset 0x40450 (R/W) */
   volatile uint32_t sta_pe2_phv_mem; /**< Offset 0x40454 (R) */
   volatile uint32_t cfg_pe3_phv_mem; /**< Offset 0x40458 (R/W) */
   volatile uint32_t sta_pe3_phv_mem; /**< Offset 0x4045c (R) */
   volatile uint32_t cfg_pe4_phv_mem; /**< Offset 0x40460 (R/W) */
   volatile uint32_t sta_pe4_phv_mem; /**< Offset 0x40464 (R) */
   volatile uint32_t cfg_pe5_phv_mem; /**< Offset 0x40468 (R/W) */
   volatile uint32_t sta_pe5_phv_mem; /**< Offset 0x4046c (R) */
   volatile uint32_t cfg_pe6_phv_mem; /**< Offset 0x40470 (R/W) */
   volatile uint32_t sta_pe6_phv_mem; /**< Offset 0x40474 (R) */
   volatile uint32_t cfg_pe7_phv_mem; /**< Offset 0x40478 (R/W) */
   volatile uint32_t sta_pe7_phv_mem; /**< Offset 0x4047c (R) */
   volatile uint32_t cfg_pe8_phv_mem; /**< Offset 0x40480 (R/W) */
   volatile uint32_t sta_pe8_phv_mem; /**< Offset 0x40484 (R) */
   volatile uint32_t cfg_pe9_phv_mem; /**< Offset 0x40488 (R/W) */
   volatile uint32_t sta_pe9_phv_mem; /**< Offset 0x4048c (R) */
   volatile uint32_t cfg_sw_phv_global; /**< Offset 0x40490 (R/W) */
   uint8_t _pad10[0xc];
   volatile uint32_t cfg_sw_phv_control[0x8]; /**< Offset 0x404a0 (R/W) */
   uint8_t _pad11[0x40];
   volatile Cap_ppa_csr_cfg_sw_phv_config cfg_sw_phv_config[0x8]; /**< Offset 0x40500 (R/W) */
   volatile Cap_ppa_csr_sta_sw_phv_state sta_sw_phv_state[0x8]; /**< Offset 0x40580 (R) */
   uint8_t _pad12[0x200];
   Cap_ppa_csr_dhs_sw_phv_mem dhs_sw_phv_mem; /**< Offset 0x40800 (R/W) */
   volatile uint32_t cfg_sw_phv_mem; /**< Offset 0x41000 (R/W) */
   volatile uint32_t sta_sw_phv_mem; /**< Offset 0x41004 (R) */
   uint8_t _pad13[0x8];
   Cap_ppa_csr_int_sw_phv_mem int_sw_phv_mem; /**< Offset 0x41010 (R/W) */
   volatile uint32_t sta_reorder_phv_not_sop_err; /**< Offset 0x41020 (R) */
   uint8_t _pad14[0x4];
   volatile Cap_ppa_csr_sta_reorder sta_reorder; /**< Offset 0x41028 (R) */
   volatile uint32_t sta_csum0; /**< Offset 0x41030 (R) */
   volatile uint32_t sta_csum1; /**< Offset 0x41034 (R) */
   volatile uint32_t sta_csum2; /**< Offset 0x41038 (R) */
   volatile uint32_t sta_csum3; /**< Offset 0x4103c (R) */
   volatile uint32_t sta_csum4; /**< Offset 0x41040 (R) */
   volatile uint32_t sta_chkr_seq_id; /**< Offset 0x41044 (R) */
   uint8_t _pad15[0x8];
   volatile Cap_ppa_csr_sta_pe0 sta_pe0; /**< Offset 0x41050 (R) */
   volatile Cap_ppa_csr_sta_pe1 sta_pe1; /**< Offset 0x41060 (R) */
   volatile Cap_ppa_csr_sta_pe2 sta_pe2; /**< Offset 0x41070 (R) */
   volatile Cap_ppa_csr_sta_pe3 sta_pe3; /**< Offset 0x41080 (R) */
   volatile Cap_ppa_csr_sta_pe4 sta_pe4; /**< Offset 0x41090 (R) */
   volatile Cap_ppa_csr_sta_pe5 sta_pe5; /**< Offset 0x410a0 (R) */
   volatile Cap_ppa_csr_sta_pe6 sta_pe6; /**< Offset 0x410b0 (R) */
   volatile Cap_ppa_csr_sta_pe7 sta_pe7; /**< Offset 0x410c0 (R) */
   volatile Cap_ppa_csr_sta_pe8 sta_pe8; /**< Offset 0x410d0 (R) */
   volatile Cap_ppa_csr_sta_pe9 sta_pe9; /**< Offset 0x410e0 (R) */
   volatile uint32_t sta_bndl0_state_lkp; /**< Offset 0x410f0 (R) */
   volatile uint32_t sta_bndl1_state_lkp; /**< Offset 0x410f4 (R) */
   uint8_t _pad16[0x8];
   volatile Cap_ppa_csr_sta_fifo sta_fifo; /**< Offset 0x41100 (R) */
   volatile Cap_ppa_csr_sta_bndl0 sta_bndl0; /**< Offset 0x41110 (R) */
   volatile Cap_ppa_csr_sta_bndl1 sta_bndl1; /**< Offset 0x41120 (R) */
   volatile uint32_t sta_pe_alloc; /**< Offset 0x41130 (R) */
   volatile uint32_t cfg_debug_ctrl; /**< Offset 0x41134 (R/W) */
   uint8_t _pad17[0x6ec8];
   Cap_ppa_csr_dhs_dbg_mem dhs_dbg_mem; /**< Offset 0x48000 (R/W) */
   volatile uint32_t cfg_debug_port; /**< Offset 0x50000 (R/W) */
   uint8_t _pad18[0x3c];
   volatile Cap_ppa_csr_cfg_spare cfg_spare; /**< Offset 0x50040 (R/W) */
   volatile uint32_t cfg_spare_dbg; /**< Offset 0x50080 (R/W) */
   uint8_t _pad19[0xc];
   volatile Cap_ppa_csr_cfg_preparse cfg_preparse; /**< Offset 0x50090 (R/W) */
   volatile uint32_t sta_preparse; /**< Offset 0x500a0 (R) */
   uint8_t _pad20[0xc];
   volatile Cap_ppa_csr_CNT_preparse CNT_preparse; /**< Offset 0x500b0 (R/W) */
   uint8_t _pad21[0x2ff40];
} Cap_ppa_csr, *PTR_Cap_ppa_csr;
#endif

#endif
