<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html lang="en" xml:lang="en" xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta content="text/html; charset=utf-8" http-equiv="Content-type"/>
  <meta content="en-us" http-equiv="Content-Language"/>
  <title>
   /hacklab-kurssi-digi-3
  </title>
 </head>
 <body>
  Tämä sivu:
  <a href="./hacklab-kurssi-digi-3.html">
   https://kirjoitusalusta.fi/hacklab-kurssi-digi-3
  </a>
  <br/>
  <br/>
  Torstai 16.6.2016:
  <br/>
  <br/>
  <b>
   ----------------------------------------------------------------------------------------
  </b>
  <br/>
  <br/>
  // main.v
  <br/>
  <br/>
  `timescale 1ns / 1ps
  <br/>
  `default_nettype none
  <br/>
  <br/>
  <br/>
  module Main #(
  <br/>
  parameter                    EXTERNAL_CLOCK_FREQUENCY_MHZ = 50.0,
  <br/>
  parameter                    EXTERNAL_CLOCK_PERIOD_NS = 1000.0/EXTERNAL_CLOCK_FREQUENCY_MHZ
  <br/>
  ) (
  <br/>
  input wire                     EXTERNAL_CLOCK,
  <br/>
  <br/>
  input wire        [4-1:0]        SWITCH,
  <br/>
  output wire     [8-1:0]        LED
  <br/>
  );
  <br/>
  <br/>
  initial $display("Main # EXTERNAL_CLOCK_FREQUENCY_MHZ = %.3f", EXTERNAL_CLOCK_FREQUENCY_MHZ);
  <br/>
  initial $display("Main # EXTERNAL_CLOCK_PERIOD_NS = %.3f", EXTERNAL_CLOCK_PERIOD_NS);
  <br/>
  <br/>
  parameter CPU_CLOCK_MULTIPLY =    8;
  <br/>
  parameter CPU_CLOCK_DIVIDE =    40;
  <br/>
  parameter CPU_CLOCK_MHZ =            (EXTERNAL_CLOCK_FREQUENCY_MHZ*1.0*CPU_CLOCK_MULTIPLY)/CPU_CLOCK_DIVIDE;
  <br/>
  <br/>
  initial $display("Main # CPU_CLOCK_MHZ = %.3f", CPU_CLOCK_MHZ);
  <br/>
  <br/>
  wire     external_clock;
  <br/>
  IBUFG ibufg0(
  <br/>
  .I(EXTERNAL_CLOCK),
  <br/>
  .O(external_clock)
  <br/>
  );
  <br/>
  <br/>
  wire     cpu_clock;
  <br/>
  ClockScaler #(
  <br/>
  .INPUT_CLOCK_PERIOD_NS(EXTERNAL_CLOCK_PERIOD_NS),
  <br/>
  .MULTIPLY(CPU_CLOCK_MULTIPLY),
  <br/>
  .DIVIDE(CPU_CLOCK_DIVIDE)
  <br/>
  ) clock_scaler(
  <br/>
  .input_clock(external_clock),
  <br/>
  .output_clock(cpu_clock)
  <br/>
  );
  <br/>
  <br/>
  reg [23-1:0]    cpu_scaler = 1'd0;
  <br/>
  <br/>
  always @(posedge cpu_clock) begin
  <br/>
  cpu_scaler &lt;= cpu_scaler + 1'd1;
  <br/>
  end
  <br/>
  <br/>
  TurpoCPU turpo_cpu(
  <br/>
  .clock(cpu_clock),
  <br/>
  .enable(cpu_scaler == 1'd0),
  <br/>
  .in0({4'b0000, SWITCH}),
  <br/>
  .out0(LED)
  <br/>
  );
  <br/>
  <br/>
  <br/>
  endmodule
  <br/>
  <br/>
  <b>
   ----------------------------------------------------------------------------------------
  </b>
  <br/>
  <br/>
  // clock.v
  <br/>
  <br/>
  `timescale 1ns / 1ps
  <br/>
  `default_nettype none
  <br/>
  <br/>
  <br/>
  module ClockScaler #(
  <br/>
  parameter                    INPUT_CLOCK_PERIOD_NS = 0,
  <br/>
  parameter                    MULTIPLY = 2,                    // Multiply value 2..256
  <br/>
  parameter                    DIVIDE = 2                        // Divide value  1..256
  <br/>
  ) (
  <br/>
  input    wire                 input_clock,
  <br/>
  output    wire                 output_clock
  <br/>
  );
  <br/>
  <br/>
  /*
  <br/>
  DCM_CLKGEN #(
  <br/>
  .CLKIN_PERIOD(INPUT_CLOCK_PERIOD_NS),        // Input clock period specified in ns
  <br/>
  .CLKFX_MULTIPLY(MULTIPLY),                     // Multiply value - M - (2-256)
  <br/>
  .CLKFX_DIVIDE(DIVIDE),                         // Divide value - D - (1-256)
  <br/>
  .SPREAD_SPECTRUM("NONE"),                   // Spread Spectrum mode "NONE", "CENTER_LOW_SPREAD", "CENTER_HIGH_SPREAD", "VIDEO_LINK_M0", "VIDEO_LINK_M1" or "VIDEO_LINK_M2"
  <br/>
  .STARTUP_WAIT("TRUE")                       // Delay config DONE until DCM_CLKGEN LOCKED (TRUE/FALSE)
  <br/>
  ) dcm0(
  <br/>
  .CLKIN(input_clock),                         // 1-bit input: Input clock
  <br/>
  .RST(1'b0),                                 // 1-bit input: Reset input pin
  <br/>
  .FREEZEDCM(1'b0),                           // 1-bit input: Prevents frequency adjustments to input clock
  <br/>
  <br/>
  .PROGCLK(),                                    // 1-bit input: Clock input for M/D reconfiguration
  <br/>
  .PROGDATA(),                                   // 1-bit input: Serial data input for M/D reconfiguration
  <br/>
  .PROGEN(),                                     // 1-bit input: Active high program enable
  <br/>
  .LOCKED(),                                    // 1-bit output: Locked output
  <br/>
  .CLKFX180(),                                // 1-bit output: Generated clock output 180 degree out of phase from CLKFX.
  <br/>
  .CLKFXDV(),                                 // 1-bit output: Divided clock output
  <br/>
  .PROGDONE(),                                // 1-bit output: Active high output to indicate the successful re-programming
  <br/>
  .STATUS(),                                  // 2-bit output: DCM_CLKGEN status
  <br/>
  <br/>
  .CLKFX(output_clock)                         // 1-bit output: Generated clock output
  <br/>
  );
  <br/>
  */
  <br/>
  <br/>
  wire                                 output_clock_unbuf;
  <br/>
  wire                                 pll_feedback;
  <br/>
  PLL_BASE #(
  <br/>
  .CLKIN_PERIOD(INPUT_CLOCK_PERIOD_NS),
  <br/>
  .CLKFBOUT_MULT(MULTIPLY),                    // Multiply value 1..64
  <br/>
  .CLKOUT0_DIVIDE(DIVIDE),                    // Divide value 1..128
  <br/>
  .CLKOUT0_PHASE(0.0),
  <br/>
  .CLK_FEEDBACK("CLKFBOUT"),
  <br/>
  .COMPENSATION("INTERNAL"),
  <br/>
  .DIVCLK_DIVIDE(1),
  <br/>
  .RESET_ON_LOSS_OF_LOCK("FALSE")
  <br/>
  ) pll_base_px(
  <br/>
  .CLKIN(input_clock),
  <br/>
  .RST(1'b0),
  <br/>
  .CLKFBIN(pll_feedback),
  <br/>
  <br/>
  .CLKOUT0(output_clock_unbuf),
  <br/>
  .CLKOUT1(),
  <br/>
  .CLKOUT2(),
  <br/>
  .CLKOUT3(),
  <br/>
  .CLKOUT4(),
  <br/>
  .CLKOUT5(),
  <br/>
  <br/>
  .CLKFBOUT(pll_feedback),
  <br/>
  .LOCKED()
  <br/>
  );
  <br/>
  <br/>
  BUFG bufg_clk_px (
  <br/>
  .I(output_clock_unbuf),
  <br/>
  .O(output_clock)
  <br/>
  );
  <br/>
  <br/>
  endmodule
  <br/>
  <br/>
  <br/>
  <b>
   ----------------------------------------------------------------------------------------
  </b>
  <br/>
  <br/>
  _cpu.v
  <br/>
  // turpo
  <br/>
  `timescale 1ns / 1ps
  <br/>
  `default_nettype none
  <br/>
  <br/>
  <br/>
  module TurpoCPU(
  <br/>
  input wire                             clock,
  <br/>
  input wire                            enable,
  <br/>
  input wire        [8-1:0]                in0,
  <br/>
  output reg        [8-1:0]                out0
  <br/>
  );
  <br/>
  <br/>
  initial                            out0 = 8'b10101010;
  <br/>
  <br/>
  // Instruction opcodes
  <br/>
  parameter JMP_imm9          =     4'b0001;
  <br/>
  parameter MOVI_rd_imm6      =     4'b0010;
  <br/>
  parameter MOVX_rd_imm6      =     4'b0011;
  <br/>
  parameter ADDI_rd_imm6      =     4'b0100;
  <br/>
  //parameter SAI_rd_imm6       =     4'b0101;
  <br/>
  //parameter SLI_rd_imm6       =     4'b0110;
  <br/>
  parameter IN_rd_imm6        =     4'b0111;
  <br/>
  parameter OUT_rd_imm6       =     4'b1000;
  <br/>
  parameter ADD_rd_rs_rt      =     4'b1001;
  <br/>
  parameter SUB_rd_rs_rt      =     4'b1010;
  <br/>
  parameter AND_rd_rs_rt      =     4'b1011;
  <br/>
  parameter OR_rd_rs_rt       =     4'b1100;
  <br/>
  parameter XOR_rd_rs_rt      =     4'b1101;
  <br/>
  //parameter MUL_rd_rs_rt      =     4'b1110;
  <br/>
  //parameter UMUL_rd_rs_rt     =     4'b1111;
  <br/>
  parameter LD_rd_rs          =     7'b0000_001;
  <br/>
  parameter ST_rd_rs          =     7'b0000_010;
  <br/>
  <br/>
  parameter MOV_rd_rs         =     7'b0000_011;
  <br/>
  //parameter INCZ_rd_rs        =     7'b0000_011;
  <br/>
  //parameter DECZ_rd_rs        =     7'b0000_100;
  <br/>
  <br/>
  parameter SKPLT_rd_rs       =     7'b0000_101;
  <br/>
  parameter SKPLE_rd_rs       =     7'b0000_110;
  <br/>
  parameter SKPEQ_rd_rs       =     7'b0000_111;
  <br/>
  parameter SLL_rd            =    10'b0000_000_001;
  <br/>
  parameter SLR_rd            =    10'b0000_000_010;
  <br/>
  parameter NOT_rd            =    10'b0000_000_011;
  <br/>
  parameter NEG_rd            =    10'b0000_000_100;
  <br/>
  parameter ABS_rd            =    10'b0000_000_101;
  <br/>
  parameter SKPZ_rd           =    10'b0000_000_110;
  <br/>
  parameter SKPNZ_rd          =    10'b0000_000_111;
  <br/>
  parameter NOP               =    13'b0000_000_000_001;
  <br/>
  parameter HCF               =    13'b0000_000_000_000;
  <br/>
  <br/>
  // General purpose regisgters
  <br/>
  parameter R0 =                    3'h0;
  <br/>
  parameter R1 =                    3'h1;
  <br/>
  parameter R2 =                    3'h2;
  <br/>
  parameter R3 =                    3'h3;
  <br/>
  parameter R4 =                    3'h4;
  <br/>
  parameter R5 =                    3'h5;
  <br/>
  parameter R6 =                    3'h6;
  <br/>
  parameter R7 =                    3'h7;
  <br/>
  <br/>
  // Register file
  <br/>
  reg     [18-1:0]                  registers[2**3-1:0];
  <br/>
  <br/>
  // Program counter
  <br/>
  reg     [9-1:0]                   program_counter = 0;
  <br/>
  <br/>
  // Program memory
  <br/>
  reg        [13-1:0]                  program_memory[2**9-1:0];
  <br/>
  <br/>
  // Data memory
  <br/>
  reg     [18-1:0]                  data_memory[2**8-1:0];
  <br/>
  <br/>
  // Current instruction
  <br/>
  wire    [12:0]      instruction = program_memory[program_counter];
  <br/>
  wire    [3:0]       opcode4 = instruction[12:9];
  <br/>
  wire    [2:0]       opcode4_rd = instruction[8:6];
  <br/>
  wire    [2:0]       opcode4_rs = instruction[5:3];
  <br/>
  wire    [2:0]       opcode4_rt = instruction[2:0];
  <br/>
  wire    [8:0]       opcode4_imm9 = instruction[8:0];
  <br/>
  wire    [5:0]       opcode4_imm6 = instruction[5:0];
  <br/>
  wire    [6:0]       opcode7 = instruction[12:6];
  <br/>
  wire    [2:0]       opcode7_rd = instruction[5:3];
  <br/>
  wire    [2:0]       opcode7_rs = instruction[2:0];
  <br/>
  wire    [9:0]       opcode10 = instruction[12:3];
  <br/>
  wire    [2:0]       opcode10_rd = instruction[2:0];
  <br/>
  wire    [12:0]      opcode13 = instruction[12:0];
  <br/>
  <br/>
  <br/>
  // Initialize data memory, with test pattern
  <br/>
  integer i;
  <br/>
  integer d;
  <br/>
  initial begin
  <br/>
  d = 1;
  <br/>
  for (i = 0; i &lt; 256; i = i + 1) begin
  <br/>
  //data_memory[i] = d | i;
  <br/>
  //d = (d &lt;&lt; 1) + !(d &amp; 8'b10000000);
  <br/>
  //if (d == 0) d = 8'b00000001;
  <br/>
  data_memory[i] = 1 &lt;&lt; i;
  <br/>
  end
  <br/>
  end
  <br/>
  <br/>
  <br/>
  // Initialize program memory
  <br/>
  initial begin
  <br/>
  program_memory[0] =     { MOVI_rd_imm6,     R0,     6'b000001        };
  <br/>
  program_memory[1] =     { OUT_rd_imm6,      R0,     6'd0               };
  <br/>
  program_memory[2] =     { MOVI_rd_imm6,     R0,     6'b000010        };
  <br/>
  program_memory[3] =     { OUT_rd_imm6,      R0,     6'd0               };
  <br/>
  program_memory[4] =     { MOVI_rd_imm6,     R0,     6'b000100        };
  <br/>
  program_memory[5] =     { OUT_rd_imm6,      R0,     6'd0               };
  <br/>
  program_memory[6] =     { MOVI_rd_imm6,     R0,     6'b001000        };
  <br/>
  program_memory[7] =     { OUT_rd_imm6,      R0,     6'd0               };
  <br/>
  program_memory[8] =     { MOVI_rd_imm6,     R0,     6'b010000        };
  <br/>
  program_memory[9] =     { OUT_rd_imm6,      R0,     6'd0               };
  <br/>
  program_memory[10] =    { MOVI_rd_imm6,     R0,     6'b100000        };
  <br/>
  program_memory[11] =    { OUT_rd_imm6,      R0,     6'd0               };
  <br/>
  program_memory[12] =    { MOVI_rd_imm6,     R0,     6'b010000        };
  <br/>
  program_memory[13] =    { OUT_rd_imm6,      R0,     6'd0               };
  <br/>
  program_memory[14] =    { MOVI_rd_imm6,     R0,     6'b001000        };
  <br/>
  program_memory[15] =    { OUT_rd_imm6,      R0,     6'd0               };
  <br/>
  program_memory[16] =    { MOVI_rd_imm6,     R0,     6'b000100        };
  <br/>
  program_memory[17] =    { OUT_rd_imm6,      R0,     6'd0               };
  <br/>
  program_memory[18] =    { MOVI_rd_imm6,     R0,     6'b000010        };
  <br/>
  program_memory[19] =    { OUT_rd_imm6,      R0,     6'd0               };
  <br/>
  program_memory[20] =    { JMP_imm9,         9'd0                         };
  <br/>
  end
  <br/>
  <br/>
  // Synchronous part of processor
  <br/>
  always @(posedge clock) begin
  <br/>
  if (enable) begin
  <br/>
  program_counter &lt;= program_counter + 1;
  <br/>
  case(opcode4)
  <br/>
  JMP_imm9:       program_counter &lt;= opcode4_imm9;
  <br/>
  MOVI_rd_imm6:   registers[opcode4_rd] &lt;= $signed(opcode4_imm6);
  <br/>
  MOVX_rd_imm6:   registers[opcode4_rd] &lt;= (registers[opcode4_rd] &lt;&lt; 'd6) | opcode4_imm6;
  <br/>
  ADDI_rd_imm6:   registers[opcode4_rd] &lt;= registers[opcode4_rd] + $signed(opcode4_imm6[5:0]);
  <br/>
  //SAI_rd_imm6:    registers[opcode4_rd] &lt;= (opcode4_imm6[5]) ? registers[opcode4_rd] &gt;&gt;&gt; -(opcode4_imm6[4:0]) : registers[opcode4_rd] &lt;&lt;&lt; opcode4_imm6[4:0];
  <br/>
  //SLI_rd_imm6:    registers[opcode4_rd] &lt;= (opcode4_imm6[5]) ? registers[opcode4_rd] &gt;&gt; -(opcode4_imm6[5:0]) : registers[opcode4_rd] &lt;&lt; opcode4_imm6[4:0];
  <br/>
  IN_rd_imm6:     registers[opcode4_rd] &lt;= in0;
  <br/>
  OUT_rd_imm6:    out0[7:0] &lt;= registers[opcode4_rd];
  <br/>
  ADD_rd_rs_rt:   registers[opcode4_rd] &lt;= registers[opcode4_rs] + registers[opcode4_rt];
  <br/>
  SUB_rd_rs_rt:   registers[opcode4_rd] &lt;= registers[opcode4_rs] - registers[opcode4_rt];
  <br/>
  AND_rd_rs_rt:   registers[opcode4_rd] &lt;= registers[opcode4_rs] &amp; registers[opcode4_rt];
  <br/>
  OR_rd_rs_rt:    registers[opcode4_rd] &lt;= registers[opcode4_rs] | registers[opcode4_rt];
  <br/>
  XOR_rd_rs_rt:   registers[opcode4_rd] &lt;= registers[opcode4_rs] ^ registers[opcode4_rt];
  <br/>
  //MUL_rd_rs_rt:   registers[opcode4_rd] &lt;= $signed(registers[opcode4_rs]) * $signed(registers[opcode4_rt]);
  <br/>
  //UMUL_rd_rs_rt:  registers[opcode4_rd] &lt;= registers[opcode4_rs] * registers[opcode4_rt];
  <br/>
  default:
  <br/>
  case(opcode7)
  <br/>
  LD_rd_rs:       registers[opcode7_rd] &lt;= data_memory[registers[opcode7_rs]];
  <br/>
  ST_rd_rs:       data_memory[registers[opcode7_rs]] &lt;= registers[opcode7_rd];
  <br/>
  MOV_rd_rs:        registers[opcode7_rd] &lt;= registers[opcode7_rs];
  <br/>
  //INCZ_rd_rs:     registers[opcode7_rd] &lt;= registers[opcode7_rd] + ((registers[opcode7_rs] == 0) ? 1'b1 : 1'b0);
  <br/>
  //DECZ_rd_rs:     registers[opcode7_rd] &lt;= registers[opcode7_rd] - ((registers[opcode7_rs] == 0) ? 1'b1 : 1'b0);
  <br/>
  SKPLT_rd_rs:    program_counter &lt;= program_counter + ((registers[opcode7_rd] &lt; registers[opcode7_rs]) ? 'd2 : 'd1);
  <br/>
  SKPLE_rd_rs:    program_counter &lt;= program_counter + ((registers[opcode7_rd] &lt;= registers[opcode7_rs]) ? 'd2 : 'd1);
  <br/>
  SKPEQ_rd_rs:    program_counter &lt;= program_counter + ((registers[opcode7_rd] == registers[opcode7_rs]) ? 'd2 : 'd1);
  <br/>
  default:
  <br/>
  case(opcode10)
  <br/>
  SLL_rd:         registers[opcode10_rd] &lt;= registers[opcode10_rd] &lt;&lt; 1'd1;
  <br/>
  SLR_rd:         registers[opcode10_rd] &lt;= registers[opcode10_rd] &gt;&gt; 1'd1;
  <br/>
  NOT_rd:         registers[opcode10_rd] &lt;= ~registers[opcode10_rd];
  <br/>
  NEG_rd:         registers[opcode10_rd] &lt;= -registers[opcode10_rd];
  <br/>
  ABS_rd:         registers[opcode10_rd] &lt;= (registers[opcode10_rd] &lt; 0) ? -registers[opcode10_rd] : registers[opcode10_rd];
  <br/>
  SKPZ_rd:        program_counter &lt;= program_counter + ((registers[opcode10_rd] == 0) ? 'd2 : 'd1);
  <br/>
  SKPNZ_rd:       program_counter &lt;= program_counter + ((registers[opcode10_rd] != 0) ? 'd2 : 'd1);
  <br/>
  default:
  <br/>
  case(opcode13)
  <br/>
  HCF:            program_counter &lt;= program_counter;
  <br/>
  endcase
  <br/>
  endcase
  <br/>
  endcase
  <br/>
  endcase
  <br/>
  end
  <br/>
  end
  <br/>
  endmodule
  <br/>
  <br/>
  <br/>
  <b>
   ----------------------------------------------------------------------------------------
  </b>
  <br/>
  <br/>
  # board-minispartan-xc6slx25-ftg256-3.ucf
  <br/>
  #
  <br/>
  # Board: Scarab miniSpartan6+ Rev B
  <br/>
  # Family: Spartan-6
  <br/>
  # Device: LX25
  <br/>
  # Package: FTG256
  <br/>
  # Speed: -3
  <br/>
  <br/>
  CONFIG VCCAUX = 3.3;
  <br/>
  <br/>
  # External oscillator
  <br/>
  NET "EXTERNAL_CLOCK"                LOC = "K3" | IOSTANDARD = LVCMOS33 | PERIOD = 50 MHz; # = 20 ns;
  <br/>
  <br/>
  <br/>
  # DIP Switches
  <br/>
  NET "SWITCH[0]"                      LOC = "L1"  | IOSTANDARD = LVCMOS33 | PULLUP;
  <br/>
  NET "SWITCH[1]"                     LOC = "L3"  | IOSTANDARD = LVCMOS33 | PULLUP;
  <br/>
  NET "SWITCH[2]"                     LOC = "L4"  | IOSTANDARD = LVCMOS33 | PULLUP;
  <br/>
  NET "SWITCH[3]"                     LOC = "L5"  | IOSTANDARD = LVCMOS33 | PULLUP;
  <br/>
  <br/>
  NET "LED[0]"                        LOC = "P11" | IOSTANDARD = LVCMOS33 | DRIVE=8 | SLEW=SLOW;
  <br/>
  NET "LED[1]"                        LOC = "N9"  | IOSTANDARD = LVCMOS33 | DRIVE=8 | SLEW=SLOW;
  <br/>
  NET "LED[2]"                        LOC = "M9"  | IOSTANDARD = LVCMOS33 | DRIVE=8 | SLEW=SLOW;
  <br/>
  NET "LED[3]"                        LOC = "P9"  | IOSTANDARD = LVCMOS33 | DRIVE=8 | SLEW=SLOW;
  <br/>
  NET "LED[4]"                        LOC = "T8"  | IOSTANDARD = LVCMOS33 | DRIVE=8 | SLEW=SLOW;
  <br/>
  NET "LED[5]"                        LOC = "N8"  | IOSTANDARD = LVCMOS33 | DRIVE=8 | SLEW=SLOW;
  <br/>
  NET "LED[6]"                        LOC = "P8"  | IOSTANDARD = LVCMOS33 | DRIVE=8 | SLEW=SLOW;
  <br/>
  NET "LED[7]"                        LOC = "P7"  | IOSTANDARD = LVCMOS33 | DRIVE=8 | SLEW=SLOW;
  <br/>
  <br/>
  <br/>
  <b>
   ----------------------------------------------------------------------------------------
  </b>
  <br/>
  <br/>
 </body>
</html>