{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576110456289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576110456299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 18:27:36 2019 " "Processing started: Wed Dec 11 18:27:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576110456299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576110456299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatchDemo -c MatchDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatchDemo -c MatchDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576110456299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576110456719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576110456719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notemux.v 1 1 " "Found 1 design units, including 1 entities, in source file notemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 noteMux " "Found entity 1: noteMux" {  } { { "noteMux.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/noteMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576110463849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576110463849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matchaccelerator.v 1 1 " "Found 1 design units, including 1 entities, in source file matchaccelerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatchAccelerator " "Found entity 1: MatchAccelerator" {  } { { "MatchAccelerator.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchAccelerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576110463849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576110463849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lengthmux.v 1 1 " "Found 1 design units, including 1 entities, in source file lengthmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 lengthMux " "Found entity 1: lengthMux" {  } { { "lengthMux.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/lengthMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576110463849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576110463849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matchdemo.v 1 1 " "Found 1 design units, including 1 entities, in source file matchdemo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatchDemo " "Found entity 1: MatchDemo" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576110463849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576110463849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MatchDemo " "Elaborating entity \"MatchDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576110463880 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 MatchDemo.v(17) " "Output port \"HEX2\" at MatchDemo.v(17) has no driver" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576110463912 "|MatchDemo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 MatchDemo.v(18) " "Output port \"HEX3\" at MatchDemo.v(18) has no driver" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576110463912 "|MatchDemo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 MatchDemo.v(19) " "Output port \"HEX4\" at MatchDemo.v(19) has no driver" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576110463912 "|MatchDemo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 MatchDemo.v(20) " "Output port \"HEX5\" at MatchDemo.v(20) has no driver" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576110463912 "|MatchDemo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatchAccelerator MatchAccelerator:MatchAccelerator " "Elaborating entity \"MatchAccelerator\" for hierarchy \"MatchAccelerator:MatchAccelerator\"" {  } { { "MatchDemo.v" "MatchAccelerator" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576110464045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 MatchAccelerator.v(74) " "Verilog HDL assignment warning at MatchAccelerator.v(74): truncated value with size 16 to match size of target (8)" {  } { { "MatchAccelerator.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchAccelerator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576110464045 "|MatchDemo|MatchAccelerator:MatchAccelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MatchAccelerator.v(85) " "Verilog HDL assignment warning at MatchAccelerator.v(85): truncated value with size 32 to match size of target (3)" {  } { { "MatchAccelerator.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchAccelerator.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576110464045 "|MatchDemo|MatchAccelerator:MatchAccelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 MatchAccelerator.v(149) " "Verilog HDL assignment warning at MatchAccelerator.v(149): truncated value with size 3 to match size of target (2)" {  } { { "MatchAccelerator.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchAccelerator.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576110464045 "|MatchDemo|MatchAccelerator:MatchAccelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 MatchAccelerator.v(150) " "Verilog HDL assignment warning at MatchAccelerator.v(150): truncated value with size 16 to match size of target (8)" {  } { { "MatchAccelerator.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchAccelerator.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576110464045 "|MatchDemo|MatchAccelerator:MatchAccelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MatchAccelerator.v(161) " "Verilog HDL assignment warning at MatchAccelerator.v(161): truncated value with size 32 to match size of target (2)" {  } { { "MatchAccelerator.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchAccelerator.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576110464061 "|MatchDemo|MatchAccelerator:MatchAccelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 MatchAccelerator.v(163) " "Verilog HDL assignment warning at MatchAccelerator.v(163): truncated value with size 2 to match size of target (1)" {  } { { "MatchAccelerator.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchAccelerator.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576110464061 "|MatchDemo|MatchAccelerator:MatchAccelerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noteMux MatchAccelerator:MatchAccelerator\|noteMux:noteMux " "Elaborating entity \"noteMux\" for hierarchy \"MatchAccelerator:MatchAccelerator\|noteMux:noteMux\"" {  } { { "MatchAccelerator.v" "noteMux" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchAccelerator.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576110464061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lengthMux MatchAccelerator:MatchAccelerator\|lengthMux:lengthMux " "Elaborating entity \"lengthMux\" for hierarchy \"MatchAccelerator:MatchAccelerator\|lengthMux:lengthMux\"" {  } { { "MatchAccelerator.v" "lengthMux" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchAccelerator.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576110464061 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576110465062 "|MatchDemo|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576110465062 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576110465141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576110465630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576110465630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576110465708 "|MatchDemo|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576110465708 "|MatchDemo|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576110465708 "|MatchDemo|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576110465708 "|MatchDemo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MatchDemo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576110465708 "|MatchDemo|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576110465708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "610 " "Implemented 610 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576110465708 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576110465708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "550 " "Implemented 550 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576110465708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576110465708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576110465739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 18:27:45 2019 " "Processing ended: Wed Dec 11 18:27:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576110465739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576110465739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576110465739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576110465739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1576110466775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576110466791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 18:27:46 2019 " "Processing started: Wed Dec 11 18:27:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576110466791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576110466791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MatchDemo -c MatchDemo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MatchDemo -c MatchDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576110466791 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576110466893 ""}
{ "Info" "0" "" "Project  = MatchDemo" {  } {  } 0 0 "Project  = MatchDemo" 0 0 "Fitter" 0 0 1576110466893 ""}
{ "Info" "0" "" "Revision = MatchDemo" {  } {  } 0 0 "Revision = MatchDemo" 0 0 "Fitter" 0 0 1576110466893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576110467005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576110467005 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MatchDemo 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MatchDemo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576110467020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576110467052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576110467052 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576110467412 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576110467443 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576110467617 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1576110477000 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 66 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 66 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1576110477109 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1576110477109 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576110477109 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576110477125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576110477125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576110477125 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576110477125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576110477125 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576110477125 ""}
{ "Info" "ISTA_SDC_FOUND" "MatchDemo.sdc " "Reading SDC File: 'MatchDemo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576110477673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MatchDemo.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at MatchDemo.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock MatchDemo.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at MatchDemo.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576110477689 ""}  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MatchDemo.sdc 16 altera_reserved_tdi port " "Ignored filter at MatchDemo.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MatchDemo.sdc 16 altera_reserved_tck clock " "Ignored filter at MatchDemo.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay MatchDemo.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at MatchDemo.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576110477689 ""}  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay MatchDemo.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at MatchDemo.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MatchDemo.sdc 17 altera_reserved_tms port " "Ignored filter at MatchDemo.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay MatchDemo.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at MatchDemo.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576110477689 ""}  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay MatchDemo.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at MatchDemo.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MatchDemo.sdc 18 altera_reserved_tdo port " "Ignored filter at MatchDemo.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay MatchDemo.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at MatchDemo.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576110477689 ""}  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay MatchDemo.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at MatchDemo.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576110477689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576110477689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576110477689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576110477689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576110477689 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576110477689 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1576110477689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576110477720 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1576110477720 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576110477720 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576110477767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576110481747 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1576110481981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576110484889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576110492188 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576110492628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576110492628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576110493674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576110496818 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576110496818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576110497159 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1576110497159 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576110497159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576110497159 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576110498771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576110498802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576110499193 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576110499193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576110499583 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576110502039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.fit.smsg " "Generated suppressed messages file C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576110502321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6844 " "Peak virtual memory: 6844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576110502882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 18:28:22 2019 " "Processing ended: Wed Dec 11 18:28:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576110502882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576110502882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576110502882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576110502882 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576110503927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576110503927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 18:28:23 2019 " "Processing started: Wed Dec 11 18:28:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576110503927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576110503927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MatchDemo -c MatchDemo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MatchDemo -c MatchDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576110503927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1576110504599 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576110509245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576110509658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 18:28:29 2019 " "Processing ended: Wed Dec 11 18:28:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576110509658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576110509658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576110509658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576110509658 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576110510269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576110510743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576110510743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 18:28:30 2019 " "Processing started: Wed Dec 11 18:28:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576110510743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1576110510743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MatchDemo -c MatchDemo " "Command: quartus_sta MatchDemo -c MatchDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1576110510743 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1576110510887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1576110511529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1576110511529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110511576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110511576 ""}
{ "Info" "ISTA_SDC_FOUND" "MatchDemo.sdc " "Reading SDC File: 'MatchDemo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1576110512102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MatchDemo.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at MatchDemo.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock MatchDemo.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at MatchDemo.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576110512118 ""}  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MatchDemo.sdc 16 altera_reserved_tdi port " "Ignored filter at MatchDemo.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MatchDemo.sdc 16 altera_reserved_tck clock " "Ignored filter at MatchDemo.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay MatchDemo.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at MatchDemo.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576110512118 ""}  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay MatchDemo.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at MatchDemo.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MatchDemo.sdc 17 altera_reserved_tms port " "Ignored filter at MatchDemo.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay MatchDemo.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at MatchDemo.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576110512118 ""}  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay MatchDemo.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at MatchDemo.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MatchDemo.sdc 18 altera_reserved_tdo port " "Ignored filter at MatchDemo.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay MatchDemo.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at MatchDemo.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576110512118 ""}  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay MatchDemo.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at MatchDemo.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" "" { Text "C:/Users/ECE_STUDENT/Documents/ACCEL/MatchDemo/MatchDemo.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576110512118 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1576110512118 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576110512134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.285 " "Worst-case setup slack is 7.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110512165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110512165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.285               0.000 CLOCK_50  " "    7.285               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110512165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110512165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110512165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110512165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 CLOCK_50  " "    0.376               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110512165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110512165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576110512181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576110512181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.223 " "Worst-case minimum pulse width slack is 9.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110512181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110512181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.223               0.000 CLOCK_50  " "    9.223               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110512181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110512181 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576110512196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576110512227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576110513049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576110513127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.124 " "Worst-case setup slack is 7.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110513143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110513143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.124               0.000 CLOCK_50  " "    7.124               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110513143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110513143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110513159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110513159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 CLOCK_50  " "    0.377               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110513159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110513159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576110513159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576110513159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.289 " "Worst-case minimum pulse width slack is 9.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110513174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110513174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.289               0.000 CLOCK_50  " "    9.289               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110513174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110513174 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576110513174 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576110513331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576110514028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576110514090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.864 " "Worst-case setup slack is 12.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.864               0.000 CLOCK_50  " "   12.864               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110514106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110514106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576110514122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576110514122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.100 " "Worst-case minimum pulse width slack is 9.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.100               0.000 CLOCK_50  " "    9.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110514137 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576110514137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576110514293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.437 " "Worst-case setup slack is 13.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.437               0.000 CLOCK_50  " "   13.437               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110514309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 CLOCK_50  " "    0.173               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110514309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576110514309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576110514325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.066 " "Worst-case minimum pulse width slack is 9.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.066               0.000 CLOCK_50  " "    9.066               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576110514325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576110514325 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576110515763 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576110515763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5185 " "Peak virtual memory: 5185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576110515841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 18:28:35 2019 " "Processing ended: Wed Dec 11 18:28:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576110515841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576110515841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576110515841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576110515841 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus Prime Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576110516501 ""}
