# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"lab7_board__tb_func_impl.v" \
"../../../../../Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/lab7_board__tb.v" \

# Do not sort compile order
nosort
