{"files":[{"patch":"@@ -2857,1 +2857,2 @@\n-instruct reduce_add2F_neon(vRegF dst, vRegF fsrc, vReg vsrc) %{\n+\n+instruct reduce_non_strict_order_add2F_neon(vRegF dst, vRegF fsrc, vReg vsrc) %{\n@@ -2872,1 +2873,1 @@\n-instruct reduce_add4F_neon(vRegF dst, vRegF fsrc, vReg vsrc, vReg tmp) %{\n+instruct reduce_non_strict_order_add4F_neon(vRegF dst, vRegF fsrc, vReg vsrc, vReg tmp) %{\n@@ -2911,1 +2912,2 @@\n-instruct reduce_add2D_neon(vRegD dst, vRegD dsrc, vReg vsrc) %{\n+\n+instruct reduce_non_strict_order_add2D_neon(vRegD dst, vRegD dsrc, vReg vsrc) %{\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector.ad","additions":5,"deletions":3,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -1751,1 +1751,2 @@\n-instruct reduce_add2F_neon(vRegF dst, vRegF fsrc, vReg vsrc) %{\n+\n+instruct reduce_non_strict_order_add2F_neon(vRegF dst, vRegF fsrc, vReg vsrc) %{\n@@ -1766,1 +1767,1 @@\n-instruct reduce_add4F_neon(vRegF dst, vRegF fsrc, vReg vsrc, vReg tmp) %{\n+instruct reduce_non_strict_order_add4F_neon(vRegF dst, vRegF fsrc, vReg vsrc, vReg tmp) %{\n@@ -1810,1 +1811,2 @@\n-instruct reduce_add2D_neon(vRegD dst, vRegD dsrc, vReg vsrc) %{\n+\n+instruct reduce_non_strict_order_add2D_neon(vRegD dst, vRegD dsrc, vReg vsrc) %{\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_vector_ad.m4","additions":5,"deletions":3,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -1740,0 +1740,1 @@\n+  assert(mask != nullptr || !is_masked_op, \"Masked op needs the mask value never null\");\n","filename":"src\/hotspot\/share\/opto\/vectorIntrinsics.cpp","additions":1,"deletions":0,"binary":false,"changes":1,"status":"modified"}]}