<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>Step 0: Create a Base Bootable Design for VCK190 &mdash; Vitis™ Tutorials 2020.2 documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../index.html" class="icon icon-home"> Vitis™ Tutorials
            <img src="../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2020.2
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">日本語版</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/master/docs-jp/README.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Getting Started Pathway</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis/README.html">Vitis Flow 101 Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis_HLS/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Hardware Accelerators</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Introduction/README.html">Introduction to Vitis Hardware Accelerators Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/02-bloom/README.html">Optimizing Accelerated FPGA Applications: Bloom Filter Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/01-convolution-tutorial/README.html">Accelerating Video Convolution Filtering Application</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/03-rtl_stream_kernel_integration/README.html">Mixed Kernels Design Tutorial with AXI Stream and Vitis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/04-traveling-salesperson/README.html">The Travelling Salesman Problem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/05-bottom_up_rtl_kernel/README.html">Bottom-up RTL Kernel Flow with Vitis for Acceleration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/01-rtl_kernel_workflow/README.html">Getting Started with RTL Kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/02-mixing-c-rtl-kernels/README.html">Mixing C++ and RTL Kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/03-dataflow_debug_and_optimization/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Runtime and System Optimization</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/01-host-code-opt/README.html">Host Code Optimization</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/02-ivas-ml/README.html">IVAS ZCU104 ML Acceleration Reference Release</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/01-mult-ddr-banks/README.html">Using Multiple DDR Banks</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/02-using-multiple-cu/README.html">Using Multiple Compute Units</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/03-controlling-vivado-implementation/README.html">Controlling Vivado Implementation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/04-using-hbm/README.html">Using HBM</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Vitis Platform Creation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../01-Overview/README.html">Platform Creation Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../02-Edge-AI-ZCU104/README.html">Vitis Custom Embedded Platform Creation Example on ZCU104</a></li>
<li class="toctree-l1"><a class="reference internal" href="README.html">Versal Custom Platform Creation Tutorial</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/">Main</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Vitis™ Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Step 0: Create a Base Bootable Design for VCK190</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/docs/Vitis_Platform_Creation/Introduction/03_Edge_VCK190/step0.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <!-- 
# Copyright 2020 Xilinx Inc.
# 
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
--><table width="100%">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>Versal Custom Platform Creation Tutorial</h1>
    </td>
 </tr>
</table><div class="section" id="step-0-create-a-base-bootable-design-for-vck190">
<h1>Step 0: Create a Base Bootable Design for VCK190<a class="headerlink" href="#step-0-create-a-base-bootable-design-for-vck190" title="Permalink to this heading">¶</a></h1>
<p>The purpose of step 0 is to provide a good baseline for platform creation.</p>
<p>There are various ways to create a starting point for Versal design. In this tutorial, we’ll configure the CIPS and NOC block with Vivado presets. We’ll test the PDI (Program Device Image), generate a Fixed XSA (not expandable, only for embedded software development) and use it to create a PetaLinux project to boot the board.</p>
<p>We’ll discuss what needs to be done for a custom board which may not have any preset configurations as well.</p>
<p>By doing these initial bring up and testing steps, it would be easier to isolate problems if the following platform creation steps generates any errors.</p>
<div class="section" id="vck190-es1-setup-enable-versal-es-devices">
<h2>VCK190 ES1 Setup: Enable Versal ES Devices<a class="headerlink" href="#vck190-es1-setup-enable-versal-es-devices" title="Permalink to this heading">¶</a></h2>
<p><strong>Note</strong>: If you’re using production VCK190 board, please skip this step.</p>
<p>Edit your <code class="docutils literal notranslate"><span class="pre">&lt;Vivado_Installation_Path&gt;/scripts/Vivado_init.tcl</span></code> and <code class="docutils literal notranslate"><span class="pre">&lt;Vivado_Installation_Path&gt;/scripts/hls_init.tcl</span></code> to add the following line:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">enable_beta_device</span> <span class="n">xcvc</span><span class="o">*</span>
</pre></div>
</div>
</div>
<div class="section" id="vck190-es1-setup-download-vck190-es1-board-file">
<h2>VCK190 ES1 Setup: Download VCK190 ES1 board file<a class="headerlink" href="#vck190-es1-setup-download-vck190-es1-board-file" title="Permalink to this heading">¶</a></h2>
<p><strong>Note</strong>: If you’re using production VCK190 board, please skip this step.</p>
<ol class="simple">
<li><p>Launch Vivado</p>
<ul class="simple">
<li><p>Run <code class="docutils literal notranslate"><span class="pre">source</span> <span class="pre">&lt;Vitis_Install_Directory&gt;/settings64.sh</span></code> to setup Vivado running environment</p></li>
<li><p>Run Vivado by typing <code class="docutils literal notranslate"><span class="pre">vivado</span></code> in the console.</p></li>
</ul>
</li>
<li><p>Download VCK190 ES1 board file</p>
<ul class="simple">
<li><p>Click <strong>Tools -&gt; XHUB Store</strong></p></li>
<li><p>Click <strong>OK</strong> to agree with the information.</p></li>
<li><p>Go to <strong>Board</strong> tab</p></li>
<li><p>Expand <strong>Evaluation Boards</strong></p></li>
<li><p>Select <strong>Versal VCK190 ES1 Evaluation Platform</strong></p></li>
<li><p>Click <strong>Install</strong> button</p></li>
<li><p>Click <strong>Close</strong> to close the window</p></li>
</ul>
</li>
</ol>
</div>
<div class="section" id="create-versal-extensible-embedded-platform-example-design">
<h2>Create Versal Extensible Embedded Platform Example Design<a class="headerlink" href="#create-versal-extensible-embedded-platform-example-design" title="Permalink to this heading">¶</a></h2>
<ol>
<li><p>Launch Vivado if you haven’t</p>
<ul class="simple">
<li><p>Run <code class="docutils literal notranslate"><span class="pre">source</span> <span class="pre">&lt;Vitis_Install_Directory&gt;/settings64.sh</span></code> to setup Vivado running environment</p></li>
<li><p>Run Vivado by typing <code class="docutils literal notranslate"><span class="pre">vivado</span></code> in the console.</p></li>
</ul>
</li>
<li><p>Create an example project</p>
<ul class="simple">
<li><p>Click <strong>File -&gt; Project -&gt; Open Example</strong></p></li>
<li><p>Click <strong>Next</strong> in Create an Example Project window</p></li>
<li><p>Click <strong>Install/Update Example Designs</strong> button on the right upper corner</p></li>
<li><p>Click <strong>OK</strong> to agree to download open source examples from web</p></li>
<li><p>Select <strong>Platform -&gt; Extensible Embedded Platform</strong> and click the download button on the tool bar</p></li>
<li><p>Click <strong>Close</strong> after installation complete.</p></li>
</ul>
<p><img alt="Vivado XHUB download examples" src="../../../../_images/vivado_download_example.png" /></p>
<ul class="simple">
<li><p>Select <strong>Extensible Embedded Platform</strong> in Select Project Template window</p></li>
<li><p>Input <strong>project name</strong> and <strong>project location</strong>. Keep <strong>Create project subdirectory</strong> checked. Click <strong>Next</strong>.</p></li>
<li><p>Select target board in Default Part window. In this example, we use <strong>Versal VCK190 ES1 Evaluation Platform</strong>. Click <strong>Next</strong>.</p></li>
<li><p>Select whether to enable LPDDR4 configurations in additional to DDR4. In this example, <strong>uncheck</strong> this option and click <strong>Next</strong>.</p></li>
<li><p>Review the new project summary and click <strong>Finish</strong>.</p></li>
<li><p>After a while, you will see the design example has been generated.</p></li>
</ul>
<p>The generated design instantiated AI Engine, enabled DDR4 controller and connected them to CIPS. It also provides one interrupt controller, three clocks and the associated synchronous reset signals.</p>
<p><img alt="Vivado Design Block Diagram" src="../../../../_images/vivado_design_diagram.png" /></p>
</li>
</ol>
<p><em><strong>Note: At this stage, the Vivado block automation has added a Control, Interface &amp; Processing System (shorten with CIPS in the future) block, AXI NOC block, AI Engine, and all supporting logic blocks to the diagram, and applied all board presets for the VCK190. Since it’s a validated design, you can go to <a class="reference internal" href="step1.html"><span class="doc">step1:Hardware Settings for Vitis Platform</span></a> to review or update platform settings and skip the validation below.</strong></em></p>
<p><em><strong>For a custom board, platform developers need to configure CIPS and NOC for processor settings and DDR settings. Please complete the following testings before going to next steop.</strong></em></p>
</div>
<div class="section" id="custom-board-additional-steps">
<h2>Custom Board Additional Steps<a class="headerlink" href="#custom-board-additional-steps" title="Permalink to this heading">¶</a></h2>
<div class="section" id="custom-board-considerations">
<h3>Custom Board Considerations<a class="headerlink" href="#custom-board-considerations" title="Permalink to this heading">¶</a></h3>
<p>When designing platform for a custom board, user needs to setup these parameters by themselves.</p>
<p>On Vivado project side, please</p>
<ul class="simple">
<li><p>Create a design based on your silicon model rather than board type. You can start from scratch, or update device after creating a design fromm Versal Extensible Platform Example.</p></li>
<li><p>Make sure clock input parameters match hardware setup.</p></li>
<li><p>Configure PS Peripherals: UART, SD Card, QSPI, etc.</p></li>
<li><p>Write pinout location in XDC file, including clock, reset, DDR, etc.</p></li>
</ul>
<p>For PetaLinux design, please</p>
<ul class="simple">
<li><p>Use default <em><strong>MACHINE_NAME</strong></em></p></li>
<li><p>Update device tree in <em><strong>system_user.dtsi</strong></em> for your custom peripherals on the board, like Ethernet, EEPROM, etc.</p></li>
</ul>
</div>
<div class="section" id="optional-go-through-implementation-and-device-image-generation">
<h3>(Optional) Go through Implementation and Device Image Generation<a class="headerlink" href="#optional-go-through-implementation-and-device-image-generation" title="Permalink to this heading">¶</a></h3>
<p>If the custom platform is created from scratch, it’s recommended to run through implementation and device image generation to find errors in early stage. It’s not required for platform creation, but it can reduce issues you find in the last platform validation stage.</p>
<p>To run this step, please make sure <strong>This project is a Vitis Platform project</strong> is <strong>NOT</strong> selected during platform creation.</p>
<details>
  <summary><b>Show Detailed Steps</b></summary><ol>
<li><p>Validate the Block Design</p>
<ul class="simple">
<li><p>Click <em><strong>Validate Design (F6)</strong></em> button in block diagram toolbar.</p></li>
</ul>
</li>
<li><p>Create HDL Wrapper</p>
<ul class="simple">
<li><p>In Sources tab, right click system.bd and select <em><strong>Create HDL Wrapper</strong></em>. In the pop-up window, select <em><strong>Let Vivado Manage</strong></em>.</p></li>
</ul>
</li>
<li><p>Generate Device Image</p>
<ul class="simple">
<li><p>Click <em><strong>Generate Device Image</strong></em> in Flow Navigator</p></li>
<li><p>Click <em><strong>Yes</strong></em> if it pops up a meesage to say <em>No Implementation Results Available</em>.</p></li>
</ul>
<p><img alt="../../../../_images/vivado_no_imp_avail.png" src="../../../../_images/vivado_no_imp_avail.png" /></p>
<ul class="simple">
<li><p>Click <em><strong>OK</strong></em> for default options for Launch Runs dialouge.</p></li>
</ul>
<p>It takes a while to generate block diagram and run through implementation.</p>
<p>PDI is generated in <code class="docutils literal notranslate"><span class="pre">vck190_custom_platform.runs/impl_1/</span></code></p>
</li>
<li><p>Export fixed XSA for PetaLinux project Creation</p>
<p>a) Click Menu <em><strong>File -&gt; Export -&gt; Hardware</strong></em>, click Next</p>
<p>b) Select Output to <em><strong>Include Device Image</strong></em>. Click Next.</p>
<p>c) Set output XSA file name and directory. Click Next.</p>
<p>d) Click Finish</p>
</li>
</ol>
</details></div>
<div class="section" id="optional-validate-pdi-on-hardware">
<h3>(Optional) Validate PDI on Hardware<a class="headerlink" href="#optional-validate-pdi-on-hardware" title="Permalink to this heading">¶</a></h3>
<p>If the custom platform is created from scratch, it’s recommended to test the device image (PDI) on hardware to make sure the device initialization configuration is set correctly. This is not a step required for platform creation, but it can reduce issues you find in the last platform validation stage.</p>
<p>To run this step, please make sure <strong>This project is a Vitis Platform project</strong> is <strong>NOT</strong> selected during platform creation.</p>
<details>
  <summary><b>Show Detailed Steps</b></summary><ol>
<li><p>Connect hardware server in XSCT</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="c"># If JTAG cable is connected locally</span>
<span class="nv">connect</span>

<span class="c"># If JTAG cable is connected on another server, launch hw_server on that server then connect to that remote hardware server</span>
<span class="nv">connect</span><span class="w"> </span><span class="o">-</span>url<span class="w"> </span>TCP:<span class="o">&lt;</span>SERVER<span class="w"> </span>NAME<span class="w"> </span>or<span class="w"> </span>IP<span class="o">&gt;:</span><span class="mi">3121</span>
</pre></div>
</div>
</li>
<li><p>Download PDI in XSCT</p>
<div class="highlight-tcl notranslate"><div class="highlight"><pre><span></span><span class="nv">device</span><span class="w"> </span>program<span class="w"> </span><span class="o">&lt;</span>PDI<span class="w"> </span>file<span class="o">&gt;</span>
</pre></div>
</div>
<p>PDI program should download without errors. If any error occurs in XSCT console, please check block design settings.</p>
<p>Here’s the sample prints on UART console of VCK190 board</p>
</li>
</ol>
<details>
  <summary><b>Show Log</b></summary><div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="p">[</span><span class="mf">8.716546</span><span class="p">]</span><span class="o">****************************************</span>
<span class="p">[</span><span class="mf">10.387178</span><span class="p">]</span><span class="n">Xilinx</span> <span class="n">Versal</span> <span class="n">Platform</span> <span class="n">Loader</span> <span class="ow">and</span> <span class="n">Manager</span>
<span class="p">[</span><span class="mf">15.181959</span><span class="p">]</span><span class="n">Release</span> <span class="mf">2020.2</span>   <span class="n">Nov</span> <span class="mi">30</span> <span class="mi">2020</span>  <span class="o">-</span>  <span class="mi">07</span><span class="p">:</span><span class="mi">20</span><span class="p">:</span><span class="mi">11</span>
<span class="p">[</span><span class="mf">19.889662</span><span class="p">]</span><span class="n">Platform</span> <span class="n">Version</span><span class="p">:</span> <span class="n">v1</span><span class="mf">.0</span> <span class="n">PMC</span><span class="p">:</span> <span class="n">v1</span><span class="mf">.0</span><span class="p">,</span> <span class="n">PS</span><span class="p">:</span> <span class="n">v1</span><span class="mf">.0</span>
<span class="p">[</span><span class="mf">24.684093</span><span class="p">]</span><span class="n">BOOTMODE</span><span class="p">:</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MULTIBOOT</span><span class="p">:</span> <span class="mh">0x0</span>
<span class="p">[</span><span class="mf">28.172159</span><span class="p">]</span><span class="o">****************************************</span>
<span class="p">[</span><span class="mf">32.817343</span><span class="p">]</span> <span class="mf">28.506881</span> <span class="n">ms</span> <span class="k">for</span> <span class="n">PrtnNum</span><span class="p">:</span> <span class="mi">1</span><span class="p">,</span> <span class="n">Size</span><span class="p">:</span> <span class="mi">2224</span> <span class="n">Bytes</span>
<span class="p">[</span><span class="mf">37.939565</span><span class="p">]</span><span class="o">-------</span><span class="n">Loading</span> <span class="n">Prtn</span> <span class="n">No</span><span class="p">:</span> <span class="mh">0x2</span>
<span class="p">[</span><span class="mf">41.975581</span><span class="p">]</span> <span class="mf">0.531603</span> <span class="n">ms</span> <span class="k">for</span> <span class="n">PrtnNum</span><span class="p">:</span> <span class="mi">2</span><span class="p">,</span> <span class="n">Size</span><span class="p">:</span> <span class="mi">48</span> <span class="n">Bytes</span>
<span class="p">[</span><span class="mf">46.307975</span><span class="p">]</span><span class="o">-------</span><span class="n">Loading</span> <span class="n">Prtn</span> <span class="n">No</span><span class="p">:</span> <span class="mh">0x3</span>
<span class="p">[</span><span class="mf">153.848428</span><span class="p">]</span> <span class="mf">104.031565</span> <span class="n">ms</span> <span class="k">for</span> <span class="n">PrtnNum</span><span class="p">:</span> <span class="mi">3</span><span class="p">,</span> <span class="n">Size</span><span class="p">:</span> <span class="mi">57168</span> <span class="n">Bytes</span>
<span class="p">[</span><span class="mf">156.392071</span><span class="p">]</span><span class="o">-------</span><span class="n">Loading</span> <span class="n">Prtn</span> <span class="n">No</span><span class="p">:</span> <span class="mh">0x4</span>
<span class="p">[</span><span class="mf">159.994956</span><span class="p">]</span> <span class="mf">0.012506</span> <span class="n">ms</span> <span class="k">for</span> <span class="n">PrtnNum</span><span class="p">:</span> <span class="mi">4</span><span class="p">,</span> <span class="n">Size</span><span class="p">:</span> <span class="mi">2512</span> <span class="n">Bytes</span>
<span class="p">[</span><span class="mf">165.110546</span><span class="p">]</span><span class="o">-------</span><span class="n">Loading</span> <span class="n">Prtn</span> <span class="n">No</span><span class="p">:</span> <span class="mh">0x5</span>
<span class="p">[</span><span class="mf">168.715028</span><span class="p">]</span> <span class="mf">0.014362</span> <span class="n">ms</span> <span class="k">for</span> <span class="n">PrtnNum</span><span class="p">:</span> <span class="mi">5</span><span class="p">,</span> <span class="n">Size</span><span class="p">:</span> <span class="mi">3424</span> <span class="n">Bytes</span>
<span class="p">[</span><span class="mf">173.831756</span><span class="p">]</span><span class="o">-------</span><span class="n">Loading</span> <span class="n">Prtn</span> <span class="n">No</span><span class="p">:</span> <span class="mh">0x6</span>
<span class="p">[</span><span class="mf">177.430206</span><span class="p">]</span> <span class="mf">0.007693</span> <span class="n">ms</span> <span class="k">for</span> <span class="n">PrtnNum</span><span class="p">:</span> <span class="mi">6</span><span class="p">,</span> <span class="n">Size</span><span class="p">:</span> <span class="mi">80</span> <span class="n">Bytes</span>
<span class="p">[</span><span class="mf">182.427400</span><span class="p">]</span><span class="o">+++++++</span><span class="n">Loading</span> <span class="n">Image</span> <span class="n">No</span><span class="p">:</span> <span class="mh">0x2</span><span class="p">,</span> <span class="n">Name</span><span class="p">:</span> <span class="n">pl_cfi</span><span class="p">,</span> <span class="n">Id</span><span class="p">:</span> <span class="mh">0x18700000</span>
<span class="p">[</span><span class="mf">188.652918</span><span class="p">]</span><span class="o">-------</span><span class="n">Loading</span> <span class="n">Prtn</span> <span class="n">No</span><span class="p">:</span> <span class="mh">0x7</span>
<span class="p">[</span><span class="mf">1564.072421</span><span class="p">]</span> <span class="mf">1371.823162</span> <span class="n">ms</span> <span class="k">for</span> <span class="n">PrtnNum</span><span class="p">:</span> <span class="mi">7</span><span class="p">,</span> <span class="n">Size</span><span class="p">:</span> <span class="mi">707472</span> <span class="n">Bytes</span>
<span class="p">[</span><span class="mf">1566.876806</span><span class="p">]</span><span class="o">-------</span><span class="n">Loading</span> <span class="n">Prtn</span> <span class="n">No</span><span class="p">:</span> <span class="mh">0x8</span>
<span class="p">[</span><span class="mf">1956.351062</span><span class="p">]</span> <span class="mf">385.792100</span> <span class="n">ms</span> <span class="k">for</span> <span class="n">PrtnNum</span><span class="p">:</span> <span class="mi">8</span><span class="p">,</span> <span class="n">Size</span><span class="p">:</span> <span class="mi">365712</span> <span class="n">Bytes</span>
<span class="p">[</span><span class="mf">1959.102465</span><span class="p">]</span><span class="o">+++++++</span><span class="n">Loading</span> <span class="n">Image</span> <span class="n">No</span><span class="p">:</span> <span class="mh">0x3</span><span class="p">,</span> <span class="n">Name</span><span class="p">:</span> <span class="n">fpd</span><span class="p">,</span> <span class="n">Id</span><span class="p">:</span> <span class="mh">0x0420C003</span>
<span class="p">[</span><span class="mf">1965.172668</span><span class="p">]</span><span class="o">-------</span><span class="n">Loading</span> <span class="n">Prtn</span> <span class="n">No</span><span class="p">:</span> <span class="mh">0x9</span>
<span class="p">[</span><span class="mf">1969.287834</span><span class="p">]</span> <span class="mf">0.436437</span> <span class="n">ms</span> <span class="k">for</span> <span class="n">PrtnNum</span><span class="p">:</span> <span class="mi">9</span><span class="p">,</span> <span class="n">Size</span><span class="p">:</span> <span class="mi">992</span> <span class="n">Bytes</span>
<span class="p">[</span><span class="mf">1974.032078</span><span class="p">]</span><span class="o">***********</span><span class="n">Boot</span> <span class="n">PDI</span> <span class="n">Load</span><span class="p">:</span> <span class="n">Done</span><span class="o">*************</span>
<span class="p">[</span><span class="mf">1979.057962</span><span class="p">]</span><span class="mf">55080.597596</span> <span class="n">ms</span><span class="p">:</span> <span class="n">ROM</span> <span class="n">Time</span>
<span class="p">[</span><span class="mf">1982.528018</span><span class="p">]</span><span class="n">Total</span> <span class="n">PLM</span> <span class="n">Boot</span> <span class="n">Time</span>
</pre></div>
</div>
</details><p>If the PDI can’t load successfully, please check the CIPS configruation.</p>
</details></div>
<div class="section" id="optional-create-petalinux-project">
<h3>(Optional) Create PetaLinux Project<a class="headerlink" href="#optional-create-petalinux-project" title="Permalink to this heading">¶</a></h3>
<p>If the custom platform is created from scratch, it’s recommended to test building the PetaLinux image and run on hardware before turning this project into a platform project. This is not a step required for platform creation, but it can reduce issues you find in the step 2 - software preparation.</p>
<p>To run this step, please make sure <strong>This project is a Vitis Platform project</strong> is <strong>NOT</strong> selected during platform creation.</p>
<details>
  <summary><b>Show Detailed Steps</b></summary><p>For a quick demonstration in this step, we’ll use VCK190 pre-built device tree. It helps to setup peripheral properties, such as Ethernet MAC phy address, etc. These settings are specific to each board. It needs BSP engineers to develop during board bring up phase for custom boards.</p>
<ol>
<li><p>Create PetaLinux Project with XSA</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>petalinux-create -t project --template versal --force -n petalinux
<span class="nb">cd</span> petalinux
petalinux-config --get-hw-description<span class="o">=</span>&lt;path to xsa directory&gt; --silentconfig
</pre></div>
</div>
<ul class="simple">
<li><p>The created PetaLinux project name is <em><strong>petalinux</strong></em>. Please feel free to change the PetaLinux project name with <em><strong>petalinux-create -n</strong></em> option.</p></li>
<li><p>The XSA used for PetaLinux needs to be a post implementation XSA.</p></li>
</ul>
</li>
<li><p>Apply VCK190 device tree</p>
<ul class="simple">
<li><p>Run <code class="docutils literal notranslate"><span class="pre">petalinux-config</span></code></p></li>
<li><p>Go to <em><strong>DTG Settings</strong></em></p></li>
<li><p>Enter <em><strong>versal-vck190-reva-x-ebm-02-reva</strong></em> for <em><strong>MACHINE_NAME</strong></em> option (CONFIG_SUBSYSTEM_MACHINE_NAME)</p></li>
</ul>
<p>Note: This preset device setting will add ethernet PHY info to device tree. The <a class="reference external" href="https://github.com/Xilinx/u-boot-xlnx/blob/master/arch/arm/dts/versal-vck190-revA-x-ebm-02-revA.dts">device tree source code</a> will be applied to the PetaLinux project.</p>
</li>
</ol>
<ol>
<li><p>Build PetaLinux Image</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>petalinux-build
petalinux-package --boot --u-boot
</pre></div>
</div>
<p>Output <em><strong>BOOT.BIN</strong></em>, <em><strong>boot.scr</strong></em> and <em><strong>image.ub</strong></em> are located in <em><strong>images/linux</strong></em> directory.</p>
</li>
<li><p>Validate PetaLinux image on Board</p>
<ul class="simple">
<li><p>Copy <em><strong>BOOT.BIN</strong></em>, <em><strong>image.ub</strong></em> and <em><strong>boot.scr</strong></em> from <strong>build/petalinux/images/linux</strong> directory to SD card (fat32 partition).</p></li>
<li><p>Insert SD card to VCK190, set boot mode to SD boot (0001) and boot the board.</p></li>
<li><p>Make sure Linux boot successfully. Login with username: root, password: root</p></li>
</ul>
</li>
</ol>
<details>
  <summary><b>Show Boot Log</b></summary><div class="highlight-default notranslate"><div class="highlight"><pre><span></span>root@petalinux:~# [391.115631]****************************************
[392.964450]Xilinx Versal Platform Loader and Manager
[397.854212]Release 2020.2   Nov 30 2020  -  08:35:24
[402.657115]Platform Version: v1.0 PMC: v1.0, PS: v1.0
[407.546118]BOOTMODE: 14, MULTIBOOT: 0xF0000000
[411.825475]****************************************
[416.562993] 27.536159 ms for PrtnNum: 1, Size: 2224 Bytes
[421.778446]-------Loading Prtn No: 0x2
[425.913643] 0.539328 ms for PrtnNum: 2, Size: 48 Bytes
[430.334103]-------Loading Prtn No: 0x3
[460.345490] 26.411068 ms for PrtnNum: 3, Size: 55792 Bytes
[462.806209]-------Loading Prtn No: 0x4
[469.349675] 2.942065 ms for PrtnNum: 4, Size: 6032 Bytes
[471.634443]-------Loading Prtn No: 0x5
[475.247578] 0.018731 ms for PrtnNum: 5, Size: 80 Bytes
PSM Firmware version: 2020.2 [Build: Nov 30 2020 08:35:39 ]
[485.617643]+++++++Loading Image No: 0x2, Name: pl_cfi, Id: 0x18700000
[491.879575]-------Loading Prtn No: 0x6
[12215.749846] 11720.267596 ms for PrtnNum: 6, Size: 707472 Bytes
[12218.734381]-------Loading Prtn No: 0x7
[12409.592215] 187.084284 ms for PrtnNum: 7, Size: 365712 Bytes
[12412.438018]+++++++Loading Image No: 0x3, Name: fpd, Id: 0x0420C003
[12418.595431]-------Loading Prtn No: 0x8
[12425.245950] 2.878087 ms for PrtnNum: 8, Size: 992 Bytes
[12427.832593]+++++++Loading Image No: 0x4, Name: apu_subsyste, Id: 0x1C000000
[12434.597334]-------Loading Prtn No: 0x9
[12451.208925] 12.838115 ms for PrtnNum: 9, Size: 24752 Bytes
[12453.843937]-------Loading Prtn No: 0xA
[12483.552243] 25.934581 ms for PrtnNum: 10, Size: 59360 Bytes
[12486.274409]-------Loading Prtn No: 0xB
[12875.033006] 384.984465 ms for PrtnNum: 11, Size: 883968 Bytes
N[12877.994431]***** ** **Bont PDr Load:lDone***A****** **
[1i88a.177003]4t0.8 5415 ms: ROMOTime
[12886.560593]cotal P M BootOTime
                                   BL31: Non secure code at 0x8000000
NOTICE:  BL31: v2.2(debug):xilinx_rebase_v2.2_2020.1-10-ge6eea88b1
NOTICE:  BL31: Built : 08:34:09, Nov 30 2020
INFO:    GICv3 with legacy support detected. ARM GICv3 driver initialized in EL3
INFO:    BL31: Initializing runtime services
WARNING: BL31: cortex_a72: CPU workaround for 859971 was missing!
INFO:    BL31: cortex_a72: CPU workaround for cve_2017_5715 was applied
INFO:    BL31: cortex_a72: CPU workaround for cve_2018_3639 was applied
INFO:    BL31: Preparing for EL3 exit to normal world
INFO:    Entry point address = 0x8000000
INFO:    SPSR = 0x3c9


U-Boot 2020.01 (Nov 30 2020 - 08:35:27 +0000)

Model: Xilinx Versal vck190 Eval board revA (EMMC)
DRAM:  2 GiB
EL Level:       EL2
MMC:   sdhci@f1040000: 1, sdhci@f1050000: 0
In:    serial@ff000000
Out:   serial@ff000000
Err:   serial@ff000000
Bootmode: LVL_SHFT_SD_MODE1
Net:
ZYNQ GEM: ff0c0000, mdio bus ff0c0000, phyaddr 1, interface rgmii-id

Warning: ethernet@ff0c0000 (eth0) using random MAC address - d6:20:82:36:90:32
eth0: ethernet@ff0c0000
ZYNQ GEM: ff0d0000, mdio bus ff0c0000, phyaddr 2, interface rgmii-id

Warning: ethernet@ff0d0000 (eth1) using random MAC address - 2a:64:10:c2:a6:be
, eth1: ethernet@ff0d0000
Hit any key to stop autoboot:  0
switch to partitions #0, OK
mmc0 is current device
Scanning mmc 0:1...
Found U-Boot script /boot.scr
2007 bytes read in 17 ms (115.2 KiB/s)
## Executing script at 20000000
17065984 bytes read in 1372 ms (11.9 MiB/s)
## Loading kernel from FIT Image at 10000000 ...
   Using &#39;conf@system-top.dtb&#39; configuration
   Trying &#39;kernel@1&#39; kernel subimage
     Description:  Linux kernel
     Type:         Kernel Image
     Compression:  gzip compressed
     Data Start:   0x100000f8
     Data Size:    8341982 Bytes = 8 MiB
     Architecture: AArch64
     OS:           Linux
     Load Address: 0x00080000
     Entry Point:  0x00080000
     Hash algo:    sha256
     Hash value:   2f80978de5abed593d2caad4b8322d21400424d2510173d49fa04f0d78e8b83f
   Verifying Hash Integrity ... sha256+ OK
## Loading ramdisk from FIT Image at 10000000 ...
   Using &#39;conf@system-top.dtb&#39; configuration
   Trying &#39;ramdisk@1&#39; ramdisk subimage
     Description:  petalinux-image-minimal
     Type:         RAMDisk Image
     Compression:  uncompressed
     Data Start:   0x107fad60
     Data Size:    8697128 Bytes = 8.3 MiB
     Architecture: AArch64
     OS:           Linux
     Load Address: unavailable
     Entry Point:  unavailable
     Hash algo:    sha256
     Hash value:   89c3603e8057b56af941cb225c0859d3e57fe2d6e04f0856a4dce74c41855e2e
   Verifying Hash Integrity ... sha256+ OK
## Loading fdt from FIT Image at 10000000 ...
   Using &#39;conf@system-top.dtb&#39; configuration
   Trying &#39;fdt@system-top.dtb&#39; fdt subimage
     Description:  Flattened Device Tree blob
     Type:         Flat Device Tree
     Compression:  uncompressed
     Data Start:   0x107f4be8
     Data Size:    24741 Bytes = 24.2 KiB
     Architecture: AArch64
     Hash algo:    sha256
     Hash value:   e3695fb8926b53c44738ceb4be473cef2bd53d6aaa49fd9c695af71d5ca3a80a
   Verifying Hash Integrity ... sha256+ OK
   Booting using the fdt blob at 0x107f4be8
   Uncompressing Kernel Image
   Loading Ramdisk to 787b4000, end 78fff528 ... OK
   Loading Device Tree to 000000000fff6000, end 000000000ffff0a4 ... OK

Starting kernel ...

(skipping very long Linux boot log)

[    6.149369] Run /init as init process
INIT: version 2.88 booting
Starting udev
[    6.229790] udevd[264]: starting version 3.2.8
[    6.234535] random: udevd: uninitialized urandom read (16 bytes read)
[    6.241009] random: udevd: uninitialized urandom read (16 bytes read)
[    6.247486] random: udevd: uninitialized urandom read (16 bytes read)
[    6.257326] udevd[265]: starting eudev-3.2.8
[    6.615105] random: fast init done
[    6.655502] EXT4-fs (mmcblk1p2): recovery complete
[    6.659634] FAT-fs (mmcblk1p1): Volume was not properly unmounted. Some data may be corrupt. Please run fsck.
[    6.660306] EXT4-fs (mmcblk1p2): mounted filesystem with ordered data mode. Opts: (null)
Configuring packages on first boot....
 (This may take several minutes. Please do not power off the machine.)
Running postinst /etc/rpm-postinsts/100-sysvinit-inittab...
update-rc.d: /etc/init.d/run-postinsts exists during rc.d purge (continuing)
INIT: Entering runlevel: 5
Configuring network interfaces... [    6.965895] pps pps0: new PPS source ptp0
[    6.969920] macb ff0c0000.ethernet: gem-ptp-timer ptp clock registered.
udhcpc: started, v1.31.0
udhcpc: sending discover
udhcpc: sending discover
udhcpc: sending discover
udhcpc: no lease, forking to background
done.
Starting haveged: haveged: listening socket at 3
haveged: haveged starting up


Starting Dropbear SSH server: Generating 2048 bit rsa key, this may take a while...
haveged: haveged: ver: 1.9.5; arch: generic; vend: ; build: (gcc 9.2.0 CTV); collect: 128K

haveged: haveged: cpu: (VC); data: 16K (D); inst: 16K (D); idx: 11/40; sz: 15456/64452

haveged: haveged: tot tests(BA8): A:1/1 B:1/1 continuous tests(B):  last entropy estimate 7.9996

haveged: haveged: fills: 0, ge[   16.670222] random: crng init done
nerated: 0

[   16.675530] random: 7 urandom warning(s) missed due to ratelimiting
Public key portion is:
ssh-rsa AAAAB3NzaC1yc2EAAAADAQABAAABAQClK2Vcoh4YaCLp+s+owIWrtsm5rSzDMAd28vfmHU6grRmr+MQDpbZGelx8FW+7eOffSAbbfiVjrLNuiIP77neX3bfKir8Am6c4YTQCLUc06Mgao52pL0w2Vu+oa/DikBfR9iDkYBpQeO66eEnS3VXH8FwParDcwG475juQ06WO0PgbQh2PghNkW13yJF8vfk/hS9ZXn0MNbn96x+MVe6b70HZFmOllriJeEQj3eVgKKBaZZAYwEW24ynpCM0bWnFSzyohc3ZYTqRnOqXe9bie/Pr18vZs7kqkVUSKhuxstAGG/oRJAM46ODQNwLT8HzMSGnmXsN3pnW8XwFlMNMHHp root@petalinux
Fingerprint: sha1!! 14:87:a7:46:70:bf:0e:a7:cb:75:fd:80:b9:79:e4:ce:7a:1b:25:f7
dropbear.
Starting internet superserver: inetd.
Starting syslogd/klogd: done
Starting tcf-agent: OK

PetaLinux 2020.2 petalinux /dev/ttyAMA0

petalinux login:
</pre></div>
</div>
</details>
<!--For boot log--></details>
<!--For Create PetaLinux Project--></div>
</div>
<div class="section" id="fast-track">
<h2>Fast Track<a class="headerlink" href="#fast-track" title="Permalink to this heading">¶</a></h2>
<p>Scripts are provided to re-create projects and generate outputs in each step. To use these scripts, please run the following steps.</p>
<ol>
<li><p>Run build</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># cd to the step directory, e.g.</span>
<span class="nb">cd</span> step0_bootable_design
make all
</pre></div>
</div>
</li>
<li><p>To clean the generated files, please run</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make clean
</pre></div>
</div>
</li>
</ol>
<p>This script downloads the VCK190 ES1 board support and the Versal Extensible Design example to local repository and creates the example design, generate block diagram and export XSA.</p>
<p>A top level all in one build script is also provided. To build everything (step 0 to step 3) with one command, please go to <em><strong>ref_files</strong></em> directory and run</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make all
</pre></div>
</div>
<p>To clean all the generated files, please run</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make clean
</pre></div>
</div>
<p><em><strong>Now we have a base bootable design. Next we’ll go to <a class="reference internal" href="step1.html"><span class="doc">step 1 to update the Vivado design for hardware platform requirements</span></a>.</strong></em></p>
</div>
</div>
<div class="section" id="references">
<h1>References<a class="headerlink" href="#references" title="Permalink to this heading">¶</a></h1>
<p>https://github.com/Xilinx/XilinxBoardStore/wiki/Accessing-the-Board-Store-Repository</p>
<p align="center"><sup>Copyright&copy; 2020 Xilinx</sup></p></div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on August 5, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>