Date: Tue, 18 Nov 2003 09:28:18 -0500 (EST)
From: Zwane Mwaikambo <>
Subject: Re: FEATURE REQUEST: Specific Processor Optimizations on x86  Architecture
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2003/11/18/71

On Mon, 27 Oct 2003, Andi Kleen wrote:
> Zwane Mwaikambo <zwane@arm.linux.org.uk> writes:
> 
> > On Mon, 27 Oct 2003, Andi Kleen wrote:
> > 
> > > The wmb() change is not needed, unless you have an oostore CPU
> > > (x86 has ordered writes by default). It probably does not hurt
> > > neither though (I do it the same way on x86-64), but also doesn't 
> > > change anything.
> > 
> > The original intent was to fix an SMP P5 system, it oopses otherwise under 
> > load.
> 
> That doesn't make any sense. P5 doesn't support SFENCE.
I think i misparsed what you were referring to, i thought it was the patch 
with the barrier in smp_call_function().
My bad.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/