Register File

(	
	input logic clk, WE3
	input logic [3:0] A1, A2, A3,
	input logic [31:0] WD3, R15,
	output logic [31:0] RD1, RD2

)

	reg [31:0] registers [15:0];
	
	
	
	always @(posedge clk) begin
	
		if (WE3) begin
			registers[A3] <= WD3;
		end
		
		registers[15] <= R15;
			
	end
	
	assign RD1 = register[A1];
	assign RD2 = register[A2];
	
endmodule