{
    "nl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/51-openroad-fillinsertion/mult.nl.v",
    "pnl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/51-openroad-fillinsertion/mult.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/52-odb-cellfrequencytables/mult.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/52-odb-cellfrequencytables/mult.odb",
    "sdc": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/51-openroad-fillinsertion/mult.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/12-openroad-staprepnr/nom_tt_025C_1v80/mult__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/12-openroad-staprepnr/nom_ss_100C_1v60/mult__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/12-openroad-staprepnr/nom_ff_n40C_1v95/mult__nom_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/53-openroad-rcx/nom/mult.nom.spef",
        "min_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/53-openroad-rcx/min/mult.min.spef",
        "max_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/53-openroad-rcx/max/mult.max.spef"
    },
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/05-yosys-jsonheader/mult.h.json",
    "vh": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/300MHz/28-odb-writeverilogheader/mult.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1463,
        "design__instance__area": 12826.1,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00540425,
        "power__switching__total": 0.00206575,
        "power__leakage__total": 7.1578e-09,
        "power__total": 0.00747001,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.258195,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.265164,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.317926,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 0.82376,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.317926,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 0.82376,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 248,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.4729630709835544,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -2.964396811927881,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -261.5108843492855,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -2.964396811927881,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.513076,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 279,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -2.964397,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 32,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 248,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.0822887337117788,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": -0.18409024825586734,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.0018048063554496798,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 102,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.001805,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 102,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.435047,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 19,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.258195,
        "clock__skew__worst_setup": 0.265164,
        "timing__hold__ws": 0.317926,
        "timing__setup__ws": 0.82376,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.317926,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 0.82376,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 158.64 169.36",
        "design__core__bbox": "5.52 10.88 152.72 157.76",
        "design__io": 36,
        "design__die__area": 26867.3,
        "design__core__area": 21620.7,
        "design__instance__count__stdcell": 1463,
        "design__instance__area__stdcell": 12826.1,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.593229,
        "design__instance__utilization__stdcell": 0.593229,
        "design__instance__count__class:inverter": 259,
        "design__instance__count__class:sequential_cell": 247,
        "design__instance__count__class:multi_input_combinational_cell": 380,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 1356,
        "design__instance__count__class:tap_cell": 308,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 1142723,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 13505.6,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 221,
        "design__instance__count__class:clock_buffer": 30,
        "design__instance__count__class:clock_inverter": 18,
        "design__instance__count__setup_buffer": 20,
        "design__instance__count__hold_buffer": 136,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 1151,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 231,
        "route__wirelength__iter:1": 15279,
        "route__drc_errors__iter:2": 56,
        "route__wirelength__iter:2": 15191,
        "route__drc_errors__iter:3": 23,
        "route__wirelength__iter:3": 15075,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 15075,
        "route__drc_errors": 0,
        "route__wirelength": 15075,
        "route__vias": 5983,
        "route__vias__singlecut": 5983,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 314.52
    }
}