#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Mar 13 11:59:45 2025
# Process ID: 16356
# Current directory: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23612 C:\Users\Goktug\Desktop\CDD_LAB\CDD_lab\UART.xpr
# Log file: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/vivado.log
# Journal file: C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.xpr
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_top_0_0_synth_1 -jobs 28
wait_on_run design_1_uart_top_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files -ipstatic_source_dir C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/modelsim} {questa=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/questa} {riviera=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/riviera} {activehdl=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
update_module_reference design_1_uart_top_0_0
update_module_reference design_1_Debounce_Switch_0_0
launch_runs synth_1 -jobs 28
wait_on_run synth_1
launch_runs impl_1 -jobs 28
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 28
wait_on_run impl_1
open_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_top_0_0_synth_1 design_1_Debounce_Switch_0_0_synth_1 -jobs 28
wait_on_run design_1_uart_top_0_0_synth_1
wait_on_run design_1_Debounce_Switch_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files -ipstatic_source_dir C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/modelsim} {questa=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/questa} {riviera=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/riviera} {activehdl=C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 28
wait_on_run synth_1
launch_runs impl_1 -jobs 28
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 28
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Goktug/Desktop/CDD_LAB/CDD_lab/UART.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
