

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Tue Oct  1 18:27:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.664 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49163|    49163|  0.229 ms|  0.229 ms|  49163|  49163|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop4_loop5_loop6  |    49161|    49161|        22|         12|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      802|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    41|     3817|     3002|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     2598|    -|
|Register             |        -|     -|     3816|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|    41|     7633|     6402|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U407    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U408    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U409    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U410    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U411  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U412  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U413  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U414  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U415   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U416   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U417   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U418   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U419   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U420   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U421   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U422   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U423   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U424   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U425   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  41| 3817| 3002|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v11_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v12_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       32|  0|   0|    0|  8192| 1024|    32|       262144|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_1498_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln56_fu_1513_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln57_1_fu_1691_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln57_fu_1569_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln58_fu_1902_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln68_fu_1728_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln69_fu_1659_p2                |         +|   0|  0|  15|           8|           8|
    |empty_fu_1619_p2                   |         +|   0|  0|  15|           8|           8|
    |and_ln56_fu_1551_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1423                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2178                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2182                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2198                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2201                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op289_read_state2     |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_1645_p2                   |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln56_fu_1492_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln57_fu_1519_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln58_1_fu_1907_p2             |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln58_fu_1545_p2               |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln70_fu_1757_p2               |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln77_fu_1685_p2               |      icmp|   0|  0|  12|           4|           2|
    |ap_block_state20_pp0_stage7_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage8_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage9_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln56_fu_1533_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln57_1_fu_1581_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln57_fu_1575_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln56_1_fu_1557_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln56_fu_1525_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln57_1_fu_1599_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln57_2_fu_1697_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln57_fu_1587_p3             |    select|   0|  0|   5|           1|           1|
    |v22_10_fu_2071_p3                  |    select|   0|  0|  32|           1|           1|
    |v22_11_fu_2079_p3                  |    select|   0|  0|  32|           1|           1|
    |v22_12_fu_2090_p3                  |    select|   0|  0|  32|           1|           1|
    |v22_13_fu_2134_p3                  |    select|   0|  0|  32|           1|           1|
    |v22_14_fu_2142_p3                  |    select|   0|  0|  32|           1|           1|
    |v22_15_fu_2150_p3                  |    select|   0|  0|  32|           1|           1|
    |v22_1_fu_1954_p3                   |    select|   0|  0|  32|           1|           1|
    |v22_2_fu_1962_p3                   |    select|   0|  0|  32|           1|           1|
    |v22_3_fu_1970_p3                   |    select|   0|  0|  32|           1|           1|
    |v22_4_fu_1997_p3                   |    select|   0|  0|  32|           1|           1|
    |v22_5_fu_2014_p3                   |    select|   0|  0|  32|           1|           1|
    |v22_6_fu_2022_p3                   |    select|   0|  0|  32|           1|           1|
    |v22_7_fu_2030_p3                   |    select|   0|  0|  32|           1|           1|
    |v22_8_fu_2117_p3                   |    select|   0|  0|  32|           1|           1|
    |v22_9_fu_2063_p3                   |    select|   0|  0|  32|           1|           1|
    |v22_fu_1937_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_fu_1539_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 802|         151|         120|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |add70_1194_33_fu_182                    |   9|          2|   32|         64|
    |add70_1_1_311_fu_198                    |   9|          2|   32|         64|
    |add70_1_2_313_fu_202                    |   9|          2|   32|         64|
    |add70_1_31649_fu_194                    |   9|          2|   32|         64|
    |add70_1_3_315_fu_206                    |   9|          2|   32|         64|
    |add70_2224_35_fu_186                    |   9|          2|   32|         64|
    |add70_2_1_319_fu_214                    |   9|          2|   32|         64|
    |add70_2_2_321_fu_218                    |   9|          2|   32|         64|
    |add70_2_311017_fu_210                   |   9|          2|   32|         64|
    |add70_2_3_323_fu_222                    |   9|          2|   32|         64|
    |add70_3254_37_fu_190                    |   9|          2|   32|         64|
    |add70_33561_fu_178                      |   9|          2|   32|         64|
    |add70_3_1_327_fu_230                    |   9|          2|   32|         64|
    |add70_3_2_329_fu_234                    |   9|          2|   32|         64|
    |add70_3_35625_fu_226                    |   9|          2|   32|         64|
    |add70_3_3_331_fu_238                    |   9|          2|   32|         64|
    |ap_NS_fsm                               |  65|         13|    1|         13|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_add70_1194_33_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_1_1_311_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_1_2_313_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_1_31649_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_1_3_315_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2224_35_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2_1_319_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2_2_321_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2_311017_load    |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2_3_323_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3254_37_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_33561_load       |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3_1_327_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3_2_329_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3_35625_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3_3_331_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_indvar_flatten44_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v13_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v14_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v15_load               |   9|          2|    5|         10|
    |grp_fu_1197_p0                          |  37|          7|   32|        224|
    |grp_fu_1197_p1                          |  65|         12|   32|        384|
    |grp_fu_1201_p0                          |  31|          6|   32|        192|
    |grp_fu_1201_p1                          |  65|         12|   32|        384|
    |grp_fu_1205_p0                          |  31|          6|   32|        192|
    |grp_fu_1205_p1                          |  54|         10|   32|        320|
    |grp_fu_1209_p0                          |  31|          6|   32|        192|
    |grp_fu_1209_p1                          |  54|         10|   32|        320|
    |grp_fu_1213_p0                          |  31|          6|   32|        192|
    |grp_fu_1213_p1                          |  31|          6|   32|        192|
    |grp_fu_1217_p0                          |  20|          4|   32|        128|
    |grp_fu_1217_p1                          |  20|          4|   32|        128|
    |grp_fu_1221_p0                          |  20|          4|   32|        128|
    |grp_fu_1221_p1                          |  20|          4|   32|        128|
    |grp_fu_1225_p0                          |  20|          4|   32|        128|
    |grp_fu_1225_p1                          |  20|          4|   32|        128|
    |grp_fu_1253_p0                          |  31|          6|   32|        192|
    |grp_fu_1253_p1                          |  37|          7|   32|        224|
    |grp_fu_1259_p0                          |  31|          6|   32|        192|
    |grp_fu_1259_p1                          |  37|          7|   32|        224|
    |grp_fu_1265_p0                          |  31|          6|   32|        192|
    |grp_fu_1265_p1                          |  37|          7|   32|        224|
    |grp_fu_1271_p0                          |  31|          6|   32|        192|
    |grp_fu_1271_p1                          |  37|          7|   32|        224|
    |grp_fu_1277_p0                          |  37|          7|   32|        224|
    |grp_fu_1277_p1                          |  37|          7|   32|        224|
    |grp_fu_1282_p0                          |  37|          7|   32|        224|
    |grp_fu_1282_p1                          |  37|          7|   32|        224|
    |grp_fu_1287_p0                          |  37|          7|   32|        224|
    |grp_fu_1287_p1                          |  37|          7|   32|        224|
    |grp_fu_1292_p0                          |  31|          6|   32|        192|
    |grp_fu_1292_p1                          |  37|          7|   32|        224|
    |grp_fu_1297_p0                          |  31|          6|   32|        192|
    |grp_fu_1297_p1                          |  37|          7|   32|        224|
    |grp_fu_1302_p0                          |  26|          5|   32|        160|
    |grp_fu_1302_p1                          |  31|          6|   32|        192|
    |grp_fu_1308_p0                          |  26|          5|   32|        160|
    |grp_fu_1308_p1                          |  31|          6|   32|        192|
    |indvar_flatten44_fu_174                 |   9|          2|   13|         26|
    |indvar_flatten_fu_166                   |   9|          2|   10|         20|
    |real_start                              |   9|          2|    1|          2|
    |v11_10_address0                         |  14|          3|    8|         24|
    |v11_11_address0                         |  14|          3|    8|         24|
    |v11_12_address0                         |  14|          3|    8|         24|
    |v11_13_address0                         |  14|          3|    8|         24|
    |v11_14_address0                         |  14|          3|    8|         24|
    |v11_15_address0                         |  14|          3|    8|         24|
    |v11_1_address0                          |  14|          3|    8|         24|
    |v11_2_address0                          |  14|          3|    8|         24|
    |v11_3_address0                          |  14|          3|    8|         24|
    |v11_4_address0                          |  14|          3|    8|         24|
    |v11_5_address0                          |  14|          3|    8|         24|
    |v11_6_address0                          |  14|          3|    8|         24|
    |v11_7_address0                          |  14|          3|    8|         24|
    |v11_8_address0                          |  14|          3|    8|         24|
    |v11_9_address0                          |  14|          3|    8|         24|
    |v11_address0                            |  14|          3|    8|         24|
    |v12_10_address0                         |  14|          3|    8|         24|
    |v12_11_address0                         |  14|          3|    8|         24|
    |v12_12_address0                         |  14|          3|    8|         24|
    |v12_13_address0                         |  14|          3|    8|         24|
    |v12_14_address0                         |  14|          3|    8|         24|
    |v12_15_address0                         |  14|          3|    8|         24|
    |v12_1_address0                          |  14|          3|    8|         24|
    |v12_2_address0                          |  14|          3|    8|         24|
    |v12_3_address0                          |  14|          3|    8|         24|
    |v12_4_address0                          |  14|          3|    8|         24|
    |v12_5_address0                          |  14|          3|    8|         24|
    |v12_6_address0                          |  14|          3|    8|         24|
    |v12_7_address0                          |  14|          3|    8|         24|
    |v12_8_address0                          |  14|          3|    8|         24|
    |v12_9_address0                          |  14|          3|    8|         24|
    |v12_address0                            |  14|          3|    8|         24|
    |v13_fu_170                              |   9|          2|    5|         10|
    |v147_0_0_blk_n                          |   9|          2|    1|          2|
    |v147_0_1_blk_n                          |   9|          2|    1|          2|
    |v147_0_2_blk_n                          |   9|          2|    1|          2|
    |v147_0_3_blk_n                          |   9|          2|    1|          2|
    |v147_1_0_blk_n                          |   9|          2|    1|          2|
    |v147_1_1_blk_n                          |   9|          2|    1|          2|
    |v147_1_2_blk_n                          |   9|          2|    1|          2|
    |v147_1_3_blk_n                          |   9|          2|    1|          2|
    |v147_2_0_blk_n                          |   9|          2|    1|          2|
    |v147_2_1_blk_n                          |   9|          2|    1|          2|
    |v147_2_2_blk_n                          |   9|          2|    1|          2|
    |v147_2_3_blk_n                          |   9|          2|    1|          2|
    |v147_3_0_blk_n                          |   9|          2|    1|          2|
    |v147_3_1_blk_n                          |   9|          2|    1|          2|
    |v147_3_2_blk_n                          |   9|          2|    1|          2|
    |v147_3_3_blk_n                          |   9|          2|    1|          2|
    |v148_0_0_blk_n                          |   9|          2|    1|          2|
    |v148_0_1_blk_n                          |   9|          2|    1|          2|
    |v148_0_2_blk_n                          |   9|          2|    1|          2|
    |v148_0_3_blk_n                          |   9|          2|    1|          2|
    |v148_1_0_blk_n                          |   9|          2|    1|          2|
    |v148_1_1_blk_n                          |   9|          2|    1|          2|
    |v148_1_2_blk_n                          |   9|          2|    1|          2|
    |v148_1_3_blk_n                          |   9|          2|    1|          2|
    |v148_2_0_blk_n                          |   9|          2|    1|          2|
    |v148_2_1_blk_n                          |   9|          2|    1|          2|
    |v148_2_2_blk_n                          |   9|          2|    1|          2|
    |v148_2_3_blk_n                          |   9|          2|    1|          2|
    |v148_3_0_blk_n                          |   9|          2|    1|          2|
    |v148_3_1_blk_n                          |   9|          2|    1|          2|
    |v148_3_2_blk_n                          |   9|          2|    1|          2|
    |v148_3_3_blk_n                          |   9|          2|    1|          2|
    |v14_fu_162                              |   9|          2|    5|         10|
    |v15_fu_158                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |2598|        530| 2610|      11471|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add70_1194_33_fu_182                |  32|   0|   32|          0|
    |add70_1_1_311_fu_198                |  32|   0|   32|          0|
    |add70_1_2_313_fu_202                |  32|   0|   32|          0|
    |add70_1_31649_fu_194                |  32|   0|   32|          0|
    |add70_1_3_315_fu_206                |  32|   0|   32|          0|
    |add70_2224_35_fu_186                |  32|   0|   32|          0|
    |add70_2_1_319_fu_214                |  32|   0|   32|          0|
    |add70_2_2_321_fu_218                |  32|   0|   32|          0|
    |add70_2_311017_fu_210               |  32|   0|   32|          0|
    |add70_2_3_323_fu_222                |  32|   0|   32|          0|
    |add70_3254_37_fu_190                |  32|   0|   32|          0|
    |add70_33561_fu_178                  |  32|   0|   32|          0|
    |add70_3_1_327_fu_230                |  32|   0|   32|          0|
    |add70_3_2_329_fu_234                |  32|   0|   32|          0|
    |add70_3_35625_fu_226                |  32|   0|   32|          0|
    |add70_3_3_331_fu_238                |  32|   0|   32|          0|
    |ap_CS_fsm                           |  12|   0|   12|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |cmp21_reg_2565                      |   1|   0|    1|          0|
    |icmp_ln56_reg_2465                  |   1|   0|    1|          0|
    |icmp_ln56_reg_2465_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln58_1_reg_2961                |   1|   0|    1|          0|
    |icmp_ln58_1_reg_2961_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln70_reg_2821                  |   1|   0|    1|          0|
    |icmp_ln77_reg_2649                  |   1|   0|    1|          0|
    |icmp_ln77_reg_2649_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten44_fu_174             |  13|   0|   13|          0|
    |indvar_flatten_fu_166               |  10|   0|   10|          0|
    |or_ln57_reg_2469                    |   1|   0|    1|          0|
    |reg_1350                            |  32|   0|   32|          0|
    |reg_1356                            |  32|   0|   32|          0|
    |reg_1362                            |  32|   0|   32|          0|
    |reg_1368                            |  32|   0|   32|          0|
    |reg_1374                            |  32|   0|   32|          0|
    |reg_1379                            |  32|   0|   32|          0|
    |reg_1384                            |  32|   0|   32|          0|
    |reg_1389                            |  32|   0|   32|          0|
    |reg_1414                            |  32|   0|   32|          0|
    |select_ln57_reg_2473                |   5|   0|    5|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |tmp12_reg_3470                      |  32|   0|   32|          0|
    |tmp27_reg_3445                      |  32|   0|   32|          0|
    |tmp32_reg_3450                      |  32|   0|   32|          0|
    |tmp42_reg_3425                      |  32|   0|   32|          0|
    |tmp47_reg_3430                      |  32|   0|   32|          0|
    |tmp62_reg_3405                      |  32|   0|   32|          0|
    |tmp67_reg_3410                      |  32|   0|   32|          0|
    |tmp7_reg_3465                       |  32|   0|   32|          0|
    |tmp_s_reg_2480                      |   4|   0|    8|          4|
    |v11_10_addr_reg_2535                |   8|   0|    8|          0|
    |v11_10_addr_reg_2535_pp0_iter1_reg  |   8|   0|    8|          0|
    |v11_10_load_reg_2703                |  32|   0|   32|          0|
    |v11_11_addr_reg_2540                |   8|   0|    8|          0|
    |v11_11_addr_reg_2540_pp0_iter1_reg  |   8|   0|    8|          0|
    |v11_11_load_reg_2708                |  32|   0|   32|          0|
    |v11_12_addr_reg_2545                |   8|   0|    8|          0|
    |v11_12_addr_reg_2545_pp0_iter1_reg  |   8|   0|    8|          0|
    |v11_12_load_reg_2713                |  32|   0|   32|          0|
    |v11_13_addr_reg_2550                |   8|   0|    8|          0|
    |v11_13_addr_reg_2550_pp0_iter1_reg  |   8|   0|    8|          0|
    |v11_13_load_reg_2718                |  32|   0|   32|          0|
    |v11_14_addr_reg_2555                |   8|   0|    8|          0|
    |v11_14_addr_reg_2555_pp0_iter1_reg  |   8|   0|    8|          0|
    |v11_14_load_reg_2723                |  32|   0|   32|          0|
    |v11_15_addr_reg_2560                |   8|   0|    8|          0|
    |v11_15_addr_reg_2560_pp0_iter1_reg  |   8|   0|    8|          0|
    |v11_15_load_reg_2728                |  32|   0|   32|          0|
    |v11_1_addr_reg_2490                 |   8|   0|    8|          0|
    |v11_1_addr_reg_2490_pp0_iter1_reg   |   8|   0|    8|          0|
    |v11_1_load_reg_2658                 |  32|   0|   32|          0|
    |v11_2_addr_reg_2495                 |   8|   0|    8|          0|
    |v11_2_addr_reg_2495_pp0_iter1_reg   |   8|   0|    8|          0|
    |v11_2_load_reg_2663                 |  32|   0|   32|          0|
    |v11_3_addr_reg_2500                 |   8|   0|    8|          0|
    |v11_3_addr_reg_2500_pp0_iter1_reg   |   8|   0|    8|          0|
    |v11_3_load_reg_2668                 |  32|   0|   32|          0|
    |v11_4_addr_reg_2505                 |   8|   0|    8|          0|
    |v11_4_addr_reg_2505_pp0_iter1_reg   |   8|   0|    8|          0|
    |v11_4_load_reg_2673                 |  32|   0|   32|          0|
    |v11_5_addr_reg_2510                 |   8|   0|    8|          0|
    |v11_5_addr_reg_2510_pp0_iter1_reg   |   8|   0|    8|          0|
    |v11_5_load_reg_2678                 |  32|   0|   32|          0|
    |v11_6_addr_reg_2515                 |   8|   0|    8|          0|
    |v11_6_addr_reg_2515_pp0_iter1_reg   |   8|   0|    8|          0|
    |v11_6_load_reg_2683                 |  32|   0|   32|          0|
    |v11_7_addr_reg_2520                 |   8|   0|    8|          0|
    |v11_7_addr_reg_2520_pp0_iter1_reg   |   8|   0|    8|          0|
    |v11_7_load_reg_2688                 |  32|   0|   32|          0|
    |v11_8_addr_reg_2525                 |   8|   0|    8|          0|
    |v11_8_addr_reg_2525_pp0_iter1_reg   |   8|   0|    8|          0|
    |v11_8_load_reg_2693                 |  32|   0|   32|          0|
    |v11_9_addr_reg_2530                 |   8|   0|    8|          0|
    |v11_9_addr_reg_2530_pp0_iter1_reg   |   8|   0|    8|          0|
    |v11_9_load_reg_2698                 |  32|   0|   32|          0|
    |v11_addr_reg_2485                   |   8|   0|    8|          0|
    |v11_addr_reg_2485_pp0_iter1_reg     |   8|   0|    8|          0|
    |v11_load_reg_2653                   |  32|   0|   32|          0|
    |v12_10_addr_reg_2783                |   8|   0|    8|          0|
    |v12_11_addr_reg_2788                |   8|   0|    8|          0|
    |v12_12_addr_reg_2793                |   8|   0|    8|          0|
    |v12_13_addr_reg_2798                |   8|   0|    8|          0|
    |v12_14_addr_reg_2803                |   8|   0|    8|          0|
    |v12_15_addr_reg_2808                |   8|   0|    8|          0|
    |v12_1_addr_reg_2738                 |   8|   0|    8|          0|
    |v12_2_addr_reg_2743                 |   8|   0|    8|          0|
    |v12_3_addr_reg_2748                 |   8|   0|    8|          0|
    |v12_4_addr_reg_2753                 |   8|   0|    8|          0|
    |v12_5_addr_reg_2758                 |   8|   0|    8|          0|
    |v12_6_addr_reg_2763                 |   8|   0|    8|          0|
    |v12_7_addr_reg_2768                 |   8|   0|    8|          0|
    |v12_8_addr_reg_2773                 |   8|   0|    8|          0|
    |v12_9_addr_reg_2778                 |   8|   0|    8|          0|
    |v12_addr_reg_2733                   |   8|   0|    8|          0|
    |v13_fu_170                          |   5|   0|    5|          0|
    |v14_fu_162                          |   5|   0|    5|          0|
    |v15_fu_158                          |   5|   0|    5|          0|
    |v20_11_reg_2993                     |  32|   0|   32|          0|
    |v20_12_reg_3001                     |  32|   0|   32|          0|
    |v20_13_reg_3009                     |  32|   0|   32|          0|
    |v20_17_reg_3049                     |  32|   0|   32|          0|
    |v20_18_reg_3025                     |  32|   0|   32|          0|
    |v20_19_reg_3033                     |  32|   0|   32|          0|
    |v20_20_reg_3041                     |  32|   0|   32|          0|
    |v20_24_reg_3077                     |  32|   0|   32|          0|
    |v20_25_reg_3057                     |  32|   0|   32|          0|
    |v20_26_reg_3065                     |  32|   0|   32|          0|
    |v20_27_reg_3071                     |  32|   0|   32|          0|
    |v20_4_reg_2965                      |  32|   0|   32|          0|
    |v20_5_reg_2973                      |  32|   0|   32|          0|
    |v20_6_reg_2979                      |  32|   0|   32|          0|
    |v21_10_reg_2913                     |  32|   0|   32|          0|
    |v21_11_reg_2921                     |  32|   0|   32|          0|
    |v21_12_reg_2929                     |  32|   0|   32|          0|
    |v21_13_reg_2937                     |  32|   0|   32|          0|
    |v21_14_reg_2945                     |  32|   0|   32|          0|
    |v21_15_reg_2953                     |  32|   0|   32|          0|
    |v21_1_reg_2841                      |  32|   0|   32|          0|
    |v21_2_reg_2849                      |  32|   0|   32|          0|
    |v21_3_reg_2857                      |  32|   0|   32|          0|
    |v21_4_reg_2865                      |  32|   0|   32|          0|
    |v21_5_reg_2873                      |  32|   0|   32|          0|
    |v21_6_reg_2881                      |  32|   0|   32|          0|
    |v21_7_reg_2889                      |  32|   0|   32|          0|
    |v21_8_reg_2897                      |  32|   0|   32|          0|
    |v21_9_reg_2905                      |  32|   0|   32|          0|
    |v21_reg_2813                        |  32|   0|   32|          0|
    |v23_17_reg_3105                     |  32|   0|   32|          0|
    |v23_19_reg_3350                     |  32|   0|   32|          0|
    |v23_23_reg_3355                     |  32|   0|   32|          0|
    |v23_24_reg_3235                     |  32|   0|   32|          0|
    |v23_25_reg_3240                     |  32|   0|   32|          0|
    |v23_28_reg_3245                     |  32|   0|   32|          0|
    |v23_34_reg_3385                     |  32|   0|   32|          0|
    |v23_35_reg_3390                     |  32|   0|   32|          0|
    |v23_38_reg_3160                     |  32|   0|   32|          0|
    |v23_39_reg_3395                     |  32|   0|   32|          0|
    |v23_42_reg_3165                     |  32|   0|   32|          0|
    |v23_44_reg_3300                     |  32|   0|   32|          0|
    |v23_45_reg_3305                     |  32|   0|   32|          0|
    |v23_46_reg_3170                     |  32|   0|   32|          0|
    |v23_47_reg_3310                     |  32|   0|   32|          0|
    |v23_48_reg_3315                     |  32|   0|   32|          0|
    |v23_49_reg_3345                     |  32|   0|   32|          0|
    |v23_50_reg_3175                     |  32|   0|   32|          0|
    |v23_52_reg_3325                     |  32|   0|   32|          0|
    |v23_53_reg_3330                     |  32|   0|   32|          0|
    |v23_54_reg_3180                     |  32|   0|   32|          0|
    |v23_58_reg_3185                     |  32|   0|   32|          0|
    |v23_59_reg_3400                     |  32|   0|   32|          0|
    |v23_60_reg_3370                     |  32|   0|   32|          0|
    |v23_61_reg_3375                     |  32|   0|   32|          0|
    |v23_62_reg_3190                     |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |3816|   0| 3820|          4|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v147_2_0_din             |  out|   32|     ap_fifo|      v147_2_0|       pointer|
|v147_2_0_num_data_valid  |   in|    9|     ap_fifo|      v147_2_0|       pointer|
|v147_2_0_fifo_cap        |   in|    9|     ap_fifo|      v147_2_0|       pointer|
|v147_2_0_full_n          |   in|    1|     ap_fifo|      v147_2_0|       pointer|
|v147_2_0_write           |  out|    1|     ap_fifo|      v147_2_0|       pointer|
|v147_2_1_din             |  out|   32|     ap_fifo|      v147_2_1|       pointer|
|v147_2_1_num_data_valid  |   in|    9|     ap_fifo|      v147_2_1|       pointer|
|v147_2_1_fifo_cap        |   in|    9|     ap_fifo|      v147_2_1|       pointer|
|v147_2_1_full_n          |   in|    1|     ap_fifo|      v147_2_1|       pointer|
|v147_2_1_write           |  out|    1|     ap_fifo|      v147_2_1|       pointer|
|v147_2_2_din             |  out|   32|     ap_fifo|      v147_2_2|       pointer|
|v147_2_2_num_data_valid  |   in|    9|     ap_fifo|      v147_2_2|       pointer|
|v147_2_2_fifo_cap        |   in|    9|     ap_fifo|      v147_2_2|       pointer|
|v147_2_2_full_n          |   in|    1|     ap_fifo|      v147_2_2|       pointer|
|v147_2_2_write           |  out|    1|     ap_fifo|      v147_2_2|       pointer|
|v147_2_3_din             |  out|   32|     ap_fifo|      v147_2_3|       pointer|
|v147_2_3_num_data_valid  |   in|    9|     ap_fifo|      v147_2_3|       pointer|
|v147_2_3_fifo_cap        |   in|    9|     ap_fifo|      v147_2_3|       pointer|
|v147_2_3_full_n          |   in|    1|     ap_fifo|      v147_2_3|       pointer|
|v147_2_3_write           |  out|    1|     ap_fifo|      v147_2_3|       pointer|
|v147_3_0_din             |  out|   32|     ap_fifo|      v147_3_0|       pointer|
|v147_3_0_num_data_valid  |   in|    9|     ap_fifo|      v147_3_0|       pointer|
|v147_3_0_fifo_cap        |   in|    9|     ap_fifo|      v147_3_0|       pointer|
|v147_3_0_full_n          |   in|    1|     ap_fifo|      v147_3_0|       pointer|
|v147_3_0_write           |  out|    1|     ap_fifo|      v147_3_0|       pointer|
|v147_3_1_din             |  out|   32|     ap_fifo|      v147_3_1|       pointer|
|v147_3_1_num_data_valid  |   in|    9|     ap_fifo|      v147_3_1|       pointer|
|v147_3_1_fifo_cap        |   in|    9|     ap_fifo|      v147_3_1|       pointer|
|v147_3_1_full_n          |   in|    1|     ap_fifo|      v147_3_1|       pointer|
|v147_3_1_write           |  out|    1|     ap_fifo|      v147_3_1|       pointer|
|v147_3_2_din             |  out|   32|     ap_fifo|      v147_3_2|       pointer|
|v147_3_2_num_data_valid  |   in|    9|     ap_fifo|      v147_3_2|       pointer|
|v147_3_2_fifo_cap        |   in|    9|     ap_fifo|      v147_3_2|       pointer|
|v147_3_2_full_n          |   in|    1|     ap_fifo|      v147_3_2|       pointer|
|v147_3_2_write           |  out|    1|     ap_fifo|      v147_3_2|       pointer|
|v147_3_3_din             |  out|   32|     ap_fifo|      v147_3_3|       pointer|
|v147_3_3_num_data_valid  |   in|    9|     ap_fifo|      v147_3_3|       pointer|
|v147_3_3_fifo_cap        |   in|    9|     ap_fifo|      v147_3_3|       pointer|
|v147_3_3_full_n          |   in|    1|     ap_fifo|      v147_3_3|       pointer|
|v147_3_3_write           |  out|    1|     ap_fifo|      v147_3_3|       pointer|
|v148_0_0_dout            |   in|   32|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_num_data_valid  |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_fifo_cap        |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_empty_n         |   in|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_read            |  out|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_1_dout            |   in|   32|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_num_data_valid  |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_fifo_cap        |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_empty_n         |   in|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_read            |  out|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_2_dout            |   in|   32|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_num_data_valid  |   in|    9|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_fifo_cap        |   in|    9|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_empty_n         |   in|    1|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_read            |  out|    1|     ap_fifo|      v148_0_2|       pointer|
|v148_0_3_dout            |   in|   32|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_num_data_valid  |   in|    9|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_fifo_cap        |   in|    9|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_empty_n         |   in|    1|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_read            |  out|    1|     ap_fifo|      v148_0_3|       pointer|
|v148_1_0_dout            |   in|   32|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_num_data_valid  |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_fifo_cap        |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_empty_n         |   in|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_read            |  out|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_1_dout            |   in|   32|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_num_data_valid  |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_fifo_cap        |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_empty_n         |   in|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_read            |  out|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_2_dout            |   in|   32|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_num_data_valid  |   in|    9|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_fifo_cap        |   in|    9|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_empty_n         |   in|    1|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_read            |  out|    1|     ap_fifo|      v148_1_2|       pointer|
|v148_1_3_dout            |   in|   32|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_num_data_valid  |   in|    9|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_fifo_cap        |   in|    9|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_empty_n         |   in|    1|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_read            |  out|    1|     ap_fifo|      v148_1_3|       pointer|
|v148_2_0_dout            |   in|   32|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_num_data_valid  |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_fifo_cap        |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_empty_n         |   in|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_read            |  out|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_1_dout            |   in|   32|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_num_data_valid  |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_fifo_cap        |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_empty_n         |   in|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_read            |  out|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_2_dout            |   in|   32|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_num_data_valid  |   in|    9|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_fifo_cap        |   in|    9|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_empty_n         |   in|    1|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_read            |  out|    1|     ap_fifo|      v148_2_2|       pointer|
|v148_2_3_dout            |   in|   32|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_num_data_valid  |   in|    9|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_fifo_cap        |   in|    9|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_empty_n         |   in|    1|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_read            |  out|    1|     ap_fifo|      v148_2_3|       pointer|
|v148_3_0_dout            |   in|   32|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_num_data_valid  |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_fifo_cap        |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_empty_n         |   in|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_read            |  out|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_1_dout            |   in|   32|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_num_data_valid  |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_fifo_cap        |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_empty_n         |   in|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_read            |  out|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_2_dout            |   in|   32|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_num_data_valid  |   in|    9|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_fifo_cap        |   in|    9|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_empty_n         |   in|    1|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_read            |  out|    1|     ap_fifo|      v148_3_2|       pointer|
|v148_3_3_dout            |   in|   32|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_num_data_valid  |   in|    9|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_fifo_cap        |   in|    9|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_empty_n         |   in|    1|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_read            |  out|    1|     ap_fifo|      v148_3_3|       pointer|
|v145_0_0_address0        |  out|    8|   ap_memory|      v145_0_0|         array|
|v145_0_0_ce0             |  out|    1|   ap_memory|      v145_0_0|         array|
|v145_0_0_q0              |   in|   32|   ap_memory|      v145_0_0|         array|
|v145_0_1_address0        |  out|    8|   ap_memory|      v145_0_1|         array|
|v145_0_1_ce0             |  out|    1|   ap_memory|      v145_0_1|         array|
|v145_0_1_q0              |   in|   32|   ap_memory|      v145_0_1|         array|
|v145_0_2_address0        |  out|    8|   ap_memory|      v145_0_2|         array|
|v145_0_2_ce0             |  out|    1|   ap_memory|      v145_0_2|         array|
|v145_0_2_q0              |   in|   32|   ap_memory|      v145_0_2|         array|
|v145_0_3_address0        |  out|    8|   ap_memory|      v145_0_3|         array|
|v145_0_3_ce0             |  out|    1|   ap_memory|      v145_0_3|         array|
|v145_0_3_q0              |   in|   32|   ap_memory|      v145_0_3|         array|
|v145_1_0_address0        |  out|    8|   ap_memory|      v145_1_0|         array|
|v145_1_0_ce0             |  out|    1|   ap_memory|      v145_1_0|         array|
|v145_1_0_q0              |   in|   32|   ap_memory|      v145_1_0|         array|
|v145_1_1_address0        |  out|    8|   ap_memory|      v145_1_1|         array|
|v145_1_1_ce0             |  out|    1|   ap_memory|      v145_1_1|         array|
|v145_1_1_q0              |   in|   32|   ap_memory|      v145_1_1|         array|
|v145_1_2_address0        |  out|    8|   ap_memory|      v145_1_2|         array|
|v145_1_2_ce0             |  out|    1|   ap_memory|      v145_1_2|         array|
|v145_1_2_q0              |   in|   32|   ap_memory|      v145_1_2|         array|
|v145_1_3_address0        |  out|    8|   ap_memory|      v145_1_3|         array|
|v145_1_3_ce0             |  out|    1|   ap_memory|      v145_1_3|         array|
|v145_1_3_q0              |   in|   32|   ap_memory|      v145_1_3|         array|
|v145_2_0_address0        |  out|    8|   ap_memory|      v145_2_0|         array|
|v145_2_0_ce0             |  out|    1|   ap_memory|      v145_2_0|         array|
|v145_2_0_q0              |   in|   32|   ap_memory|      v145_2_0|         array|
|v145_2_1_address0        |  out|    8|   ap_memory|      v145_2_1|         array|
|v145_2_1_ce0             |  out|    1|   ap_memory|      v145_2_1|         array|
|v145_2_1_q0              |   in|   32|   ap_memory|      v145_2_1|         array|
|v145_2_2_address0        |  out|    8|   ap_memory|      v145_2_2|         array|
|v145_2_2_ce0             |  out|    1|   ap_memory|      v145_2_2|         array|
|v145_2_2_q0              |   in|   32|   ap_memory|      v145_2_2|         array|
|v145_2_3_address0        |  out|    8|   ap_memory|      v145_2_3|         array|
|v145_2_3_ce0             |  out|    1|   ap_memory|      v145_2_3|         array|
|v145_2_3_q0              |   in|   32|   ap_memory|      v145_2_3|         array|
|v145_3_0_address0        |  out|    8|   ap_memory|      v145_3_0|         array|
|v145_3_0_ce0             |  out|    1|   ap_memory|      v145_3_0|         array|
|v145_3_0_q0              |   in|   32|   ap_memory|      v145_3_0|         array|
|v145_3_1_address0        |  out|    8|   ap_memory|      v145_3_1|         array|
|v145_3_1_ce0             |  out|    1|   ap_memory|      v145_3_1|         array|
|v145_3_1_q0              |   in|   32|   ap_memory|      v145_3_1|         array|
|v145_3_2_address0        |  out|    8|   ap_memory|      v145_3_2|         array|
|v145_3_2_ce0             |  out|    1|   ap_memory|      v145_3_2|         array|
|v145_3_2_q0              |   in|   32|   ap_memory|      v145_3_2|         array|
|v145_3_3_address0        |  out|    8|   ap_memory|      v145_3_3|         array|
|v145_3_3_ce0             |  out|    1|   ap_memory|      v145_3_3|         array|
|v145_3_3_q0              |   in|   32|   ap_memory|      v145_3_3|         array|
|v147_0_0_din             |  out|   32|     ap_fifo|      v147_0_0|       pointer|
|v147_0_0_num_data_valid  |   in|    9|     ap_fifo|      v147_0_0|       pointer|
|v147_0_0_fifo_cap        |   in|    9|     ap_fifo|      v147_0_0|       pointer|
|v147_0_0_full_n          |   in|    1|     ap_fifo|      v147_0_0|       pointer|
|v147_0_0_write           |  out|    1|     ap_fifo|      v147_0_0|       pointer|
|v147_0_1_din             |  out|   32|     ap_fifo|      v147_0_1|       pointer|
|v147_0_1_num_data_valid  |   in|    9|     ap_fifo|      v147_0_1|       pointer|
|v147_0_1_fifo_cap        |   in|    9|     ap_fifo|      v147_0_1|       pointer|
|v147_0_1_full_n          |   in|    1|     ap_fifo|      v147_0_1|       pointer|
|v147_0_1_write           |  out|    1|     ap_fifo|      v147_0_1|       pointer|
|v147_0_2_din             |  out|   32|     ap_fifo|      v147_0_2|       pointer|
|v147_0_2_num_data_valid  |   in|    9|     ap_fifo|      v147_0_2|       pointer|
|v147_0_2_fifo_cap        |   in|    9|     ap_fifo|      v147_0_2|       pointer|
|v147_0_2_full_n          |   in|    1|     ap_fifo|      v147_0_2|       pointer|
|v147_0_2_write           |  out|    1|     ap_fifo|      v147_0_2|       pointer|
|v147_0_3_din             |  out|   32|     ap_fifo|      v147_0_3|       pointer|
|v147_0_3_num_data_valid  |   in|    9|     ap_fifo|      v147_0_3|       pointer|
|v147_0_3_fifo_cap        |   in|    9|     ap_fifo|      v147_0_3|       pointer|
|v147_0_3_full_n          |   in|    1|     ap_fifo|      v147_0_3|       pointer|
|v147_0_3_write           |  out|    1|     ap_fifo|      v147_0_3|       pointer|
|v147_1_0_din             |  out|   32|     ap_fifo|      v147_1_0|       pointer|
|v147_1_0_num_data_valid  |   in|    9|     ap_fifo|      v147_1_0|       pointer|
|v147_1_0_fifo_cap        |   in|    9|     ap_fifo|      v147_1_0|       pointer|
|v147_1_0_full_n          |   in|    1|     ap_fifo|      v147_1_0|       pointer|
|v147_1_0_write           |  out|    1|     ap_fifo|      v147_1_0|       pointer|
|v147_1_1_din             |  out|   32|     ap_fifo|      v147_1_1|       pointer|
|v147_1_1_num_data_valid  |   in|    9|     ap_fifo|      v147_1_1|       pointer|
|v147_1_1_fifo_cap        |   in|    9|     ap_fifo|      v147_1_1|       pointer|
|v147_1_1_full_n          |   in|    1|     ap_fifo|      v147_1_1|       pointer|
|v147_1_1_write           |  out|    1|     ap_fifo|      v147_1_1|       pointer|
|v147_1_2_din             |  out|   32|     ap_fifo|      v147_1_2|       pointer|
|v147_1_2_num_data_valid  |   in|    9|     ap_fifo|      v147_1_2|       pointer|
|v147_1_2_fifo_cap        |   in|    9|     ap_fifo|      v147_1_2|       pointer|
|v147_1_2_full_n          |   in|    1|     ap_fifo|      v147_1_2|       pointer|
|v147_1_2_write           |  out|    1|     ap_fifo|      v147_1_2|       pointer|
|v147_1_3_din             |  out|   32|     ap_fifo|      v147_1_3|       pointer|
|v147_1_3_num_data_valid  |   in|    9|     ap_fifo|      v147_1_3|       pointer|
|v147_1_3_fifo_cap        |   in|    9|     ap_fifo|      v147_1_3|       pointer|
|v147_1_3_full_n          |   in|    1|     ap_fifo|      v147_1_3|       pointer|
|v147_1_3_write           |  out|    1|     ap_fifo|      v147_1_3|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

