# Written by Synplify Pro version mapgw2020q1p1, Build 004R. Synopsys Run ID: sid1598250457 
# Top Level Design Parameters 

# Clocks 
create_clock -period 5.934 -waveform {0.000 2.967} -name {hdmi_out_top|clk_in_inferred_clock} [get_pins {hdmi_out_top/u_clkdiv/CLKOUT}] 
create_clock -period 6.667 -waveform {0.000 3.333} -name {TMDS_pll|clkout_inferred_clock} [get_pins {hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUT}] 
create_clock -period 5.753 -waveform {0.000 2.876} -name {hdmi_out_top|clk_in1_inferred_clock} [get_pins {hdmi_out_top/u_clkdiv1/CLKOUT}] 
create_clock -period 3.850 -waveform {0.000 1.925} -name {top|clk_50} [get_ports {clk_50}] 

# Virtual Clocks 

# Generated Clocks 

# Paths Between Clocks 

# Multicycle Constraints 

# Point-to-point Delay Constraints 

# False Path Constraints 

# Output Load Constraints 

# Driving Cell Constraints 

# Input Delay Constraints 

# Output Delay Constraints 

# Wire Loads 

# Other Constraints 

# syn_hier Attributes 

# set_case Attributes 

# Clock Delay Constraints 
set Autoconstr_clkgroup_0 [list hdmi_out_top|clk_in_inferred_clock]
set Autoconstr_clkgroup_1 [list TMDS_pll|clkout_inferred_clock]
set Autoconstr_clkgroup_2 [list hdmi_out_top|clk_in1_inferred_clock]
set Autoconstr_clkgroup_3 [list top|clk_50]
set_clock_groups -asynchronous -group $Autoconstr_clkgroup_0 -group $Autoconstr_clkgroup_1 -group $Autoconstr_clkgroup_2 -group $Autoconstr_clkgroup_3

# syn_mode Attributes 

# Cells 

# Port DRC Rules 

# Input Transition Constraints 

# Unused constraints (intentionally commented out) 


# Non-forward-annotatable constraints (intentionally commented out) 

# Block Path constraints 

