<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="teste::work"/><component name="teste_sb::work"/><component name="DESIGN_FIRMWARE::work"/><component name="Dev_Restart_after_IAP_blk::work"/><component name="TAMPER_C0::work"/><component name="TPSRAM_C0::work"/><component name="OSC_C0::work"/><component name="teste_sb_MSS::work"/><component name="CoreMemCtrl_C0::work"/><device die="PA4M500" family="SmartFusion2" package="tq144"/><SmartGen version="8.0"/></workspace>