From d8472de8b0a0cdc22d8d4b6d3ffbbefb9de28acf Mon Sep 17 00:00:00 2001
From: John Clark <inindev@gmail.com>
Date: Thu, 19 Oct 2023 17:36:51 +0000
Subject: [PATCH 2/2] iscv: dts: starfive: jh7110: remove PLL clocks source in
 SYSCRG node

Signed-off-by: John Clark <inindev@gmail.com>
---
 arch/riscv/boot/dts/starfive/jh7110.dtsi | 8 ++------
 1 file changed, 2 insertions(+), 6 deletions(-)

diff --git a/arch/riscv/boot/dts/starfive/jh7110.dtsi b/arch/riscv/boot/dts/starfive/jh7110.dtsi
index e85464c..660b444 100644
--- a/arch/riscv/boot/dts/starfive/jh7110.dtsi
+++ b/arch/riscv/boot/dts/starfive/jh7110.dtsi
@@ -774,16 +774,12 @@
 				 <&gmac1_rgmii_rxin>,
 				 <&i2stx_bclk_ext>, <&i2stx_lrck_ext>,
 				 <&i2srx_bclk_ext>, <&i2srx_lrck_ext>,
-				 <&tdm_ext>, <&mclk_ext>,
-				 <&pllclk JH7110_PLLCLK_PLL0_OUT>,
-				 <&pllclk JH7110_PLLCLK_PLL1_OUT>,
-				 <&pllclk JH7110_PLLCLK_PLL2_OUT>;
+				 <&tdm_ext>, <&mclk_ext>;
 			clock-names = "osc", "gmac1_rmii_refin",
 				      "gmac1_rgmii_rxin",
 				      "i2stx_bclk_ext", "i2stx_lrck_ext",
 				      "i2srx_bclk_ext", "i2srx_lrck_ext",
-				      "tdm_ext", "mclk_ext",
-				      "pll0_out", "pll1_out", "pll2_out";
+				      "tdm_ext", "mclk_ext";
 			#clock-cells = <1>;
 			#reset-cells = <1>;
 		};
-- 
2.40.1

